
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-brg-zhang-xcel.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Sat Dec 09 00:45:24 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1'
Sourcing Tcl script 'Bert_layer_dataflow_region_1.tcl'
INFO: [HLS 200-1510] Running: open_project Bert_layer_dataflow_region_1 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1/Bert_layer_dataflow_region_1'.
INFO: [HLS 200-1510] Running: set_top Bert_layer_dataflow_region_1 
INFO: [HLS 200-1510] Running: add_files /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp -cflags  -I /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L 
INFO: [HLS 200-10] Adding design file '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1/Bert_layer_dataflow_region_1/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname Bert_layer_dataflow_region_1 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:50:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:99:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:177:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.14 seconds. CPU system time: 2.64 seconds. Elapsed time: 34.78 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:56:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:60:20)
INFO: [HLS 214-186] Unrolling loop 'l_gemm' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:100:10) in function 'Linear_layer_qkv' completely with a factor of 2 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_3' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:65:20) in function 'systolic_array_qkv' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:56:20) in function 'systolic_array_qkv' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_2' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:60:20) in function 'systolic_array_qkv' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' into '__hls_fptosi_float_i8' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:49:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'input_loader_q' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:158:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:47:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:84:26)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:88:26)
INFO: [HLS 214-248] Applying array_partition to 'block_wk_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:254:29)
INFO: [HLS 214-248] Applying array_partition to 'block_wv_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:257:29)
INFO: [HLS 214-248] Applying array_partition to 'block_wq_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:260:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_17' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_18' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_19' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_20' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_21' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_22' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_23' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_24' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_25' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_26' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_27' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_28' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_29' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_30' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_31' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:40:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_16' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_17' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_18' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_19' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_20' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_21' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_22' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_23' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_24' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_25' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_26' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_27' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_28' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_29' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_30' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_31' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_wk_loader_0' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:254:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_wk_loader_1' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:254:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_wv_loader_0' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:257:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_wv_loader_1' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:257:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_wq_loader_0' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:260:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_wq_loader_1' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:260:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:84:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:84:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:88:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:88:26)
INFO: [HLS 214-241] Aggregating maxi variable 'wq_addr_1' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:228:0)
INFO: [HLS 214-241] Aggregating maxi variable 'wq_addr_0' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:228:0)
INFO: [HLS 214-241] Aggregating maxi variable 'wv_addr_1' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:228:0)
INFO: [HLS 214-241] Aggregating maxi variable 'wv_addr_0' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:228:0)
INFO: [HLS 214-241] Aggregating maxi variable 'wk_addr_1' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:228:0)
INFO: [HLS 214-241] Aggregating maxi variable 'wk_addr_0' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:132:13)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:146:13)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:159:13)
INFO: [HLS 214-115] Multiple burst reads of length 131072 and bit width 512 in loop 'block_wk_load'(/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:178:17) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:178:21)
INFO: [HLS 214-115] Multiple burst reads of length 131072 and bit width 512 in loop 'block_wk_load'(/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:178:17) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:178:21)
INFO: [HLS 214-115] Multiple burst reads of length 131072 and bit width 512 in loop 'block_wv_load'(/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:188:18) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:188:22)
INFO: [HLS 214-115] Multiple burst reads of length 131072 and bit width 512 in loop 'block_wv_load'(/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:188:18) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:188:22)
INFO: [HLS 214-115] Multiple burst reads of length 131072 and bit width 512 in loop 'block_wq_load'(/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:198:18) has been inferred on bundle 'gmem7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:198:22)
INFO: [HLS 214-115] Multiple burst reads of length 131072 and bit width 512 in loop 'block_wq_load'(/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:198:18) has been inferred on bundle 'gmem8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:198:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'input_loader.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'input_loader.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'input_loader.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'input_loader_kv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'input_loader_q.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'weight_loader_r1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_qkv.93.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_qkv.93.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_qkv.93.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_qkv.94.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_qkv.94.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_qkv.94.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_qkv.91.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_qkv.91.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'Linear_layer_qkv.91.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_qkv.91.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_qkv.95.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_qkv.95.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_qkv.95.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_qkv.96.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_qkv.96.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_qkv.96.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_qkv.92.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_qkv.92.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'Linear_layer_qkv.92.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_qkv.92.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_qkv.97.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_qkv.97.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_qkv.97.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'Linear_layer_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.72 seconds. CPU system time: 5.15 seconds. Elapsed time: 31.08 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9.32 seconds. CPU system time: 0.13 seconds. Elapsed time: 9.58 seconds; current allocated memory: 592.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.44 seconds. CPU system time: 0.13 seconds. Elapsed time: 10.61 seconds; current allocated memory: 720.184 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_block_wk_load_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:179) to a process function for dataflow in function 'weight_loader_r1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_block_wv_load_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:189) to a process function for dataflow in function 'weight_loader_r1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_block_wq_load_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:199) to a process function for dataflow in function 'weight_loader_r1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_qkv.93.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_qkv.93.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_qkv.94.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_qkv.94.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_qkv.95.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_qkv.95.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_qkv.96.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_qkv.96.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_qkv.97.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_qkv.97.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_qkv.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_qkv.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_102_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102)  to a process function for dataflow in function 'Linear_layer_qkv.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_102_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102)  to a process function for dataflow in function 'Linear_layer_qkv.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111)  to a process function for dataflow in function 'Linear_layer_qkv.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:100)  of function 'Linear_layer_qkv.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_102_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102)  to a process function for dataflow in function 'Linear_layer_qkv.91.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_102_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102)  to a process function for dataflow in function 'Linear_layer_qkv.91.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111)  to a process function for dataflow in function 'Linear_layer_qkv.91.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:100)  of function 'Linear_layer_qkv.91.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_102_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102)  to a process function for dataflow in function 'Linear_layer_qkv.92.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_102_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102)  to a process function for dataflow in function 'Linear_layer_qkv.92.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111)  to a process function for dataflow in function 'Linear_layer_qkv.92.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:100)  of function 'Linear_layer_qkv.92.1'.
INFO: [HLS 200-778] Automatically marking array 'A.V' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'A.V' to function 'VITIS_LOOP_102_1_proc19' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'A.V' to function 'VITIS_LOOP_102_1_proc20' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102:20) 
INFO: [HLS 200-778] Automatically marking array 'A.V' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'A.V' to function 'VITIS_LOOP_102_1_proc23' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'A.V' to function 'VITIS_LOOP_102_1_proc24' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102:20) 
INFO: [HLS 200-778] Automatically marking array 'A.V' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'A.V' to function 'VITIS_LOOP_102_1_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'A.V' to function 'VITIS_LOOP_102_1_proc18' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:102:20) 
INFO: [XFORM 203-712] Applying dataflow to function 'weight_loader_r1.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:177:1), detected/extracted 3 process function(s): 
	 'weight_loader_r1.1_Loop_block_wk_load_proc9'
	 'weight_loader_r1.1_Loop_block_wv_load_proc10'
	 'weight_loader_r1.1_Loop_block_wq_load_proc11'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_qkv.93.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:42:1), detected/extracted 66 process function(s): 
	 'systolic_array_qkv.93.1_Block_entry2_proc'
	 'systolic_array_qkv.93.1_Loop_data_load_AB_proc12'
	 'PE_int8_int16.98.1'
	 'PE_int8_int16.99.1'
	 'PE_int8_int16.100.1'
	 'PE_int8_int16.101.1'
	 'PE_int8_int16.102.1'
	 'PE_int8_int16.103.1'
	 'PE_int8_int16.104.1'
	 'PE_int8_int16.105.1'
	 'PE_int8_int16.106.1'
	 'PE_int8_int16.107.1'
	 'PE_int8_int16.108.1'
	 'PE_int8_int16.109.1'
	 'PE_int8_int16.110.1'
	 'PE_int8_int16.111.1'
	 'PE_int8_int16.112.1'
	 'PE_int8_int16.113.1'
	 'PE_int8_int16.114.1'
	 'PE_int8_int16.115.1'
	 'PE_int8_int16.116.1'
	 'PE_int8_int16.117.1'
	 'PE_int8_int16.118.1'
	 'PE_int8_int16.119.1'
	 'PE_int8_int16.120.1'
	 'PE_int8_int16.121.1'
	 'PE_int8_int16.122.1'
	 'PE_int8_int16.123.1'
	 'PE_int8_int16.124.1'
	 'PE_int8_int16.125.1'
	 'PE_int8_int16.126.1'
	 'PE_int8_int16.127.1'
	 'PE_int8_int16.128.1'
	 'PE_int8_int16.129.1'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit34_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit35_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit36_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit37_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit38_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit39_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit40_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit41_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit42_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit43_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit44_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit45_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit46_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit47_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit48_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit49_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit50_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit51_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit52_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit53_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit54_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit55_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit56_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit57_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit58_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit59_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit60_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit61_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit62_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit63_proc'
	 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit64_proc'
	 'systolic_array_qkv.93.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_qkv.94.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:42:1), detected/extracted 66 process function(s): 
	 'systolic_array_qkv.94.1_Block_entry2_proc'
	 'systolic_array_qkv.94.1_Loop_data_load_AB_proc13'
	 'PE_int8_int16.130.1'
	 'PE_int8_int16.131.1'
	 'PE_int8_int16.132.1'
	 'PE_int8_int16.133.1'
	 'PE_int8_int16.134.1'
	 'PE_int8_int16.135.1'
	 'PE_int8_int16.136.1'
	 'PE_int8_int16.137.1'
	 'PE_int8_int16.138.1'
	 'PE_int8_int16.139.1'
	 'PE_int8_int16.140.1'
	 'PE_int8_int16.141.1'
	 'PE_int8_int16.142.1'
	 'PE_int8_int16.143.1'
	 'PE_int8_int16.144.1'
	 'PE_int8_int16.145.1'
	 'PE_int8_int16.146.1'
	 'PE_int8_int16.147.1'
	 'PE_int8_int16.148.1'
	 'PE_int8_int16.149.1'
	 'PE_int8_int16.150.1'
	 'PE_int8_int16.151.1'
	 'PE_int8_int16.152.1'
	 'PE_int8_int16.153.1'
	 'PE_int8_int16.154.1'
	 'PE_int8_int16.155.1'
	 'PE_int8_int16.156.1'
	 'PE_int8_int16.157.1'
	 'PE_int8_int16.158.1'
	 'PE_int8_int16.159.1'
	 'PE_int8_int16.160.1'
	 'PE_int8_int16.161.1'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit34_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit35_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit36_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit37_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit38_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit39_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit40_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit41_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit42_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit43_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit44_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit45_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit46_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit47_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit48_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit49_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit50_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit51_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit52_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit53_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit54_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit55_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit56_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit57_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit58_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit59_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit60_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit61_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit62_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit63_proc'
	 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit64_proc'
	 'systolic_array_qkv.94.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm22' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:85:7), detected/extracted 5 process function(s): 
	 'VITIS_LOOP_102_1_proc19'
	 'systolic_array_qkv.93.1'
	 'VITIS_LOOP_102_1_proc20'
	 'systolic_array_qkv.94.1'
	 'l_bias_scale_proc21'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_qkv.95.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:42:1), detected/extracted 66 process function(s): 
	 'systolic_array_qkv.95.1_Block_entry2_proc'
	 'systolic_array_qkv.95.1_Loop_data_load_AB_proc14'
	 'PE_int8_int16.162.1'
	 'PE_int8_int16.163.1'
	 'PE_int8_int16.164.1'
	 'PE_int8_int16.165.1'
	 'PE_int8_int16.166.1'
	 'PE_int8_int16.167.1'
	 'PE_int8_int16.168.1'
	 'PE_int8_int16.169.1'
	 'PE_int8_int16.170.1'
	 'PE_int8_int16.171.1'
	 'PE_int8_int16.172.1'
	 'PE_int8_int16.173.1'
	 'PE_int8_int16.174.1'
	 'PE_int8_int16.175.1'
	 'PE_int8_int16.176.1'
	 'PE_int8_int16.177.1'
	 'PE_int8_int16.178.1'
	 'PE_int8_int16.179.1'
	 'PE_int8_int16.180.1'
	 'PE_int8_int16.181.1'
	 'PE_int8_int16.182.1'
	 'PE_int8_int16.183.1'
	 'PE_int8_int16.184.1'
	 'PE_int8_int16.185.1'
	 'PE_int8_int16.186.1'
	 'PE_int8_int16.187.1'
	 'PE_int8_int16.188.1'
	 'PE_int8_int16.189.1'
	 'PE_int8_int16.190.1'
	 'PE_int8_int16.191.1'
	 'PE_int8_int16.192.1'
	 'PE_int8_int16.193.1'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit34_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit35_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit36_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit37_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit38_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit39_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit40_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit41_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit42_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit43_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit44_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit45_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit46_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit47_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit48_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit49_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit50_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit51_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit52_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit53_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit54_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit55_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit56_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit57_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit58_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit59_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit60_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit61_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit62_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit63_proc'
	 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit64_proc'
	 'systolic_array_qkv.95.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_qkv.96.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:42:1), detected/extracted 66 process function(s): 
	 'systolic_array_qkv.96.1_Block_entry2_proc'
	 'systolic_array_qkv.96.1_Loop_data_load_AB_proc15'
	 'PE_int8_int16.194.1'
	 'PE_int8_int16.195.1'
	 'PE_int8_int16.196.1'
	 'PE_int8_int16.197.1'
	 'PE_int8_int16.198.1'
	 'PE_int8_int16.199.1'
	 'PE_int8_int16.200.1'
	 'PE_int8_int16.201.1'
	 'PE_int8_int16.202.1'
	 'PE_int8_int16.203.1'
	 'PE_int8_int16.204.1'
	 'PE_int8_int16.205.1'
	 'PE_int8_int16.206.1'
	 'PE_int8_int16.207.1'
	 'PE_int8_int16.208.1'
	 'PE_int8_int16.209.1'
	 'PE_int8_int16.210.1'
	 'PE_int8_int16.211.1'
	 'PE_int8_int16.212.1'
	 'PE_int8_int16.213.1'
	 'PE_int8_int16.214.1'
	 'PE_int8_int16.215.1'
	 'PE_int8_int16.216.1'
	 'PE_int8_int16.217.1'
	 'PE_int8_int16.218.1'
	 'PE_int8_int16.219.1'
	 'PE_int8_int16.220.1'
	 'PE_int8_int16.221.1'
	 'PE_int8_int16.222.1'
	 'PE_int8_int16.223.1'
	 'PE_int8_int16.224.1'
	 'PE_int8_int16.225.1'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit34_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit35_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit36_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit37_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit38_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit39_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit40_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit41_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit42_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit43_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit44_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit45_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit46_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit47_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit48_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit49_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit50_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit51_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit52_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit53_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit54_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit55_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit56_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit57_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit58_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit59_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit60_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit61_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit62_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit63_proc'
	 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit64_proc'
	 'systolic_array_qkv.96.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm26' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:85:7), detected/extracted 5 process function(s): 
	 'VITIS_LOOP_102_1_proc23'
	 'systolic_array_qkv.95.1'
	 'VITIS_LOOP_102_1_proc24'
	 'systolic_array_qkv.96.1'
	 'l_bias_scale_proc25'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_qkv.97.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:42:1), detected/extracted 66 process function(s): 
	 'systolic_array_qkv.97.1_Block_entry2_proc'
	 'systolic_array_qkv.97.1_Loop_data_load_AB_proc16'
	 'PE_int8_int16.226.1'
	 'PE_int8_int16.227.1'
	 'PE_int8_int16.228.1'
	 'PE_int8_int16.229.1'
	 'PE_int8_int16.230.1'
	 'PE_int8_int16.231.1'
	 'PE_int8_int16.232.1'
	 'PE_int8_int16.233.1'
	 'PE_int8_int16.234.1'
	 'PE_int8_int16.235.1'
	 'PE_int8_int16.236.1'
	 'PE_int8_int16.237.1'
	 'PE_int8_int16.238.1'
	 'PE_int8_int16.239.1'
	 'PE_int8_int16.240.1'
	 'PE_int8_int16.241.1'
	 'PE_int8_int16.242.1'
	 'PE_int8_int16.243.1'
	 'PE_int8_int16.244.1'
	 'PE_int8_int16.245.1'
	 'PE_int8_int16.246.1'
	 'PE_int8_int16.247.1'
	 'PE_int8_int16.248.1'
	 'PE_int8_int16.249.1'
	 'PE_int8_int16.250.1'
	 'PE_int8_int16.251.1'
	 'PE_int8_int16.252.1'
	 'PE_int8_int16.253.1'
	 'PE_int8_int16.254.1'
	 'PE_int8_int16.255.1'
	 'PE_int8_int16.256.1'
	 'PE_int8_int16.257.1'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit34_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit35_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit36_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit37_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit38_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit39_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit40_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit41_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit42_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit43_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit44_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit45_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit46_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit47_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit48_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit49_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit50_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit51_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit52_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit53_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit54_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit55_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit56_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit57_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit58_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit59_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit60_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit61_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit62_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit63_proc'
	 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit64_proc'
	 'systolic_array_qkv.97.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_qkv.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:42:1), detected/extracted 66 process function(s): 
	 'systolic_array_qkv.1_Block_entry2_proc'
	 'systolic_array_qkv.1_Loop_data_load_AB_proc17'
	 'PE_int8_int16.258.1'
	 'PE_int8_int16.259.1'
	 'PE_int8_int16.260.1'
	 'PE_int8_int16.261.1'
	 'PE_int8_int16.262.1'
	 'PE_int8_int16.263.1'
	 'PE_int8_int16.264.1'
	 'PE_int8_int16.265.1'
	 'PE_int8_int16.266.1'
	 'PE_int8_int16.267.1'
	 'PE_int8_int16.268.1'
	 'PE_int8_int16.269.1'
	 'PE_int8_int16.270.1'
	 'PE_int8_int16.271.1'
	 'PE_int8_int16.272.1'
	 'PE_int8_int16.273.1'
	 'PE_int8_int16.274.1'
	 'PE_int8_int16.275.1'
	 'PE_int8_int16.276.1'
	 'PE_int8_int16.277.1'
	 'PE_int8_int16.278.1'
	 'PE_int8_int16.279.1'
	 'PE_int8_int16.280.1'
	 'PE_int8_int16.281.1'
	 'PE_int8_int16.282.1'
	 'PE_int8_int16.283.1'
	 'PE_int8_int16.284.1'
	 'PE_int8_int16.285.1'
	 'PE_int8_int16.286.1'
	 'PE_int8_int16.287.1'
	 'PE_int8_int16.288.1'
	 'PE_int8_int16.1'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit34_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit35_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit36_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit37_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit38_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit39_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit40_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit41_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit42_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit43_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit44_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit45_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit46_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit47_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit48_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit49_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit50_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit51_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit52_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit53_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit54_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit55_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit56_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit57_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit58_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit59_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit60_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit61_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit62_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit63_proc'
	 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit64_proc'
	 'systolic_array_qkv.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:85:7), detected/extracted 5 process function(s): 
	 'VITIS_LOOP_102_1_proc'
	 'systolic_array_qkv.97.1'
	 'VITIS_LOOP_102_1_proc18'
	 'systolic_array_qkv.1'
	 'l_bias_scale_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'Bert_layer_dataflow_region_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:214:1), detected/extracted 7 process function(s): 
	 'input_loader.1'
	 'input_loader_kv.1'
	 'input_loader_q.1'
	 'weight_loader_r1.1'
	 'Linear_layer_qkv.91.1'
	 'Linear_layer_qkv.92.1'
	 'Linear_layer_qkv.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:113:13) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111:25) in function 'l_bias_scale_proc25'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:113:13) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111:25) in function 'l_bias_scale_proc21'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:113:13) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111:25) in function 'l_bias_scale_proc'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:148:23) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:146:13) in function 'input_loader_kv.1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:134:14) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:132:13) in function 'input_loader.1'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 19.37 seconds. CPU system time: 0.19 seconds. Elapsed time: 22.57 seconds; current allocated memory: 848.184 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'block_wv_load' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:189:31) in function 'weight_loader_r1.1_Loop_block_wv_load_proc10'.
INFO: [XFORM 203-541] Flattening a loop nest 'block_wq_load' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:199:31) in function 'weight_loader_r1.1_Loop_block_wq_load_proc11'.
INFO: [XFORM 203-541] Flattening a loop nest 'block_wk_load' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:179:31) in function 'weight_loader_r1.1_Loop_block_wk_load_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111:34) in function 'l_bias_scale_proc25'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111:34) in function 'l_bias_scale_proc21'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:111:34) in function 'l_bias_scale_proc'.
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:94:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:94:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp:94:7)
INFO: [HLS 200-634] Sharing array A_V among processes VITIS_LOOP_102_1_proc19 and VITIS_LOOP_102_1_proc20
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_qkv.93.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_qkv.94.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-634] Sharing array A_V among processes VITIS_LOOP_102_1_proc23 and VITIS_LOOP_102_1_proc24
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_qkv.95.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_qkv.96.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-634] Sharing array A_V among processes VITIS_LOOP_102_1_proc and VITIS_LOOP_102_1_proc18
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_qkv.97.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_qkv.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15.49 seconds. CPU system time: 1.77 seconds. Elapsed time: 17.87 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer_dataflow_region_1' ...
WARNING: [SYN 201-103] Legalizing function name 'input_loader.1_Pipeline_l_load_j' to 'input_loader_1_Pipeline_l_load_j'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader.1' to 'input_loader_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_kv.1_Pipeline_l_load_j' to 'input_loader_kv_1_Pipeline_l_load_j'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_kv.1' to 'input_loader_kv_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_q.1_Pipeline_l_load_j' to 'input_loader_q_1_Pipeline_l_load_j'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_q.1' to 'input_loader_q_1'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r1.1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17' to 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r1.1_Loop_block_wk_load_proc9' to 'weight_loader_r1_1_Loop_block_wk_load_proc9'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r1.1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1' to 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r1.1_Loop_block_wv_load_proc10' to 'weight_loader_r1_1_Loop_block_wv_load_proc10'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r1.1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1' to 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r1.1_Loop_block_wq_load_proc11' to 'weight_loader_r1_1_Loop_block_wq_load_proc11'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r1.1' to 'weight_loader_r1_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Loop_data_load_AB_proc12' to 'systolic_array_qkv_93_1_Loop_data_load_AB_proc12'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.98.1' to 'PE_int8_int16_98_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.99.1' to 'PE_int8_int16_99_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.100.1' to 'PE_int8_int16_100_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.101.1' to 'PE_int8_int16_101_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.102.1' to 'PE_int8_int16_102_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.103.1' to 'PE_int8_int16_103_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.104.1' to 'PE_int8_int16_104_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.105.1' to 'PE_int8_int16_105_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.106.1' to 'PE_int8_int16_106_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.107.1' to 'PE_int8_int16_107_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.108.1' to 'PE_int8_int16_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.109.1' to 'PE_int8_int16_109_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.110.1' to 'PE_int8_int16_110_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.111.1' to 'PE_int8_int16_111_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.112.1' to 'PE_int8_int16_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.113.1' to 'PE_int8_int16_113_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.114.1' to 'PE_int8_int16_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.115.1' to 'PE_int8_int16_115_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.116.1' to 'PE_int8_int16_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.117.1' to 'PE_int8_int16_117_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.118.1' to 'PE_int8_int16_118_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.119.1' to 'PE_int8_int16_119_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.120.1' to 'PE_int8_int16_120_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.121.1' to 'PE_int8_int16_121_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.122.1' to 'PE_int8_int16_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.123.1' to 'PE_int8_int16_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.124.1' to 'PE_int8_int16_124_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.125.1' to 'PE_int8_int16_125_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.126.1' to 'PE_int8_int16_126_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.127.1' to 'PE_int8_int16_127_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.128.1' to 'PE_int8_int16_128_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.129.1' to 'PE_int8_int16_129_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit34_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit35_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit36_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit37_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit38_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit39_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit40_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit41_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit42_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit43_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit44_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit45_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit46_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit47_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit48_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit49_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit50_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit51_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit52_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit53_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit54_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit55_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit56_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit57_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit58_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit59_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit60_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit61_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit62_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit63_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Block_systolic_array_qkv.93.1_for.cond.i.exit64_proc' to 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1_Loop_data_drain_C_proc' to 'systolic_array_qkv_93_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.93.1' to 'systolic_array_qkv_93_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Loop_data_load_AB_proc13' to 'systolic_array_qkv_94_1_Loop_data_load_AB_proc13'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.130.1' to 'PE_int8_int16_130_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.131.1' to 'PE_int8_int16_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.132.1' to 'PE_int8_int16_132_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.133.1' to 'PE_int8_int16_133_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.134.1' to 'PE_int8_int16_134_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.135.1' to 'PE_int8_int16_135_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.136.1' to 'PE_int8_int16_136_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.137.1' to 'PE_int8_int16_137_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.138.1' to 'PE_int8_int16_138_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.139.1' to 'PE_int8_int16_139_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.140.1' to 'PE_int8_int16_140_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.141.1' to 'PE_int8_int16_141_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.142.1' to 'PE_int8_int16_142_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.143.1' to 'PE_int8_int16_143_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.144.1' to 'PE_int8_int16_144_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.145.1' to 'PE_int8_int16_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.146.1' to 'PE_int8_int16_146_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.147.1' to 'PE_int8_int16_147_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.148.1' to 'PE_int8_int16_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.149.1' to 'PE_int8_int16_149_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.150.1' to 'PE_int8_int16_150_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.151.1' to 'PE_int8_int16_151_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.152.1' to 'PE_int8_int16_152_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.153.1' to 'PE_int8_int16_153_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.154.1' to 'PE_int8_int16_154_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.155.1' to 'PE_int8_int16_155_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.156.1' to 'PE_int8_int16_156_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.157.1' to 'PE_int8_int16_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.158.1' to 'PE_int8_int16_158_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.159.1' to 'PE_int8_int16_159_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.160.1' to 'PE_int8_int16_160_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.161.1' to 'PE_int8_int16_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit34_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit35_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit36_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit37_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit38_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit39_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit40_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit41_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit42_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit43_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit44_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit45_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit46_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit47_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit48_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit49_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit50_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit51_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit52_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit53_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit54_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit55_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit56_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit57_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit58_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit59_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit60_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit61_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit62_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit63_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Block_systolic_array_qkv.94.1_for.cond.i.exit64_proc' to 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1_Loop_data_drain_C_proc' to 'systolic_array_qkv_94_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.94.1' to 'systolic_array_qkv_94_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_qkv.91.1' to 'Linear_layer_qkv_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Loop_data_load_AB_proc14' to 'systolic_array_qkv_95_1_Loop_data_load_AB_proc14'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.162.1' to 'PE_int8_int16_162_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.163.1' to 'PE_int8_int16_163_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.164.1' to 'PE_int8_int16_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.165.1' to 'PE_int8_int16_165_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.166.1' to 'PE_int8_int16_166_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.167.1' to 'PE_int8_int16_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.168.1' to 'PE_int8_int16_168_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.169.1' to 'PE_int8_int16_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.170.1' to 'PE_int8_int16_170_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.171.1' to 'PE_int8_int16_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.172.1' to 'PE_int8_int16_172_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.173.1' to 'PE_int8_int16_173_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.174.1' to 'PE_int8_int16_174_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.175.1' to 'PE_int8_int16_175_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.176.1' to 'PE_int8_int16_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.177.1' to 'PE_int8_int16_177_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.178.1' to 'PE_int8_int16_178_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.179.1' to 'PE_int8_int16_179_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.180.1' to 'PE_int8_int16_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.181.1' to 'PE_int8_int16_181_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.182.1' to 'PE_int8_int16_182_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.183.1' to 'PE_int8_int16_183_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.184.1' to 'PE_int8_int16_184_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.185.1' to 'PE_int8_int16_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.186.1' to 'PE_int8_int16_186_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.187.1' to 'PE_int8_int16_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.188.1' to 'PE_int8_int16_188_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.189.1' to 'PE_int8_int16_189_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.190.1' to 'PE_int8_int16_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.191.1' to 'PE_int8_int16_191_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.192.1' to 'PE_int8_int16_192_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.193.1' to 'PE_int8_int16_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit34_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit35_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit36_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit37_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit38_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit39_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit40_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit41_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit42_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit43_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit44_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit45_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit46_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit47_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit48_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit49_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit50_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit51_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit52_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit53_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit54_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit55_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit56_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit57_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit58_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit59_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit60_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit61_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit62_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit63_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Block_systolic_array_qkv.95.1_for.cond.i.exit64_proc' to 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1_Loop_data_drain_C_proc' to 'systolic_array_qkv_95_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.95.1' to 'systolic_array_qkv_95_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Loop_data_load_AB_proc15' to 'systolic_array_qkv_96_1_Loop_data_load_AB_proc15'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.194.1' to 'PE_int8_int16_194_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.195.1' to 'PE_int8_int16_195_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.196.1' to 'PE_int8_int16_196_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.197.1' to 'PE_int8_int16_197_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.198.1' to 'PE_int8_int16_198_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.199.1' to 'PE_int8_int16_199_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.200.1' to 'PE_int8_int16_200_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.201.1' to 'PE_int8_int16_201_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.202.1' to 'PE_int8_int16_202_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.203.1' to 'PE_int8_int16_203_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.204.1' to 'PE_int8_int16_204_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.205.1' to 'PE_int8_int16_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.206.1' to 'PE_int8_int16_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.207.1' to 'PE_int8_int16_207_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.208.1' to 'PE_int8_int16_208_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.209.1' to 'PE_int8_int16_209_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.210.1' to 'PE_int8_int16_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.211.1' to 'PE_int8_int16_211_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.212.1' to 'PE_int8_int16_212_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.213.1' to 'PE_int8_int16_213_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.214.1' to 'PE_int8_int16_214_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.215.1' to 'PE_int8_int16_215_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.216.1' to 'PE_int8_int16_216_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.217.1' to 'PE_int8_int16_217_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.218.1' to 'PE_int8_int16_218_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.219.1' to 'PE_int8_int16_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.220.1' to 'PE_int8_int16_220_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.221.1' to 'PE_int8_int16_221_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.222.1' to 'PE_int8_int16_222_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.223.1' to 'PE_int8_int16_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.224.1' to 'PE_int8_int16_224_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.225.1' to 'PE_int8_int16_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit34_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit35_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit36_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit37_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit38_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit39_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit40_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit41_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit42_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit43_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit44_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit45_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit46_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit47_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit48_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit49_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit50_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit51_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit52_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit53_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit54_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit55_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit56_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit57_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit58_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit59_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit60_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit61_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit62_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit63_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Block_systolic_array_qkv.96.1_for.cond.i.exit64_proc' to 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1_Loop_data_drain_C_proc' to 'systolic_array_qkv_96_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.96.1' to 'systolic_array_qkv_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_qkv.92.1' to 'Linear_layer_qkv_92_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Loop_data_load_AB_proc16' to 'systolic_array_qkv_97_1_Loop_data_load_AB_proc16'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.226.1' to 'PE_int8_int16_226_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.227.1' to 'PE_int8_int16_227_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.228.1' to 'PE_int8_int16_228_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.229.1' to 'PE_int8_int16_229_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.230.1' to 'PE_int8_int16_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.231.1' to 'PE_int8_int16_231_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.232.1' to 'PE_int8_int16_232_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.233.1' to 'PE_int8_int16_233_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.234.1' to 'PE_int8_int16_234_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.235.1' to 'PE_int8_int16_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.236.1' to 'PE_int8_int16_236_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.237.1' to 'PE_int8_int16_237_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.238.1' to 'PE_int8_int16_238_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.239.1' to 'PE_int8_int16_239_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.240.1' to 'PE_int8_int16_240_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.241.1' to 'PE_int8_int16_241_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.242.1' to 'PE_int8_int16_242_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.243.1' to 'PE_int8_int16_243_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.244.1' to 'PE_int8_int16_244_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.245.1' to 'PE_int8_int16_245_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.246.1' to 'PE_int8_int16_246_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.247.1' to 'PE_int8_int16_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.248.1' to 'PE_int8_int16_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.249.1' to 'PE_int8_int16_249_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.250.1' to 'PE_int8_int16_250_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.251.1' to 'PE_int8_int16_251_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.252.1' to 'PE_int8_int16_252_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.253.1' to 'PE_int8_int16_253_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.254.1' to 'PE_int8_int16_254_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.255.1' to 'PE_int8_int16_255_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.256.1' to 'PE_int8_int16_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.257.1' to 'PE_int8_int16_257_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit34_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit35_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit36_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit37_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit38_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit39_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit40_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit41_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit42_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit43_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit44_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit45_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit46_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit47_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit48_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit49_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit50_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit51_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit52_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit53_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit54_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit55_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit56_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit57_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit58_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit59_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit60_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit61_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit62_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit63_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Block_systolic_array_qkv.97.1_for.cond.i.exit64_proc' to 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1_Loop_data_drain_C_proc' to 'systolic_array_qkv_97_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.97.1' to 'systolic_array_qkv_97_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Loop_data_load_AB_proc17' to 'systolic_array_qkv_1_Loop_data_load_AB_proc17'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.258.1' to 'PE_int8_int16_258_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.259.1' to 'PE_int8_int16_259_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.260.1' to 'PE_int8_int16_260_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.261.1' to 'PE_int8_int16_261_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.262.1' to 'PE_int8_int16_262_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.263.1' to 'PE_int8_int16_263_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.264.1' to 'PE_int8_int16_264_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.265.1' to 'PE_int8_int16_265_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.266.1' to 'PE_int8_int16_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.267.1' to 'PE_int8_int16_267_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.268.1' to 'PE_int8_int16_268_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.269.1' to 'PE_int8_int16_269_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.270.1' to 'PE_int8_int16_270_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.271.1' to 'PE_int8_int16_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.272.1' to 'PE_int8_int16_272_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.273.1' to 'PE_int8_int16_273_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.274.1' to 'PE_int8_int16_274_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.275.1' to 'PE_int8_int16_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.276.1' to 'PE_int8_int16_276_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.277.1' to 'PE_int8_int16_277_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.278.1' to 'PE_int8_int16_278_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.279.1' to 'PE_int8_int16_279_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.280.1' to 'PE_int8_int16_280_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.281.1' to 'PE_int8_int16_281_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.282.1' to 'PE_int8_int16_282_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.283.1' to 'PE_int8_int16_283_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.284.1' to 'PE_int8_int16_284_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.285.1' to 'PE_int8_int16_285_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.286.1' to 'PE_int8_int16_286_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.287.1' to 'PE_int8_int16_287_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.288.1' to 'PE_int8_int16_288_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16.1' to 'PE_int8_int16_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit34_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit35_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit36_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit37_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit38_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit39_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit40_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit41_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit42_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit43_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit44_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit45_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit46_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit47_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit48_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit49_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit50_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit51_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit52_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit53_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit54_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit55_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit56_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit57_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit58_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit59_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit60_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit61_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit62_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit63_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Block_systolic_array_qkv.1_for.cond.i.exit64_proc' to 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1_Loop_data_drain_C_proc' to 'systolic_array_qkv_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_qkv.1' to 'systolic_array_qkv_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_qkv.1' to 'Linear_layer_qkv_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'l_load_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.11 seconds. CPU system time: 0.8 seconds. Elapsed time: 27.65 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_kv_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'l_load_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_kv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_q_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_load_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_q_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'block_wk_load_VITIS_LOOP_179_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'block_wk_load_VITIS_LOOP_179_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r1_1_Loop_block_wk_load_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'block_wv_load_VITIS_LOOP_189_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'block_wv_load_VITIS_LOOP_189_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r1_1_Loop_block_wv_load_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'block_wq_load_VITIS_LOOP_199_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'block_wq_load_VITIS_LOOP_199_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r1_1_Loop_block_wq_load_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_102_1_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 5.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 5.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Loop_data_load_AB_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.63 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_150 (from PE_int8_int16_129_1_U0 to systolic_array_qkv_93_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_102_1_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Loop_data_load_AB_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.97 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_94_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_int8_int16_161_1_U0 to systolic_array_qkv_94_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_VITIS_LOOP_111_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop 'l_bias_scale_VITIS_LOOP_111_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_102_1_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Loop_data_load_AB_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_int8_int16_193_1_U0 to systolic_array_qkv_95_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_102_1_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Loop_data_load_AB_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_int8_int16_225_1_U0 to systolic_array_qkv_96_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_VITIS_LOOP_111_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop 'l_bias_scale_VITIS_LOOP_111_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.82 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_102_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Loop_data_load_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.36 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_int8_int16_257_1_U0 to systolic_array_qkv_97_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_102_1_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Loop_data_load_AB_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 5.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.98 seconds; current allocated memory: 5.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 5.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 5.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 5.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 5.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 5.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_qkv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_180 (from PE_int8_int16_1_U0 to systolic_array_qkv_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_VITIS_LOOP_111_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop 'l_bias_scale_VITIS_LOOP_111_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.35 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.71 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_dataflow_region_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 5.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.74 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_loader_1_Pipeline_l_load_j' pipeline 'l_load_j' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_1_Pipeline_l_load_j/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_1_Pipeline_l_load_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.05 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.56 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_kv_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_loader_kv_1_Pipeline_l_load_j' pipeline 'l_load_j' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_kv_1_Pipeline_l_load_j/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_kv_1_Pipeline_l_load_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_kv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_kv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_q_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_loader_q_1_Pipeline_l_load_j' pipeline 'l_load_j' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'input_loader_q_1_Pipeline_l_load_j/m_axi_gmem2_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_q_1_Pipeline_l_load_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_q_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_q_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17' pipeline 'block_wk_load_VITIS_LOOP_179_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17/m_axi_gmem4_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.18 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r1_1_Loop_block_wk_load_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r1_1_Loop_block_wk_load_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1' pipeline 'block_wv_load_VITIS_LOOP_189_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.58 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r1_1_Loop_block_wv_load_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r1_1_Loop_block_wv_load_proc10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1' pipeline 'block_wq_load_VITIS_LOOP_199_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1/m_axi_gmem8_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.92 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r1_1_Loop_block_wq_load_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r1_1_Loop_block_wq_load_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r1_1/m_axi_gmem8_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.45 seconds. CPU system time: 0.34 seconds. Elapsed time: 8.66 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_102_1_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_102_1_proc19' pipeline 'VITIS_LOOP_102_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_102_1_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Loop_data_load_AB_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_93_1_Loop_data_load_AB_proc12' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Loop_data_load_AB_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_98_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_98_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_99_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_99_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_100_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_101_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_102_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_102_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_103_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_104_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_105_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_106_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_107_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_108_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_109_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_110_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_111_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_112_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_113_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_114_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_115_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_116_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_117_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_118_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_119_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_119_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_120_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_121_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_121_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_122_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_123_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_124_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_125_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_126_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_126_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_127_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_128_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_129_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Block_systolic_array_qkv_93_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_93_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_102_1_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_102_1_proc20' pipeline 'VITIS_LOOP_102_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_102_1_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Loop_data_load_AB_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_94_1_Loop_data_load_AB_proc13' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Loop_data_load_AB_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_130_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_130_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_131_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_132_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_132_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_133_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_134_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_135_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_136_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_136_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_137_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_137_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_138_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_139_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_140_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_140_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_141_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_142_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_143_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_143_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_144_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_145_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_146_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_147_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_147_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_148_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_149_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_150_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_150_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_151_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_151_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_152_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_153_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_154_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_155_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_156_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_156_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_157_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_158_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_159_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_159_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_160_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_161_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Block_systolic_array_qkv_94_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_94_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_94_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_94_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc21' pipeline 'l_bias_scale_VITIS_LOOP_111_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_102_1_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_102_1_proc23' pipeline 'VITIS_LOOP_102_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_102_1_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.9 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Loop_data_load_AB_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_95_1_Loop_data_load_AB_proc14' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Loop_data_load_AB_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_162_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_162_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_163_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_163_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_164_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_164_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_165_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_166_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_166_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_167_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_168_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_169_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_170_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_170_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_171_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_172_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_173_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_173_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_174_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_174_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_175_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_176_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_177_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_178_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_179_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_179_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_180_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_181_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_182_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_182_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_183_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_184_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_185_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_186_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_186_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_187_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_188_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_189_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_190_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_191_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_192_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_193_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Block_systolic_array_qkv_95_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_95_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_102_1_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_102_1_proc24' pipeline 'VITIS_LOOP_102_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_102_1_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Loop_data_load_AB_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_96_1_Loop_data_load_AB_proc15' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Loop_data_load_AB_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_194_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_194_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_195_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_196_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_197_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_198_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_199_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_200_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_201_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_202_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_203_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_204_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_204_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_205_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_206_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_207_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_208_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_209_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_210_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_211_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_212_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_213_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_214_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_215_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_216_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_217_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_218_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_219_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_220_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_220_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_221_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_221_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_222_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_222_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_223_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_224_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_224_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_225_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Block_systolic_array_qkv_96_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_96_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 5.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc25' pipeline 'l_bias_scale_VITIS_LOOP_111_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.86 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.87 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_102_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_102_1_proc' pipeline 'VITIS_LOOP_102_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_102_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Loop_data_load_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_97_1_Loop_data_load_AB_proc16' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Loop_data_load_AB_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_226_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_226_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_227_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_228_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_228_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_229_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_230_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_231_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_231_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_232_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_232_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_233_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_234_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_234_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_235_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_236_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_236_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_237_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_237_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_238_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_238_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_239_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_239_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_240_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_241_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_242_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_242_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_243_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_244_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_244_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_245_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_246_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_247_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_248_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_249_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_250_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 6.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_251_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_252_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_253_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_254_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_255_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_256_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_257_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Block_systolic_array_qkv_97_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_97_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_102_1_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_102_1_proc18' pipeline 'VITIS_LOOP_102_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_102_1_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.01 seconds; current allocated memory: 6.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Loop_data_load_AB_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_1_Loop_data_load_AB_proc17' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Loop_data_load_AB_proc17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_258_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_259_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_260_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_260_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_261_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_262_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_262_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_263_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_263_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_264_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_265_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_265_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_266_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_267_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_267_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_268_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_269_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_270_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_271_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_272_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_272_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_273_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_274_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_274_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_275_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_276_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_277_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_277_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_278_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_278_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_279_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_280_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_280_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_281_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_281_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_282_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_283_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_284_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_284_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_285_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_285_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_286_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.93 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_287_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 6.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_288_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_288_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.81 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Block_systolic_array_qkv_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_qkv_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_qkv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_qkv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc' pipeline 'l_bias_scale_VITIS_LOOP_111_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.01 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 6.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_dataflow_region_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/gmem8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/inp_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/inp_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/inp_addr_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/wk_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/wk_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/wv_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/wv_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/wq_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/wq_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_k_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_k_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_k_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_k_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_v_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_v_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_v_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_v_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_inp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_inp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_inp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_1/outp_inp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer_dataflow_region_1' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'inp_addr_0', 'inp_addr_1', 'inp_addr_2', 'wk_addr_0', 'wk_addr_1', 'wv_addr_0', 'wv_addr_1', 'wq_addr_0', 'wq_addr_1' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x7' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_dataflow_region_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.23 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.92 seconds; current allocated memory: 6.301 GB.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_U(Bert_layer_dataflow_region_1_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_98_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_98_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_99_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_99_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_100_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_100_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_101_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_101_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_102_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_102_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_103_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_103_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_104_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_104_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_105_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_105_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_106_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_106_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_107_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_107_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_108_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_108_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_109_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_109_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_110_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_110_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_111_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_111_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_112_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_112_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_113_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_113_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_114_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_114_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_115_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_115_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_116_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_116_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_117_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_117_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_118_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_118_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_119_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_119_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_120_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_120_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_121_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_121_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_122_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_122_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_123_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_123_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_124_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_124_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_125_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_125_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_126_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_126_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_127_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_127_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_128_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_128_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_129_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_129_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_U(Bert_layer_dataflow_region_1_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_130_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_130_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_131_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_131_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_132_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_132_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_133_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_133_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_134_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_134_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_135_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_135_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_136_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_136_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_137_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_137_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_138_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_138_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_139_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_139_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_140_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_140_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_141_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_141_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_142_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_142_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_143_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_143_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_144_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_144_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_145_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_145_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_146_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_146_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_147_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_147_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_148_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_148_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_149_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_149_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_150_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_150_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_151_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_151_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_152_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_152_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_153_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_153_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_154_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_154_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_155_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_155_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_156_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_156_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_157_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_157_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_158_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_158_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_159_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_159_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_160_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_160_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_161_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_161_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_02_U(Bert_layer_dataflow_region_1_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_14_U(Bert_layer_dataflow_region_1_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_qkv_93_1_U0_U(Bert_layer_dataflow_region_1_start_for_systolic_array_qkv_93_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc21_U0_U(Bert_layer_dataflow_region_1_start_for_l_bias_scale_proc21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_qkv_94_1_U0_U(Bert_layer_dataflow_region_1_start_for_systolic_array_qkv_94_1_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_1_Linear_layer_qkv_91_1_A_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_U(Bert_layer_dataflow_region_1_fifo_w64_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_162_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_162_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_163_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_163_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_164_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_164_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_165_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_165_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_166_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_166_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_167_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_167_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_168_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_168_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_169_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_169_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_170_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_170_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_171_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_171_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_172_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_172_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_173_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_173_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_174_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_174_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_175_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_175_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_176_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_176_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_177_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_177_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_178_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_178_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_179_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_179_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_180_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_180_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_181_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_181_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_182_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_182_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_183_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_183_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_184_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_184_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_185_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_185_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_186_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_186_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_187_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_187_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_188_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_188_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_189_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_189_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_190_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_190_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_191_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_191_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_192_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_192_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_193_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_193_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_U(Bert_layer_dataflow_region_1_fifo_w64_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_194_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_194_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_195_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_195_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_196_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_196_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_197_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_197_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_198_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_198_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_199_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_199_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_200_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_200_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_201_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_201_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_202_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_202_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_203_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_203_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_204_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_204_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_205_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_205_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_206_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_206_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_207_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_207_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_208_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_208_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_209_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_209_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_210_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_210_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_211_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_211_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_212_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_212_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_213_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_213_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_214_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_214_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_215_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_215_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_216_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_216_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_217_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_217_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_218_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_218_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_219_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_219_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_220_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_220_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_221_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_221_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_222_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_222_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_223_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_223_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_224_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_224_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_225_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_225_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_02_U(Bert_layer_dataflow_region_1_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_14_U(Bert_layer_dataflow_region_1_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_qkv_95_1_U0_U(Bert_layer_dataflow_region_1_start_for_systolic_array_qkv_95_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc25_U0_U(Bert_layer_dataflow_region_1_start_for_l_bias_scale_proc25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_qkv_96_1_U0_U(Bert_layer_dataflow_region_1_start_for_systolic_array_qkv_96_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_U(Bert_layer_dataflow_region_1_fifo_w64_d3_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_226_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_226_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_227_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_227_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_228_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_228_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_229_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_229_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_230_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_230_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_231_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_231_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_232_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_232_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_233_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_233_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_234_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_234_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_235_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_235_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_236_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_236_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_237_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_237_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_238_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_238_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_239_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_239_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_240_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_240_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_241_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_241_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_242_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_242_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_243_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_243_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_244_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_244_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_245_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_245_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_246_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_246_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_247_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_247_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_248_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_248_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_249_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_249_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_250_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_250_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_251_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_251_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_252_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_252_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_253_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_253_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_254_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_254_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_255_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_255_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_256_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_256_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_257_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_257_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_1_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_U(Bert_layer_dataflow_region_1_fifo_w64_d3_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_load_loc_channel_U(Bert_layer_dataflow_region_1_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_258_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_258_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_259_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_259_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_260_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_260_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_261_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_261_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_262_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_262_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_263_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_263_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_264_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_264_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_265_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_265_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_266_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_266_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_267_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_267_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_268_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_268_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_269_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_269_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_270_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_270_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_271_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_271_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_272_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_272_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_273_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_273_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_274_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_274_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_275_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_275_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_276_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_276_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_277_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_277_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_278_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_278_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_279_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_279_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_280_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_280_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_281_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_281_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_282_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_282_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_283_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_283_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_284_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_284_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_285_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_285_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_286_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_286_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_287_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_287_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_288_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_288_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_1_U0_U(Bert_layer_dataflow_region_1_start_for_PE_int8_int16_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_02_U(Bert_layer_dataflow_region_1_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_13_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_14_U(Bert_layer_dataflow_region_1_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_qkv_97_1_U0_U(Bert_layer_dataflow_region_1_start_for_systolic_array_qkv_97_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc_U0_U(Bert_layer_dataflow_region_1_start_for_l_bias_scale_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_qkv_1_U0_U(Bert_layer_dataflow_region_1_start_for_systolic_array_qkv_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inp_k_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inp_v_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inp_q_U(Bert_layer_dataflow_region_1_fifo_w8_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_wk_loader_0_U(Bert_layer_dataflow_region_1_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_wk_loader_1_U(Bert_layer_dataflow_region_1_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_wv_loader_0_U(Bert_layer_dataflow_region_1_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_wv_loader_1_U(Bert_layer_dataflow_region_1_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_wq_loader_0_U(Bert_layer_dataflow_region_1_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_wq_loader_1_U(Bert_layer_dataflow_region_1_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_qkv_91_1_U0_U(Bert_layer_dataflow_region_1_start_for_Linear_layer_qkv_91_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_qkv_92_1_U0_U(Bert_layer_dataflow_region_1_start_for_Linear_layer_qkv_92_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_qkv_1_U0_U(Bert_layer_dataflow_region_1_start_for_Linear_layer_qkv_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 191.55 seconds. CPU system time: 8.72 seconds. Elapsed time: 247.89 seconds; current allocated memory: 6.301 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 53.91 seconds. CPU system time: 0.76 seconds. Elapsed time: 56.15 seconds; current allocated memory: 6.366 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer_dataflow_region_1.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer_dataflow_region_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 950.36 seconds. CPU system time: 45.26 seconds. Elapsed time: 1258.87 seconds; current allocated memory: 5.921 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3039.516 ; gain = 2.023 ; free physical = 63727 ; free virtual = 162582
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_1_sitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_1_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_1_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Running package_xo -xo_path /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1/Bert_layer_dataflow_region_1/solution/impl/export.xo -kernel_name Bert_layer_dataflow_region_1 -kernel_xml /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1/Bert_layer_dataflow_region_1/solution/impl/ip/../kernel/kernel.xml -kernel_files /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_1.cpp -ip_directory /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1/Bert_layer_dataflow_region_1/solution/impl/ip/ip_unzip_dir -design_xml /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1/Bert_layer_dataflow_region_1/solution/.autopilot/db/Bert_layer_dataflow_region_1.design.xml -debug_directory /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1/Bert_layer_dataflow_region_1/solution/.debug -hls_directory /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1/Bert_layer_dataflow_region_1/Bert_layer_dataflow_region_1/solution/impl/ip/hls_files
package_xo: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3077.508 ; gain = 0.004 ; free physical = 63520 ; free virtual = 162457
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 01:16:36 2023...
INFO: [HLS 200-802] Generated output file Bert_layer_dataflow_region_1/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 485 seconds. CPU system time: 89.82 seconds. Elapsed time: 618.41 seconds; current allocated memory: 64.000 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 1441.93 seconds. Total CPU system time: 136.96 seconds. Total elapsed time: 1883.79 seconds; peak allocated memory: 6.429 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Dec  9 01:16:48 2023...
