INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/new/BSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/new/EdgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/Game_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Game_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/new/dsec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab5/Lab5.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
