
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.12

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency domain_transition[0]$_DFFE_PN0P_/CLK ^
  -0.35 target latency domain_reset_n[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_isolation_on[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net37 (net)
                  0.05    0.00    0.72 ^ input9/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    0.91 ^ input9/X (sky130_fd_sc_hd__buf_2)
                                         net10 (net)
                  0.16    0.00    0.91 ^ domain_isolation_on[0]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    11    0.03    0.11    0.20    0.35 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.35 ^ domain_isolation_on[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.35   clock reconvergence pessimism
                          0.16    0.51   library removal time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: domain_isolate[0] (input port clocked by core_clock)
Endpoint: domain_isolation_on[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ domain_isolate[0] (in)
                                         domain_isolate[0] (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.07    0.27 ^ input5/X (sky130_fd_sc_hd__clkbuf_1)
                                         net6 (net)
                  0.05    0.00    0.27 ^ _248_/B2 (sky130_fd_sc_hd__o22a_1)
     1    0.00    0.04    0.11    0.38 ^ _248_/X (sky130_fd_sc_hd__o22a_1)
                                         _016_ (net)
                  0.04    0.00    0.38 ^ domain_isolation_on[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    11    0.03    0.11    0.20    0.35 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.35 ^ domain_isolation_on[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.35   clock reconvergence pessimism
                         -0.03    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_transition[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net37 (net)
                  0.05    0.00    0.72 ^ input9/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    0.91 ^ input9/X (sky130_fd_sc_hd__buf_2)
                                         net10 (net)
                  0.16    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    31    0.15    0.17    0.22    1.13 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.17    0.01    1.14 ^ domain_transition[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.09    0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    5.15 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    5.34 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    5.34 ^ domain_transition[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.34   clock reconvergence pessimism
                          0.20    5.53   library recovery time
                                  5.53   data required time
-----------------------------------------------------------------------------
                                  5.53   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  4.39   slack (MET)


Startpoint: delay_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: delay_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    0.34 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.34 ^ delay_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     7    0.02    0.11    0.45    0.79 v delay_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         delay_counter[0] (net)
                  0.11    0.00    0.79 v _152_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.14    0.16    0.95 ^ _152_/Y (sky130_fd_sc_hd__inv_1)
                                         _146_ (net)
                  0.14    0.00    0.95 ^ _301_/A (sky130_fd_sc_hd__ha_1)
     6    0.01    0.15    0.25    1.19 ^ _301_/COUT (sky130_fd_sc_hd__ha_1)
                                         _150_ (net)
                  0.15    0.00    1.19 ^ _190_/C_N (sky130_fd_sc_hd__or3b_2)
     5    0.02    0.12    0.53    1.72 v _190_/X (sky130_fd_sc_hd__or3b_2)
                                         _053_ (net)
                  0.12    0.00    1.72 v _195_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.16    0.19    1.92 ^ _195_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _058_ (net)
                  0.16    0.00    1.92 ^ _197_/A3 (sky130_fd_sc_hd__a32oi_1)
     1    0.00    0.10    0.12    2.04 v _197_/Y (sky130_fd_sc_hd__a32oi_1)
                                         _060_ (net)
                  0.10    0.00    2.04 v _205_/B1 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.15    0.11    2.15 ^ _205_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _012_ (net)
                  0.15    0.00    2.15 ^ delay_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.15   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.09    0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    5.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    5.34 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    5.34 ^ delay_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                         -0.08    5.27   library setup time
                                  5.27   data required time
-----------------------------------------------------------------------------
                                  5.27   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  3.12   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_transition[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net37 (net)
                  0.05    0.00    0.72 ^ input9/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.16    0.19    0.91 ^ input9/X (sky130_fd_sc_hd__buf_2)
                                         net10 (net)
                  0.16    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    31    0.15    0.17    0.22    1.13 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.17    0.01    1.14 ^ domain_transition[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.09    0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    5.15 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    5.34 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    5.34 ^ domain_transition[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.34   clock reconvergence pessimism
                          0.20    5.53   library recovery time
                                  5.53   data required time
-----------------------------------------------------------------------------
                                  5.53   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  4.39   slack (MET)


Startpoint: delay_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: delay_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    0.34 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    0.34 ^ delay_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     7    0.02    0.11    0.45    0.79 v delay_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         delay_counter[0] (net)
                  0.11    0.00    0.79 v _152_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.14    0.16    0.95 ^ _152_/Y (sky130_fd_sc_hd__inv_1)
                                         _146_ (net)
                  0.14    0.00    0.95 ^ _301_/A (sky130_fd_sc_hd__ha_1)
     6    0.01    0.15    0.25    1.19 ^ _301_/COUT (sky130_fd_sc_hd__ha_1)
                                         _150_ (net)
                  0.15    0.00    1.19 ^ _190_/C_N (sky130_fd_sc_hd__or3b_2)
     5    0.02    0.12    0.53    1.72 v _190_/X (sky130_fd_sc_hd__or3b_2)
                                         _053_ (net)
                  0.12    0.00    1.72 v _195_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.16    0.19    1.92 ^ _195_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _058_ (net)
                  0.16    0.00    1.92 ^ _197_/A3 (sky130_fd_sc_hd__a32oi_1)
     1    0.00    0.10    0.12    2.04 v _197_/Y (sky130_fd_sc_hd__a32oi_1)
                                         _060_ (net)
                  0.10    0.00    2.04 v _205_/B1 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.15    0.11    2.15 ^ _205_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _012_ (net)
                  0.15    0.00    2.15 ^ delay_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.15   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.09    0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.09    0.00    5.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    5.34 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.10    0.00    5.34 ^ delay_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                         -0.08    5.27   library setup time
                                  5.27   data required time
-----------------------------------------------------------------------------
                                  5.27   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  3.12   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1451133489608765

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4934560060501099

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7668

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.030217040330171585

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8249

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: delay_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: delay_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    0.34 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.34 ^ delay_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.45    0.79 v delay_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.16    0.95 ^ _152_/Y (sky130_fd_sc_hd__inv_1)
   0.25    1.19 ^ _301_/COUT (sky130_fd_sc_hd__ha_1)
   0.53    1.72 v _190_/X (sky130_fd_sc_hd__or3b_2)
   0.19    1.92 ^ _195_/Y (sky130_fd_sc_hd__o21ai_0)
   0.12    2.04 v _197_/Y (sky130_fd_sc_hd__a32oi_1)
   0.11    2.15 ^ _205_/Y (sky130_fd_sc_hd__o211ai_1)
   0.00    2.15 ^ delay_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.15   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.15    5.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    5.34 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.34 ^ delay_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.34   clock reconvergence pessimism
  -0.08    5.27   library setup time
           5.27   data required time
---------------------------------------------------------
           5.27   data required time
          -2.15   data arrival time
---------------------------------------------------------
           3.12   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: _306_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _306_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    0.34 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.34 ^ _306_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.68 ^ _306_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.81 ^ _168_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.81 ^ _306_/D (sky130_fd_sc_hd__dfrtp_1)
           0.81   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    0.34 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.34 ^ _306_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.34   clock reconvergence pessimism
  -0.03    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.81   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3362

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3473

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.1493

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.1159

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
144.972782

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.62e-04   1.71e-04   4.26e-10   6.33e-04  43.7%
Combinational          3.25e-04   3.39e-04   4.67e-10   6.63e-04  45.8%
Clock                  5.48e-05   9.63e-05   2.93e-11   1.51e-04  10.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.41e-04   6.06e-04   9.22e-10   1.45e-03 100.0%
                          58.1%      41.9%       0.0%
