
*** Running vivado
    with args -log color_design_PmodCOLOR_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source color_design_PmodCOLOR_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source color_design_PmodCOLOR_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.199 ; gain = 0.023 ; free physical = 4066 ; free virtual = 9356
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kevin/Documents/ECE520/projectFinal/vivado-library/if'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kevin/Documents/ECE520/projectFinal/vivado-library/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top color_design_PmodCOLOR_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'color_design_PmodCOLOR_0_0' is restricted:
* IP definition 'PmodCOLOR_v1_0 (1.0)' relies on the following subcore(s) that were not found in the IP Catalog: xilinx.com:ip:axi_iic:2.0
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25659
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2735.293 ; gain = 0.000 ; free physical = 1191 ; free virtual = 6216
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1147]
INFO: [Synth 8-6157] synthesizing module 'color_design_PmodCOLOR_0_0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/synth/color_design_PmodCOLOR_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'PmodCOLOR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ipshared/9777/src/PmodCOLOR.v:13]
INFO: [Synth 8-638] synthesizing module 'PmodCOLOR_axi_gpio_0_0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/synth/PmodCOLOR_axi_gpio_0_0.vhd:87]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/synth/PmodCOLOR_axi_gpio_0_0.vhd:175]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (1#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (5#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (6#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (7#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (8#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'PmodCOLOR_axi_gpio_0_0' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/synth/PmodCOLOR_axi_gpio_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PmodCOLOR_axi_iic_0_0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/synth/PmodCOLOR_axi_iic_0_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DISABLE_SETUP_VIOLATION_CHECK bound to: 0 - type: integer 
	Parameter C_STATIC_TIMING_REG_WIDTH bound to: 0 - type: integer 
	Parameter C_TIMING_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6832' bound to instance 'U0' of component 'axi_iic' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/synth/PmodCOLOR_axi_iic_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6906]
INFO: [Synth 8-638] synthesizing module 'iic' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6210]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized36' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized36' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized37' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized37' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized38' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized38' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized39' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized39' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized40' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized40' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (9#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:141]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (10#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (11#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1685]
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:2281]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (12#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1685]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1315]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (12#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (13#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1315]
INFO: [Synth 8-256] done synthesizing module 'filter' (14#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (15#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (16#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'upcnt_n__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n__parameterized0' (16#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:3669]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:3890]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (17#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (18#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (19#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (20#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (21#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (22#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (23#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5220]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5281]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (24#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5220]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (24#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (25#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6210]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (26#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6906]
INFO: [Synth 8-256] done synthesizing module 'PmodCOLOR_axi_iic_0_0' (27#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/synth/PmodCOLOR_axi_iic_0_0.vhd:91]
WARNING: [Synth 8-7071] port 'gpo' of module 'PmodCOLOR_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ipshared/9777/src/PmodCOLOR.v:300]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'PmodCOLOR_axi_iic_0_0' has 27 connections declared, but only 26 given [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ipshared/9777/src/PmodCOLOR.v:300]
INFO: [Synth 8-6157] synthesizing module 'PmodCOLOR_pmod_bridge_0_0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/synth/PmodCOLOR_pmod_bridge_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'pmod_concat' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:12]
WARNING: [Synth 8-3848] Net in_top_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:87]
WARNING: [Synth 8-3848] Net in_top_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:90]
WARNING: [Synth 8-3848] Net in_bottom_bus_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:94]
WARNING: [Synth 8-3848] Net in_bottom_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:97]
WARNING: [Synth 8-3848] Net in_bottom_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:100]
WARNING: [Synth 8-3848] Net in0_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:104]
WARNING: [Synth 8-3848] Net in1_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:105]
WARNING: [Synth 8-3848] Net in2_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:106]
WARNING: [Synth 8-3848] Net in3_I in module/entity pmod_concat does not have driver. [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:107]
INFO: [Synth 8-6155] done synthesizing module 'pmod_concat' (28#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'PmodCOLOR_pmod_bridge_0_0' (29#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/synth/PmodCOLOR_pmod_bridge_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'PmodCOLOR_xlslice_0_0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_0/synth/PmodCOLOR_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_2/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (30#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_2/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PmodCOLOR_xlslice_0_0' (31#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_0/synth/PmodCOLOR_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PmodCOLOR_xlconcat_0_1' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlconcat_0_1/synth/PmodCOLOR_xlconcat_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlconcat_0_1/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (32#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlconcat_0_1/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PmodCOLOR_xlconcat_0_1' (33#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlconcat_0_1/synth/PmodCOLOR_xlconcat_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'PmodCOLOR_xlconcat_0_0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlconcat_0_0/synth/PmodCOLOR_xlconcat_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'PmodCOLOR_xlconcat_0_0' (34#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlconcat_0_0/synth/PmodCOLOR_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'PmodCOLOR_xlslice_0_1' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_1/synth/PmodCOLOR_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_2/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (34#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_2/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PmodCOLOR_xlslice_0_1' (35#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_1/synth/PmodCOLOR_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'PmodCOLOR_xlslice_0_2' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_2/synth/PmodCOLOR_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_2/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (35#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_2/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PmodCOLOR_xlslice_0_2' (36#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_xlslice_0_2/synth/PmodCOLOR_xlslice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PmodCOLOR' (37#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ipshared/9777/src/PmodCOLOR.v:13]
INFO: [Synth 8-6155] done synthesizing module 'color_design_PmodCOLOR_0_0' (38#1) [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/synth/color_design_PmodCOLOR_0_0.v:56]
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2735.293 ; gain = 0.000 ; free physical = 883 ; free virtual = 5841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2735.293 ; gain = 0.000 ; free physical = 1747 ; free virtual = 6707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2735.293 ; gain = 0.000 ; free physical = 1747 ; free virtual = 6706
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2735.293 ; gain = 0.000 ; free physical = 1776 ; free virtual = 6736
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/PmodCOLOR_pmod_bridge_0_0_board.xdc] for cell 'inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_pmod_bridge_0_0/PmodCOLOR_pmod_bridge_0_0_board.xdc] for cell 'inst/pmod_bridge_0/inst'
Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/PmodCOLOR_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/PmodCOLOR_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/PmodCOLOR_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_gpio_0_0/PmodCOLOR_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/PmodCOLOR_axi_iic_0_0_board.xdc] for cell 'inst/axi_iic_0/U0'
Finished Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/src/PmodCOLOR_axi_iic_0_0/PmodCOLOR_axi_iic_0_0_board.xdc] for cell 'inst/axi_iic_0/U0'
Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/color_design_PmodCOLOR_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.gen/sources_1/bd/color_design/ip/color_design_PmodCOLOR_0_0/color_design_PmodCOLOR_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/color_design_PmodCOLOR_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/color_design_PmodCOLOR_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.230 ; gain = 0.000 ; free physical = 1647 ; free virtual = 6608
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  FDR => FDRE: 27 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  MUXCY_L => MUXCY: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2799.230 ; gain = 0.000 ; free physical = 1644 ; free virtual = 6605
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 1998 ; free virtual = 6968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 1998 ; free virtual = 6968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_bridge_0/inst. (constraint file  /home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/dont_touch.xdc, line 32).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_0/U0. (constraint file  /home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/dont_touch.xdc, line 37).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_iic_0/U0. (constraint file  /home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/dont_touch.xdc, line 45).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/dont_touch.xdc, line 51).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_o_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_t_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_i_to_gpio_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_bridge_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_iic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 1995 ; free virtual = 6965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                       0000000001 |                             0000
              start_wait |                       0000000010 |                             0001
                   start |                       0000000100 |                             0010
              start_edge |                       0000001000 |                             0011
            scl_low_edge |                       0000010000 |                             0100
                 scl_low |                       0000100000 |                             0101
           scl_high_edge |                       0001000000 |                             0110
                scl_high |                       0010000000 |                             0111
               stop_edge |                       0100000000 |                             1000
               stop_wait |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 1894 ; free virtual = 6867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 193   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 15    
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 11    
	  21 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 141   
	   4 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 1687 ; free virtual = 6676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 1819 ; free virtual = 6811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 2683 ; free virtual = 7706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 2857 ; free virtual = 7881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 4151 ; free virtual = 9174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 4151 ; free virtual = 9174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 4138 ; free virtual = 9161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 4144 ; free virtual = 9167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 4148 ; free virtual = 9171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 4148 ; free virtual = 9171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    10|
|2     |LUT1    |     9|
|3     |LUT2    |    62|
|4     |LUT3    |    63|
|5     |LUT4    |    92|
|6     |LUT5    |   104|
|7     |LUT6    |   220|
|8     |MUXCY_L |     9|
|9     |MUXF7   |     4|
|10    |SRL16E  |    18|
|11    |XORCY   |    12|
|12    |FDR     |    19|
|13    |FDRE    |   393|
|14    |FDSE    |    55|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 4148 ; free virtual = 9172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2799.230 ; gain = 0.000 ; free physical = 4200 ; free virtual = 9222
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2799.230 ; gain = 63.938 ; free physical = 4200 ; free virtual = 9222
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2799.230 ; gain = 0.000 ; free physical = 4290 ; free virtual = 9312
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.230 ; gain = 0.000 ; free physical = 4223 ; free virtual = 9246
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  FDR => FDRE: 19 instances

Synth Design complete, checksum: 3bc49176
INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 2799.230 ; gain = 64.031 ; free physical = 4467 ; free virtual = 9462
INFO: [Common 17-1381] The checkpoint '/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/color_design_PmodCOLOR_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP color_design_PmodCOLOR_0_0, cache-ID = 31f37517bacbbf8f
INFO: [Coretcl 2-1174] Renamed 41 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/kevin/Documents/ECE520/projectFinal/project-final/Hardware/Pmod_color_reading/Pmod_color_reading.runs/color_design_PmodCOLOR_0_0_synth_1/color_design_PmodCOLOR_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file color_design_PmodCOLOR_0_0_utilization_synth.rpt -pb color_design_PmodCOLOR_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  7 14:31:39 2022...
