#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Sep 30 17:57:23 2024
# Process ID: 71869
# Current directory: /home/epsilon/work/boxlambda/gw/dfx
# Command line: vivado -mode gui
# Log file: /home/epsilon/work/boxlambda/gw/dfx/vivado.log
# Journal file: /home/epsilon/work/boxlambda/gw/dfx/vivado.jou
# Running On: ptr-d6bjo4p2ihcck7yxpxi.18120a2.ip6.access.telenet.be, OS: Linux, CPU Frequency: 4807.597 MHz, CPU Physical cores: 16, Host memory: 32846 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set part "xc7a100ticsg324-1L"
xc7a100ticsg324-1L
set inst boxlambda_soc_inst/vs0_inst
boxlambda_soc_inst/vs0_inst
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
add_files -fileset constrs_1 -norecurse /home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp
read_ip ../ip/dfx_controller/dfx_controller_0.xci
WARNING: [Vivado 12-13650] The IP file '/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/epsilon/work/boxlambda/gw/ip/dfx_controller'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.xci
read_ip ../ip/ila/ila_0.xci
WARNING: [Vivado 12-13650] The IP file '/home/epsilon/work/boxlambda/gw/ip/ila/ila_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/epsilon/work/boxlambda/gw/ip/ila'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/epsilon/work/boxlambda/gw/ip/ila/ila_0.xci
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/vs0_inst} [get_files /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/vs0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/vs0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp' for cell 'boxlambda_soc_inst/vs0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.dcp' for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/gw/ip/ila/ila_0.dcp' for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 8270.906 ; gain = 0.000 ; free physical = 5557 ; free virtual = 33781
INFO: [Netlist 29-17] Analyzing 2336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst UUID: 9fcb4c32-82b8-5bfe-a7fc-d6bd4c9f8ac9 
Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9066.082 ; gain = 0.000 ; free physical = 4991 ; free virtual = 33215
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 613 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9195.109 ; gain = 1321.844 ; free physical = 4844 ; free virtual = 33069
design_1
write_debug_probes -force ./debug_probes.ltx
INFO: [Timing 38-35] Done setting XDC timing constraints.
/home/epsilon/work/boxlambda/gw/dfx/debug_probes.ltx
write_checkpoint -force ./Checkpoint/boxlambda_top_link_vs0_j1b.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9235.801 ; gain = 40.691 ; free physical = 4739 ; free virtual = 32968
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_link_vs0_j1b.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_link_vs0_j1b.dcp
create_pblock pblock_vs0_inst
pblock_vs0_inst
add_cells_to_pblock [get_pblocks pblock_vs0_inst] [get_cells -quiet [list boxlambda_soc_inst/vs0_inst]]
resize_pblock [get_pblocks pblock_vs0_inst] -add {SLICE_X6Y100:SLICE_X45Y149}
resize_pblock [get_pblocks pblock_vs0_inst] -add {DSP48_X0Y40:DSP48_X0Y59}
resize_pblock [get_pblocks pblock_vs0_inst] -add {RAMB18_X0Y40:RAMB18_X0Y59}
resize_pblock [get_pblocks pblock_vs0_inst] -add {RAMB36_X0Y20:RAMB36_X0Y29}
set_property RESET_AFTER_RECONFIG true [get_pblocks pblock_vs0_inst]
set_property SNAPPING_MODE ON [get_pblocks pblock_vs0_inst]
add_files -fileset constrs_1 -norecurse partpin.xdc
/home/epsilon/work/boxlambda/gw/dfx/partpin.xdc
# set rp_name boxlambda_soc_inst/vs0_inst
# set f [open partpin.xdc a]
# set rp_pin [get_pins -of [get_cells $rp_name]]
# llength $rp_pin
# foreach s_pin $rp_pin {
#   set s_partpin [get_pplocs -pins [get_pins $s_pin]]
#   if {$s_partpin != ""} {
#     puts $f "set_property HD.PARTPIN_LOCS $s_partpin \[get_pins $s_pin \]"
#   }
# }
# close $f
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 9266.711 ; gain = 20.910 ; free physical = 4696 ; free virtual = 32928

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: aed848db

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9266.711 ; gain = 0.000 ; free physical = 4696 ; free virtual = 32928

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9430.555 ; gain = 0.000 ; free physical = 4522 ; free virtual = 32773
Phase 1 Generate And Synthesize Debug Cores | Checksum: e525d55a

Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 9430.555 ; gain = 25.906 ; free physical = 4522 ; free virtual = 32773

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 168 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c6c4b22c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 9434.555 ; gain = 29.906 ; free physical = 4500 ; free virtual = 32751
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Retarget, 137 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 16e5a28a2

Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 9434.555 ; gain = 29.906 ; free physical = 4500 ; free virtual = 32751
INFO: [Opt 31-389] Phase Constant propagation created 43 cells and removed 107 cells
INFO: [Opt 31-1021] In phase Constant propagation, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1649b0d80

Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 9434.555 ; gain = 29.906 ; free physical = 4523 ; free virtual = 32774
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Sweep, 2077 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1649b0d80

Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 9434.555 ; gain = 29.906 ; free physical = 4527 ; free virtual = 32778
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: c4e4e8e2

Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 9434.555 ; gain = 29.906 ; free physical = 4527 ; free virtual = 32778
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: c4e4e8e2

Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 9434.555 ; gain = 29.906 ; free physical = 4531 ; free virtual = 32781
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              65  |                                            137  |
|  Constant propagation         |              43  |             107  |                                            119  |
|  Sweep                        |               0  |             161  |                                           2077  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            127  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9434.555 ; gain = 0.000 ; free physical = 4535 ; free virtual = 32786
Ending Logic Optimization Task | Checksum: 11cf866b5

Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 9434.555 ; gain = 29.906 ; free physical = 4535 ; free virtual = 32786

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 127 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 6 Total Ports: 254
Ending PowerOpt Patch Enables Task | Checksum: 1dc812a35

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4105 ; free virtual = 32356
Ending Power Optimization Task | Checksum: 1dc812a35

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 9953.441 ; gain = 518.887 ; free physical = 4105 ; free virtual = 32356

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12ef37716

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4085 ; free virtual = 32336
Ending Final Cleanup Task | Checksum: 12ef37716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4084 ; free virtual = 32335

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4084 ; free virtual = 32335
Ending Netlist Obfuscation Task | Checksum: 12ef37716

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4084 ; free virtual = 32335
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 9953.441 ; gain = 707.641 ; free physical = 4084 ; free virtual = 32335
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4067 ; free virtual = 32318
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eecdc8b6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4072 ; free virtual = 32323
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4081 ; free virtual = 32332

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 25dcbea1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4087 ; free virtual = 32338

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dd9cf5c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4070 ; free virtual = 32321

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dd9cf5c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4070 ; free virtual = 32321
Phase 1 Placer Initialization | Checksum: dd9cf5c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4070 ; free virtual = 32321

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9c15314a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4102 ; free virtual = 32353

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: abe33643

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4099 ; free virtual = 32350

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: abe33643

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4100 ; free virtual = 32351

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10e80c412

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4116 ; free virtual = 32367

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 1178 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 9, two critical 0, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 516 nets or LUTs. Breaked 9 LUTs, combined 507 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4106 ; free virtual = 32354

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |            507  |                   516  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |            507  |                   516  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ab5018ff

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4107 ; free virtual = 32358
Phase 2.4 Global Placement Core | Checksum: 25a4b04b0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4105 ; free virtual = 32356
Phase 2 Global Placement | Checksum: 25a4b04b0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4105 ; free virtual = 32356

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f62d1076

Time (s): cpu = 00:01:04 ; elapsed = 00:00:26 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4099 ; free virtual = 32350

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17115ac3e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4100 ; free virtual = 32351

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c9cad3e8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4100 ; free virtual = 32351

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c9cad3e8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4100 ; free virtual = 32351

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18e5cdf35

Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4106 ; free virtual = 32357

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 226388ca7

Time (s): cpu = 00:01:25 ; elapsed = 00:00:37 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4097 ; free virtual = 32348
Phase 3.6 Small Shape Detail Placement | Checksum: 226388ca7

Time (s): cpu = 00:01:26 ; elapsed = 00:00:37 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4096 ; free virtual = 32347

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f6ec9f31

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4094 ; free virtual = 32345

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f6ec9f31

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4094 ; free virtual = 32345
Phase 3 Detail Placement | Checksum: 1f6ec9f31

Time (s): cpu = 00:01:28 ; elapsed = 00:00:41 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4093 ; free virtual = 32344

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f4df717f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.675 | TNS=-20.341 |
Phase 1 Physical Synthesis Initialization | Checksum: 1acfd7d54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 3918 ; free virtual = 32169
INFO: [Place 46-33] Processed net boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_3_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/vs0_inst/ram/nram/p_0_in[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/vs0_inst/ram/nram/mem_reg_4_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1acfd7d54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 3915 ; free virtual = 32166
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f4df717f

Time (s): cpu = 00:01:43 ; elapsed = 00:00:46 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 3916 ; free virtual = 32167

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.390. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22c47a7c2

Time (s): cpu = 00:01:53 ; elapsed = 00:00:57 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4000 ; free virtual = 32251

Time (s): cpu = 00:01:53 ; elapsed = 00:00:57 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4000 ; free virtual = 32251
Phase 4.1 Post Commit Optimization | Checksum: 22c47a7c2

Time (s): cpu = 00:01:53 ; elapsed = 00:00:57 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4000 ; free virtual = 32251

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22c47a7c2

Time (s): cpu = 00:01:53 ; elapsed = 00:00:57 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 3998 ; free virtual = 32249

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22c47a7c2

Time (s): cpu = 00:01:53 ; elapsed = 00:00:58 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4006 ; free virtual = 32257
Phase 4.3 Placer Reporting | Checksum: 22c47a7c2

Time (s): cpu = 00:01:54 ; elapsed = 00:00:58 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4005 ; free virtual = 32256

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4005 ; free virtual = 32256

Time (s): cpu = 00:01:54 ; elapsed = 00:00:58 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4005 ; free virtual = 32256
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bf16afb6

Time (s): cpu = 00:01:54 ; elapsed = 00:00:58 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4005 ; free virtual = 32256
Ending Placer Task | Checksum: 130ea5965

Time (s): cpu = 00:01:54 ; elapsed = 00:00:58 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 4004 ; free virtual = 32255
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:00 . Memory (MB): peak = 9953.441 ; gain = 0.000 ; free physical = 3991 ; free virtual = 32242
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a63cfd8c ConstDB: 0 ShapeSum: 8aad5bd9 RouteDB: 0
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b0d7df64 | NumContArr: 4eb06109 | Constraints: 68b7533c | Timing: 0
Phase 1 Build RT Design | Checksum: 1683f93a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4057 ; free virtual = 32308

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1683f93a9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4057 ; free virtual = 32308

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1683f93a9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4059 ; free virtual = 32310
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17f9a5d2e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4043 ; free virtual = 32294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=-0.790 | THS=-594.611|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2088b7f1c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4043 ; free virtual = 32294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 18fceb2ed

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4043 ; free virtual = 32294

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41704
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41498
  Number of Partially Routed Nets     = 206
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f577d4a1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4038 ; free virtual = 32289

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f577d4a1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4038 ; free virtual = 32289
Phase 3 Initial Routing | Checksum: 1a6b6c987

Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 4006 ; free virtual = 32257

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11806
 Number of Nodes with overlaps = 4153
 Number of Nodes with overlaps = 1940
 Number of Nodes with overlaps = 917
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.578 | TNS=-12.572| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2f0234652

Time (s): cpu = 00:03:34 ; elapsed = 00:02:05 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3991 ; free virtual = 32242

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2036
 Number of Nodes with overlaps = 888
 Number of Nodes with overlaps = 311
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f3c88d24

Time (s): cpu = 00:04:28 ; elapsed = 00:02:28 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3987 ; free virtual = 32238
Phase 4 Rip-up And Reroute | Checksum: 1f3c88d24

Time (s): cpu = 00:04:28 ; elapsed = 00:02:28 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3986 ; free virtual = 32237

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21dff56dc

Time (s): cpu = 00:04:33 ; elapsed = 00:02:30 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3989 ; free virtual = 32240
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c7f87fe2

Time (s): cpu = 00:04:33 ; elapsed = 00:02:30 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3988 ; free virtual = 32239

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c7f87fe2

Time (s): cpu = 00:04:33 ; elapsed = 00:02:30 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3988 ; free virtual = 32239
Phase 5 Delay and Skew Optimization | Checksum: 1c7f87fe2

Time (s): cpu = 00:04:33 ; elapsed = 00:02:30 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3987 ; free virtual = 32239

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 225389a31

Time (s): cpu = 00:04:38 ; elapsed = 00:02:33 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3988 ; free virtual = 32239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dd876a31

Time (s): cpu = 00:04:38 ; elapsed = 00:02:33 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3988 ; free virtual = 32239
Phase 6 Post Hold Fix | Checksum: 1dd876a31

Time (s): cpu = 00:04:38 ; elapsed = 00:02:33 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3988 ; free virtual = 32239

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.1527 %
  Global Horizontal Routing Utilization  = 14.3861 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26528b06a

Time (s): cpu = 00:04:39 ; elapsed = 00:02:33 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3989 ; free virtual = 32240

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26528b06a

Time (s): cpu = 00:04:39 ; elapsed = 00:02:34 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3989 ; free virtual = 32240

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d03a85af

Time (s): cpu = 00:04:42 ; elapsed = 00:02:37 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3984 ; free virtual = 32235

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2d03a85af

Time (s): cpu = 00:04:46 ; elapsed = 00:02:38 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3984 ; free virtual = 32236
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: fe523eba

Time (s): cpu = 00:04:52 ; elapsed = 00:02:41 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3980 ; free virtual = 32234

Time (s): cpu = 00:04:52 ; elapsed = 00:02:41 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3980 ; free virtual = 32234

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:00 ; elapsed = 00:02:43 . Memory (MB): peak = 10029.453 ; gain = 76.012 ; free physical = 3980 ; free virtual = 32234
update_design -cell boxlambda_soc_inst/vs0_inst -black_box
INFO: [Constraints 18-11778] Running 'update_design -black_box' on cell boxlambda_soc_inst/vs0_inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
write_checkpoint -force Checkpoint/static_route_design.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3898 ; free virtual = 32214
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3921 ; free virtual = 32204
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files ./Checkpoint/static_route_design.dcp
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
add_files ../../build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/vs0_inst} [get_files ../../build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/vs0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/vs0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp' for cell 'boxlambda_soc_inst/vs0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3947 ; free virtual = 32198
INFO: [Netlist 29-17] Analyzing 2354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
WARNING: [Vivado 12-627] No clocks matched 'clk_12_unbuf'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clock clk_12_unbuf]'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3961 ; free virtual = 32212
Restored from archive | CPU: 2.160000 secs | Memory: 47.990540 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3961 ; free virtual = 32212
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3964 ; free virtual = 32215
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

10 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3959 ; free virtual = 32210
design_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3960 ; free virtual = 32211

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23f4401c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3957 ; free virtual = 32209

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2b4276b5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3955 ; free virtual = 32206
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2742 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2141d95f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3954 ; free virtual = 32206
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Constant propagation, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23cd56760

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3956 ; free virtual = 32207
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 151258 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23cd56760

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3954 ; free virtual = 32205
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16dc34df2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3954 ; free virtual = 32205
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16dc34df2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3950 ; free virtual = 32202
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                           2742  |
|  Constant propagation         |              24  |              48  |                                             75  |
|  Sweep                        |               0  |               0  |                                         151258  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             83  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3950 ; free virtual = 32201
Ending Logic Optimization Task | Checksum: 235f772dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3956 ; free virtual = 32207

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 127 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 235f772dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3922 ; free virtual = 32174

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 235f772dc

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.52 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3922 ; free virtual = 32174

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3922 ; free virtual = 32174
Ending Netlist Obfuscation Task | Checksum: 235f772dc

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.52 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3921 ; free virtual = 32173
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3921 ; free virtual = 32173
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3918 ; free virtual = 32169
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 131defbbd

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3925 ; free virtual = 32176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3925 ; free virtual = 32176

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1725f4544

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3914 ; free virtual = 32165

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26af75303

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3913 ; free virtual = 32167

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26af75303

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3909 ; free virtual = 32163
Phase 1 Placer Initialization | Checksum: 26af75303

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3909 ; free virtual = 32161

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19b8a7696

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3927 ; free virtual = 32178

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a6ceaaa8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3929 ; free virtual = 32181

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a6ceaaa8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3930 ; free virtual = 32181

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 195890856

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3943 ; free virtual = 32195

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 75 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 0 LUT, combined 34 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3939 ; free virtual = 32191

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 12aff577b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3938 ; free virtual = 32189
Phase 2.4 Global Placement Core | Checksum: 1da2142ac

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3936 ; free virtual = 32188
Phase 2 Global Placement | Checksum: 1da2142ac

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3935 ; free virtual = 32186

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f450af8c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3932 ; free virtual = 32183

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ccc503bc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3927 ; free virtual = 32179

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19728e0d0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:33 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3927 ; free virtual = 32178

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19728e0d0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:33 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3926 ; free virtual = 32177

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d0289a28

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3925 ; free virtual = 32176

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18a01ec83

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3924 ; free virtual = 32176

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18a01ec83

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3924 ; free virtual = 32175
Phase 3 Detail Placement | Checksum: 18a01ec83

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3924 ; free virtual = 32175

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20607769e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.258 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 266360901

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3882 ; free virtual = 32133
INFO: [Place 46-33] Processed net boxlambda_soc_inst/vs0_inst/ram/nram/p_0_in[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/vs0_inst/ram/nram/mem_reg_4_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2771d0f3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3877 ; free virtual = 32128
Phase 4.1.1.1 BUFG Insertion | Checksum: 20607769e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:42 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3879 ; free virtual = 32130

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.258. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21ac73cca

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3878 ; free virtual = 32129

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3878 ; free virtual = 32129
Phase 4.1 Post Commit Optimization | Checksum: 21ac73cca

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3878 ; free virtual = 32129

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22bae4306

Time (s): cpu = 00:01:27 ; elapsed = 00:00:43 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3877 ; free virtual = 32128

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22bae4306

Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3877 ; free virtual = 32129
Phase 4.3 Placer Reporting | Checksum: 22bae4306

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3878 ; free virtual = 32129

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3878 ; free virtual = 32129

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3878 ; free virtual = 32129
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1db260fa1

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3878 ; free virtual = 32129
Ending Placer Task | Checksum: 133636af5

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 10029.453 ; gain = 0.000 ; free physical = 3866 ; free virtual = 32117
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 10033.176 ; gain = 3.723 ; free physical = 3844 ; free virtual = 32098
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cc5ca8e6 ConstDB: 0 ShapeSum: 561fbbd3 RouteDB: 10e7063c
Post Restoration Checksum: NetGraph: 618eeab1 | NumContArr: 7c32ef30 | Constraints: c523ab0a | Timing: 0
Phase 1 Build RT Design | Checksum: 1a2e584eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3836 ; free virtual = 32090

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a2e584eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3835 ; free virtual = 32089

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a2e584eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3835 ; free virtual = 32089
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 215b3a842

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3816 ; free virtual = 32070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=-0.202 | THS=-278.254|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 26eac99ed

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3818 ; free virtual = 32071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 24e9cc2c2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3818 ; free virtual = 32071

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3515
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3401
  Number of Partially Routed Nets     = 114
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24e9cc2c2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3810 ; free virtual = 32063

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24e9cc2c2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3809 ; free virtual = 32063
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 180f06f6f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3803 ; free virtual = 32055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12b61fbd2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3756 ; free virtual = 32011

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 175e58d7c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3767 ; free virtual = 32022
Phase 4 Rip-up And Reroute | Checksum: 175e58d7c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3767 ; free virtual = 32022

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 175e58d7c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3766 ; free virtual = 32021

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 175e58d7c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3766 ; free virtual = 32021
Phase 5 Delay and Skew Optimization | Checksum: 175e58d7c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3765 ; free virtual = 32020

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c41ba28c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3770 ; free virtual = 32025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20dcda198

Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3770 ; free virtual = 32025
Phase 6 Post Hold Fix | Checksum: 20dcda198

Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3770 ; free virtual = 32025

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.499064 %
  Global Horizontal Routing Utilization  = 0.489912 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20dcda198

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3769 ; free virtual = 32025

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20dcda198

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3769 ; free virtual = 32025

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1979eb28e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3773 ; free virtual = 32028

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1979eb28e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3776 ; free virtual = 32031
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 57a888e8

Time (s): cpu = 00:01:27 ; elapsed = 00:00:46 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3782 ; free virtual = 32037

Time (s): cpu = 00:01:27 ; elapsed = 00:00:46 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3782 ; free virtual = 32037

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:00:48 . Memory (MB): peak = 10192.211 ; gain = 107.020 ; free physical = 3782 ; free virtual = 32037
write_checkpoint -force ./Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3712 ; free virtual = 32034
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp
write_checkpoint -force -cell boxlambda_soc_inst/vs0_inst ./Checkpoint/vs0_j1b_route_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.57 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3757 ; free virtual = 32016
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/vs0_j1b_route_design.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/vs0_j1b_route_design.dcp
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files ./Checkpoint/static_route_design.dcp
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
add_files ../../build/arty-a7-100/gw/components/vs0_stub/project.runs/synth_1/vs0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_stub/project.runs/synth_1/vs0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/vs0_inst} [get_files ../../build/arty-a7-100/gw/components/vs0_stub/project.runs/synth_1/vs0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/vs0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/vs0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_stub/project.runs/synth_1/vs0.dcp' for cell 'boxlambda_soc_inst/vs0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3771 ; free virtual = 32026
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
WARNING: [Vivado 12-627] No clocks matched 'clk_12_unbuf'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clock clk_12_unbuf]'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3773 ; free virtual = 32028
Restored from archive | CPU: 2.150000 secs | Memory: 47.365166 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3773 ; free virtual = 32028
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3774 ; free virtual = 32029
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

10 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3752 ; free virtual = 32007
design_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3760 ; free virtual = 32015

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 215902cb6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3758 ; free virtual = 32013

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 215902cb6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3753 ; free virtual = 32008
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2774 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 215902cb6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3752 ; free virtual = 32007
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 215902cb6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3754 ; free virtual = 32009
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 151258 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 215902cb6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3750 ; free virtual = 32003
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 215902cb6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3749 ; free virtual = 32004
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 215902cb6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3749 ; free virtual = 32004
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                           2774  |
|  Constant propagation         |               0  |               0  |                                            107  |
|  Sweep                        |               0  |               0  |                                         151258  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            115  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3749 ; free virtual = 32004
Ending Logic Optimization Task | Checksum: 2f34dbf05

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3749 ; free virtual = 32004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 119 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2fc7f982c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3728 ; free virtual = 31983

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2fc7f982c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.53 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3729 ; free virtual = 31984

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3729 ; free virtual = 31984
Ending Netlist Obfuscation Task | Checksum: 2fc7f982c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3723 ; free virtual = 31978
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3723 ; free virtual = 31978
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3733 ; free virtual = 31988
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 186643e35

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3733 ; free virtual = 31988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3733 ; free virtual = 31988

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17ff0d132

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3744 ; free virtual = 32000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 281962688

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3744 ; free virtual = 32000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 281962688

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3744 ; free virtual = 31999
Phase 1 Placer Initialization | Checksum: 281962688

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3742 ; free virtual = 31997

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 213634ba2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3739 ; free virtual = 31995

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2aeb1b05d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3738 ; free virtual = 31994

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2aeb1b05d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3737 ; free virtual = 31993

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 29cb832a6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3736 ; free virtual = 31991

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3734 ; free virtual = 31989

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 29cb832a6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3731 ; free virtual = 31987
Phase 2.4 Global Placement Core | Checksum: 28b2903d8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3732 ; free virtual = 31987
Phase 2 Global Placement | Checksum: 28b2903d8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3732 ; free virtual = 31987

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 272045053

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3735 ; free virtual = 31990

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1da6d7188

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3733 ; free virtual = 31989

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cf23b709

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3733 ; free virtual = 31988

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cf23b709

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3732 ; free virtual = 31987

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1edb078bb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3730 ; free virtual = 31985

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1edb078bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3731 ; free virtual = 31987

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1edb078bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3731 ; free virtual = 31986
Phase 3 Detail Placement | Checksum: 1edb078bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3731 ; free virtual = 31986

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 217789c65

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.258 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 233236900

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3730 ; free virtual = 31985
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2bb5d9a2e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3730 ; free virtual = 31985
Phase 4.1.1.1 BUFG Insertion | Checksum: 217789c65

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3730 ; free virtual = 31985

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.258. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22c386639

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3729 ; free virtual = 31984

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3729 ; free virtual = 31984
Phase 4.1 Post Commit Optimization | Checksum: 22c386639

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3729 ; free virtual = 31984

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b4729767

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3728 ; free virtual = 31984

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2b4729767

Time (s): cpu = 00:01:11 ; elapsed = 00:00:38 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3728 ; free virtual = 31984
Phase 4.3 Placer Reporting | Checksum: 2b4729767

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3728 ; free virtual = 31983

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3728 ; free virtual = 31983

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3728 ; free virtual = 31983
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26205dda0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3726 ; free virtual = 31981
Ending Placer Task | Checksum: 17b0fb79e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:40 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3727 ; free virtual = 31982
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 10192.211 ; gain = 0.000 ; free physical = 3703 ; free virtual = 31959
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8c6a7458 ConstDB: 0 ShapeSum: 666b1218 RouteDB: 883a312e
Post Restoration Checksum: NetGraph: d283c485 | NumContArr: 4c987427 | Constraints: 9184b96b | Timing: 0
Phase 1 Build RT Design | Checksum: 1b0a0f217

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3736 ; free virtual = 31992

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b0a0f217

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3732 ; free virtual = 31987

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b0a0f217

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3731 ; free virtual = 31987
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2e1d25798

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3712 ; free virtual = 31974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=-0.202 | THS=-240.311|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2fde528f3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3716 ; free virtual = 31976
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 26022b274

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3717 ; free virtual = 31977

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 206
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 92
  Number of Partially Routed Nets     = 114
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26022b274

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3716 ; free virtual = 31976

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26022b274

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3716 ; free virtual = 31976
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: fd15ae5f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3714 ; free virtual = 31973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b670edcc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3715 ; free virtual = 31974
Phase 4 Rip-up And Reroute | Checksum: b670edcc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3715 ; free virtual = 31974

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 767faa15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3707 ; free virtual = 31967
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 767faa15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3708 ; free virtual = 31968

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 767faa15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3708 ; free virtual = 31967
Phase 5 Delay and Skew Optimization | Checksum: 767faa15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3706 ; free virtual = 31966

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 96c2cb3d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3707 ; free virtual = 31967
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 96c2cb3d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3708 ; free virtual = 31968
Phase 6 Post Hold Fix | Checksum: 96c2cb3d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3709 ; free virtual = 31968

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0104017 %
  Global Horizontal Routing Utilization  = 0.0135692 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 96c2cb3d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3709 ; free virtual = 31968

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 96c2cb3d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3709 ; free virtual = 31968

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d3373c3a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3707 ; free virtual = 31967

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d3373c3a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:39 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3704 ; free virtual = 31964
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 73afdcce

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3707 ; free virtual = 31966

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3707 ; free virtual = 31966

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 10236.934 ; gain = 44.723 ; free physical = 3706 ; free virtual = 31966
write_checkpoint -force ./Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3647 ; free virtual = 31968
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp
write_checkpoint -force -cell boxlambda_soc_inst/vs0_inst ./Checkpoint/vs0_stub_route_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3684 ; free virtual = 31945
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/vs0_stub_route_design.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/vs0_stub_route_design.dcp
close_project
pr_verify ./Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp ./Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp
Command: pr_verify ./Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp ./Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/epsilon/work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3702 ; free virtual = 31962
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3701 ; free virtual = 31961
Restored from archive | CPU: 2.250000 secs | Memory: 44.937241 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3701 ; free virtual = 31961
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3701 ; free virtual = 31961
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10236.934 ; gain = 0.000 ; free physical = 3701 ; free virtual = 31961
INFO: [Netlist 29-17] Analyzing 2354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10256.371 ; gain = 0.000 ; free physical = 3631 ; free virtual = 31891
Restored from archive | CPU: 2.300000 secs | Memory: 52.714027 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10256.371 ; gain = 0.000 ; free physical = 3631 ; free virtual = 31891
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10256.371 ; gain = 0.000 ; free physical = 3631 ; free virtual = 31891
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 207
  Number of static tiles compared           = 1632
  Number of static sites compared           = 7565
  Number of static cells compared           = 45325
  Number of static routed nodes compared    = 676607
  Number of static routed pips compared     = 634586

DCP2: ./Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 207
  Number of static tiles compared           = 1632
  Number of static sites compared           = 7565
  Number of static cells compared           = 45325
  Number of static routed nodes compared    = 676607
  Number of static routed pips compared     = 634586
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp and ./Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp are compatible
pr_verify: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 10394.371 ; gain = 157.438 ; free physical = 3464 ; free virtual = 31724
open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp
Command: open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_vs0_j1b.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10394.371 ; gain = 0.000 ; free physical = 3459 ; free virtual = 31719
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10394.371 ; gain = 0.000 ; free physical = 3475 ; free virtual = 31735
INFO: [Netlist 29-17] Analyzing 2354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10394.371 ; gain = 0.000 ; free physical = 3491 ; free virtual = 31750
Restored from archive | CPU: 2.270000 secs | Memory: 52.268814 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10394.371 ; gain = 0.000 ; free physical = 3491 ; free virtual = 31750
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10394.371 ; gain = 0.000 ; free physical = 3491 ; free virtual = 31750
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 10394.371 ; gain = 0.000 ; free physical = 3450 ; free virtual = 31709
checkpoint_boxlambda_top_route_design_w_vs0_j1b
write_bitstream -force -bin_file ./Bitstreams/Config_vs0_j1b
Command: write_bitstream -force -bin_file ./Bitstreams/Config_vs0_j1b
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0 output boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed output boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg multiplier stage boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed multiplier stage boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A3)+(A4*(~A3)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A3)+(A4*(~A3)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_vs0_inst" Reconfigurable Module "boxlambda_soc_inst/vs0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_vs0_j1b.bit...
Writing bitstream ./Bitstreams/Config_vs0_j1b.bin...
Process Partition "pblock_vs0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_vs0_inst" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 4742240 bits.
Writing bitstream ./Bitstreams/Config_vs0_j1b_pblock_vs0_inst_partial.bit...
Writing bitstream ./Bitstreams/Config_vs0_j1b_pblock_vs0_inst_partial.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 10469.965 ; gain = 75.594 ; free physical = 3310 ; free virtual = 31566
./Bitstreams/Config_vs0_j1b
close_project
open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp
Command: open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_vs0_stub.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10469.965 ; gain = 0.000 ; free physical = 3291 ; free virtual = 31547
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 10469.965 ; gain = 0.000 ; free physical = 3298 ; free virtual = 31554
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10469.965 ; gain = 0.000 ; free physical = 3322 ; free virtual = 31578
Restored from archive | CPU: 2.080000 secs | Memory: 48.369324 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10469.965 ; gain = 0.000 ; free physical = 3322 ; free virtual = 31578
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10469.965 ; gain = 0.000 ; free physical = 3323 ; free virtual = 31579
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 10505.965 ; gain = 36.000 ; free physical = 3289 ; free virtual = 31545
checkpoint_boxlambda_top_route_design_w_vs0_stub
write_bitstream -force -bin_file ./Bitstreams/Config_vs0_stub
Command: write_bitstream -force -bin_file ./Bitstreams/Config_vs0_stub
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0 output boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed output boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg multiplier stage boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed multiplier stage boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A3)+(A4*(~A3)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A3)+(A4*(~A3)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_vs0_inst" Reconfigurable Module "boxlambda_soc_inst/vs0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_vs0_stub.bit...
Writing bitstream ./Bitstreams/Config_vs0_stub.bin...
Process Partition "pblock_vs0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_vs0_inst" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 4742240 bits.
Writing bitstream ./Bitstreams/Config_vs0_stub_pblock_vs0_inst_partial.bit...
Writing bitstream ./Bitstreams/Config_vs0_stub_pblock_vs0_inst_partial.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 10631.023 ; gain = 125.059 ; free physical = 3313 ; free virtual = 31573
./Bitstreams/Config_vs0_stub
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/epsilon/work/Xilinx/Vivado/2023.1/data/ip'.
Project
source [get_property REPOSITORY [get_ipdefs *dfx_controller:1.0]]/xilinx/dfx_controller_v1_0/tcl/api.tcl
dfx_controller_v1_0::format_bin_for_icap -bs 1 -i ./Bitstreams/Config_vs0_j1b_pblock_vs0_inst_partial.bin
dfx_controller_v1_0::format_bin_for_icap -bs 1 -i ./Bitstreams/Config_vs0_stub_pblock_vs0_inst_partial.bin
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 19:49:52 2024...
