<div align="center">
  
# ğŸ‘‹ Hi there, I'm Saurav Kumar (aka Melancholy-Byte)

`Building systems where algorithms meet silicon`

[![Typing SVG](https://readme-typing-svg.demolab.com?font=JetBrains+Mono&weight=600&size=22&pause=2000&color=37B3FF&center=true&vCenter=true&width=600&lines=Digital+Design+%7C+FPGA+%7C+Hardware+Accelerators;IIT+Engineer+crafting+high-speed+compute;Open-source+advocate+%26+collaboration+nerd)](https://git.io/typing-svg)

<p>
  <a href="mailto:saurav@example.com"><img alt="Email" src="https://img.shields.io/badge/Email-saurav%40example.com-red?style=flat-square&logo=gmail"></a>
  <a href="https://www.linkedin.com/in/saurav-kumar"><img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-Connect-blue?style=flat-square&logo=linkedin"></a>
  <a href="https://melancholy-byte.github.io"><img alt="Portfolio" src="https://img.shields.io/badge/Portfolio-Live-181717?style=flat-square"></a>
  <a href="https://twitter.com/MelancholyByte"><img alt="Twitter" src="https://img.shields.io/badge/Twitter-@MelancholyByte-1DA1F2?style=flat-square&logo=twitter"></a>
</p>

<p>
  <img src="https://komarev.com/ghpvc/?username=Melancholy-Byte&style=flat-square&color=brightgreen" alt="Profile views" />
</p>

</div>

---

## ğŸ‘¨â€ğŸ’» About Me

* ğŸ“ **IIT-trained hardware engineer** focused on FPGA-accelerated math cores and embedded systems
* ğŸ”¬ **Innovator** in **Digital Design**, **FPGA**, and **Hardware Accelerators**
* ğŸ›¡ï¸ **Defense Tech Collaborator**: Projects with defense applications (LWS, Aerial Vehicle Protection)
* ğŸ† **Research Highlights**: IEEE ESL paper (Aug 2025) Â· Multi-width verification harness Â· FPGA implementations
* ğŸ“¬ **Email**: saurav@example.com
* ğŸŒ **Portfolio**: [melancholy-byte.github.io](https://melancholy-byte.github.io)

---

## ğŸ“˜ Relevant Coursework

| **ğŸ’¡ Core:**            | Data Structures & Algorithms, Control Systems, Signal Processing, Digital Communication |
| ----------------------- | --------------------------------------------------------------------------------------- |
| **ğŸ¤– Specialization:**  | VLSI, Embedded Systems, FPGA Design, Robotics & Automation, Digital Signal Processing   |
| **ğŸ“¡ Domain-Specific:** | Hardware Description Languages, Verification Methodologies, Hardware-Software Co-design |

---

## ğŸ§° Tech Stack

### ğŸ–¥ï¸ Programming Languages

![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-FF0000?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FF0000?style=for-the-badge&logo=systemverilog&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-FF0000?style=for-the-badge&logo=vhdl&logoColor=white)

### ğŸ§  AI/ML & Data

![NumPy](https://img.shields.io/badge/NumPy-013243?style=for-the-badge&logo=numpy&logoColor=white)
![Pandas](https://img.shields.io/badge/Pandas-150458?style=for-the-badge&logo=pandas&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=matlab&logoColor=white)

### ğŸ”Œ Embedded & IoT

![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)
![PlatformIO](https://img.shields.io/badge/PlatformIO-FF9900?style=for-the-badge&logo=platformio&logoColor=white)
![ESP32](https://img.shields.io/badge/ESP32-E7352C?style=for-the-badge&logo=espressif&logoColor=white)

### ğŸ”§ Tools & Simulation

![Vivado](https://img.shields.io/badge/Vivado-FF6F00?style=for-the-badge&logo=xilinx&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![Verilator](https://img.shields.io/badge/Verilator-FF0000?style=for-the-badge)
![Icarus](https://img.shields.io/badge/Icarus_Verilog-FF0000?style=for-the-badge)

---

## ğŸš€ Highlighted Projects

| [![HRKM-FPGA](https://img.shields.io/badge/HRKM--FPGA-FF6F00?style=for-the-badge&logo=xilinx&logoColor=white)](https://github.com/Melancholy-Byte/HRKM-FPGA) **HRKM-FPGA** Hybrid Recursive Karatsuba Multiplier \| FPGA Implementation | [![AutonomousEV](https://img.shields.io/badge/AutonomousEV-3776AB?style=for-the-badge&logo=python&logoColor=white)](https://github.com/Melancholy-Byte/AutonomousEV) **AutonomousEV** Lane Detection \| Steering Control \| Embedded Systems |
| ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| [![DSP](https://img.shields.io/badge/DSP-3776AB?style=for-the-badge&logo=python&logoColor=white)](https://github.com/Melancholy-Byte/DSP) **DSP** Digital Signal Processing \| Real-time Analysis | [![Robotics](https://img.shields.io/badge/Robotics-FF6F00?style=for-the-badge&logo=robot&logoColor=white)](https://github.com/Melancholy-Byte/Robotics-and-Autonomous-Systems) **Robotics** Autonomous Systems \| Control Theory |
| [![LWS](https://img.shields.io/badge/LWS-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)](https://github.com/Melancholy-Byte/LWS) **Laser Warning System** Defense Tech \| Threat Detection | [![Verilog](https://img.shields.io/badge/Verilog-FF0000?style=for-the-badge&logo=verilog&logoColor=white)](https://github.com/Melancholy-Byte/Verilog) **Verilog Modules** FIFO \| Protocols \| FPGA |

---

## ğŸ“ˆ GitHub Analytics

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Melancholy-Byte&show_icons=true&theme=radical&hide_border=true&bg_color=0D1117" alt="GitHub stats" />
  <img src="https://streak-stats.demolab.com?user=Melancholy-Byte&theme=radical&hide_border=true&bg_color=0D1117" alt="GitHub streak" />
</div>

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Melancholy-Byte&layout=compact&theme=radical&hide_border=true&bg_color=0D1117" alt="Top languages" />
</div>

---

## ğŸ† Achievements

- ğŸ“„ **IEEE Embedded Systems Letters** - Paper on Hybrid Recursive Karatsuba Multiplications (Aug 2025)
- ğŸ”¬ **Research Contributions** - Multi-width verification harness, deterministic test vectors
- ğŸ¤ **Collaborative Projects** - Defense tech, robotics, and autonomous systems
- ğŸ› ï¸ **Open Source** - FPGA implementations and hardware modules

---

## ğŸ¤ Let's Connect

<div align="center">

[![Email](https://img.shields.io/badge/Email-saurav%40example.com-red?style=for-the-badge&logo=gmail)](mailto:saurav@example.com)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-saurav--kumar-blue?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/saurav-kumar)
[![Portfolio](https://img.shields.io/badge/Portfolio-Live-181717?style=for-the-badge)](https://melancholy-byte.github.io)
[![Twitter](https://img.shields.io/badge/Twitter-@MelancholyByte-1DA1F2?style=for-the-badge&logo=twitter)](https://twitter.com/MelancholyByte)

</div>

---

<div align="center">

_"Engineering real-world solutions at the edge of hardware and intelligence."_

</div>
