// Seed: 793714427
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9
);
  wire id_11;
  wire id_12;
  wire id_13, id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output supply0 id_12,
    output wor id_13,
    input wor id_14,
    input supply0 id_15
);
  wire id_17;
  module_0(
      id_3, id_8, id_3, id_5, id_4, id_5, id_8, id_1, id_2, id_7
  );
endmodule
