{"sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"bit","kind":"identifier"}],"platforms":["Linux"]}]}],"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType"]]},"metadata":{"modules":[{"name":"VHDLParsing"}],"symbolKind":"case","role":"symbol","roleHeading":"Case","externalID":"s:11VHDLParsing10SignalTypeO3bityA2CmF","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"bit","kind":"identifier"}],"title":"SignalType.bit"},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType\/bit","interfaceLanguage":"swift"},"schemaVersion":{"patch":0,"minor":3,"major":0},"abstract":[{"text":"A bit type.","type":"text"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/signaltype\/bit"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType/bit":{"url":"\/documentation\/vhdlparsing\/signaltype\/bit","fragments":[{"kind":"keyword","text":"case"},{"text":" ","kind":"text"},{"text":"bit","kind":"identifier"}],"type":"topic","title":"SignalType.bit","kind":"symbol","abstract":[{"text":"A bit type.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType\/bit","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}