Classic Timing Analyzer report for LW3
Wed Dec 21 00:13:05 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.818 ns    ; B[1] ; OE ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 9.818 ns        ; B[1] ; OE ;
; N/A   ; None              ; 9.607 ns        ; A[3] ; OE ;
; N/A   ; None              ; 9.592 ns        ; B[2] ; OE ;
; N/A   ; None              ; 9.306 ns        ; B[1] ; OC ;
; N/A   ; None              ; 9.270 ns        ; B[5] ; OE ;
; N/A   ; None              ; 9.177 ns        ; A[2] ; OE ;
; N/A   ; None              ; 9.132 ns        ; B[5] ; OC ;
; N/A   ; None              ; 9.117 ns        ; A[3] ; OC ;
; N/A   ; None              ; 9.077 ns        ; B[0] ; OE ;
; N/A   ; None              ; 9.066 ns        ; B[2] ; OC ;
; N/A   ; None              ; 9.062 ns        ; A[0] ; OE ;
; N/A   ; None              ; 9.059 ns        ; B[6] ; OE ;
; N/A   ; None              ; 9.054 ns        ; A[7] ; OE ;
; N/A   ; None              ; 9.025 ns        ; A[7] ; OC ;
; N/A   ; None              ; 9.002 ns        ; B[3] ; OE ;
; N/A   ; None              ; 8.990 ns        ; B[6] ; OC ;
; N/A   ; None              ; 8.934 ns        ; A[1] ; OE ;
; N/A   ; None              ; 8.660 ns        ; A[4] ; OE ;
; N/A   ; None              ; 8.643 ns        ; A[2] ; OC ;
; N/A   ; None              ; 8.565 ns        ; B[0] ; OC ;
; N/A   ; None              ; 8.550 ns        ; A[0] ; OC ;
; N/A   ; None              ; 8.542 ns        ; A[4] ; OC ;
; N/A   ; None              ; 8.506 ns        ; B[3] ; OC ;
; N/A   ; None              ; 8.493 ns        ; B[4] ; OE ;
; N/A   ; None              ; 8.422 ns        ; A[1] ; OC ;
; N/A   ; None              ; 8.375 ns        ; B[4] ; OC ;
; N/A   ; None              ; 8.373 ns        ; B[7] ; OE ;
; N/A   ; None              ; 8.344 ns        ; B[7] ; OC ;
; N/A   ; None              ; 8.292 ns        ; A[5] ; OE ;
; N/A   ; None              ; 8.160 ns        ; A[5] ; OC ;
; N/A   ; None              ; 8.126 ns        ; A[6] ; OE ;
; N/A   ; None              ; 8.039 ns        ; A[6] ; OC ;
; N/A   ; None              ; 7.330 ns        ; clk  ; OC ;
; N/A   ; None              ; 7.318 ns        ; clk  ; OE ;
; N/A   ; None              ; 6.856 ns        ; clk  ; OD ;
; N/A   ; None              ; 6.695 ns        ; clk  ; OG ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Dec 21 00:13:05 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LW3 -c LW3 --timing_analysis_only
Info: Longest tpd from source pin "B[1]" to destination pin "OE" is 9.818 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W14; Fanout = 3; PIN Node = 'B[1]'
    Info: 2: + IC(4.625 ns) + CELL(0.545 ns) = 5.997 ns; Loc. = LCCOMB_X22_Y1_N2; Fanout = 2; COMB Node = 'op_1~6'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.032 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 2; COMB Node = 'op_1~10'
    Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 6.157 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 1; COMB Node = 'op_1~13'
    Info: 5: + IC(0.322 ns) + CELL(0.366 ns) = 6.845 ns; Loc. = LCCOMB_X22_Y1_N16; Fanout = 1; COMB Node = '_~0'
    Info: 6: + IC(0.236 ns) + CELL(0.272 ns) = 7.353 ns; Loc. = LCCOMB_X22_Y1_N20; Fanout = 1; COMB Node = 'OE~1'
    Info: 7: + IC(0.477 ns) + CELL(1.988 ns) = 9.818 ns; Loc. = PIN_Y10; Fanout = 0; PIN Node = 'OE'
    Info: Total cell delay = 4.158 ns ( 42.35 % )
    Info: Total interconnect delay = 5.660 ns ( 57.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Wed Dec 21 00:13:05 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


