- name: MSRC001_0200
  long_name: "Performance Event"
  purpose: |
        "
        MSRC001_020[0...A] [Performance Event Select [5:0]] (Core::X86::Msr::PERF_CTL)

        See 2.1.11 [Performance Monitor Counters]. Core::X86::Msr::PERF_LEGACY_CTL is an alias of
        MSRC001_020[6,4,2,0].

        MSRC001_020[1...B] [Performance Event Counter [5:0]] (Core::X86::Msr::PERF_CTR)

        See Core::X86::Msr::PERF_CTL. Core::X86::Msr::PERF_LEGACY_CTR is an alias of MSRC001_020[7,5,3,1]. Also 
        can be read via x86 instructions RDPMC ECX=[05:00].
        "
  size: 64
  arch: amd64
  is_indexed: True

  access_mechanisms:
      - name: rdmsr
        is_read: True
        address: 0xC0010200

      - name: wrmsr
        is_write: True
        address: 0xC0010200

 fieldsets:
      - name: select
        condition: "Fieldset valid for performance event select registers"
        size: 64

        fields:
            - name: EventSelect
              long_name: "event select"
              lsb: 0
              msb: 7
              readable: True 
              writable: True

            - name: UnitMask
              long_name: "event qualification"
              lsb: 8
              msb: 15
              readable: True 
              writable: True

            - name: OsUserMode
              long_name: "OS and user mode"
              lsb: 16
              msb: 17
              readable: True 
              writable: True

            - name: Edge
              long_name: "edge detect"
              lsb: 18
              msb: 18
              readable: True 
              writable: True

            - name: Int
              long_name: "enable APIC interrupt"
              lsb: 20
              msb: 20
              readable: True 
              writable: True

            - name: En
              long_name: "enable performance counter"
              lsb: 22
              msb: 22
              readable: True 
              writable: True

            - name: Inv
              long_name: "invert counter mask"
              lsb: 23
              msb: 23
              readable: True 
              writable: True

            - name: CntMask
              long_name: "counter mask"
              lsb: 24
              msb: 31
              readable: True 
              writable: True

            - name: EventSelect
              long_name: "performance event select"
              lsb: 32
              msb: 35
              readable: True 
              writable: True

            - name: HostGuestOnly
              long_name: "count only host/guest events"
              lsb: 40
              msb: 41
              readable: True 
              writable: True

      - name: counter
        condition: "Fieldset valid for performance event counter registers"
        size: 64

        fields:
            - name: CTR
              long_name: "performance counter value"
              lsb: 0
              msb: 47
              readable: True 
              writable: True
              