<p>As shown in 
  <span data-type="figure" id="idf9e26462-eadf-6748-cc1c-811a8d4f0ba3" data-value="6acc7800-fc92-e8af-7380-dee329644ef4" data-role="tag">Figure 5</span>, a 
  <span data-type="drawingObject" id="id54a4e3a9-18e2-25f4-98bf-b5ed6c48b8b1" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> may include a visual display device 124, a 
  <span data-type="term" id="id2f745dfe-4d22-b853-e108-75815b168e76" data-value="3bd6aa3d-afba-7265-cbbd-3df73229741d" data-role="tag">keyboard</span> 512 and/or a 
  <span data-type="term" id="id86f94b1b-c385-fe1d-fa25-a949d6445b4d" data-value="ea4100da-0e94-891b-8ee6-c95df09a13c4" data-role="tag">pointing device</span> 514, such as a mouse. Each 
  <span data-type="drawingObject" id="id82f7f37e-6c0e-8f61-81f3-9f94d6e9f803" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> may also include additional optional elements, such as one or more input/output devices 612 and 610 (generally referred to using reference numeral 130), and a 
  <span data-type="drawingObject" id="ide91803c1-2f2d-9439-5b32-5a55dc358b9b" data-value="baff0ffa-6e46-daa7-4f08-f38b405bf66d" data-role="tag">cache memory 602</span> in communication with the 
  <span data-type="term" id="id51945f18-e220-84af-a274-18d3a47bd0fa" data-value="98bb3d28-fb28-a837-e636-a5ce89db862e" data-role="tag">central processing unit</span> 516.&nbsp;
</p>
<p>&nbsp;</p>
<p>The 
  <span data-type="term" id="iddb88bb8b-10a6-9757-1faf-ab8f927c9502" data-value="98bb3d28-fb28-a837-e636-a5ce89db862e" data-role="tag">central processing unit</span> 516 is any logic circuitry that responds to and processes instructions fetched from the 
  <span data-type="term" id="ide9b826f8-eb76-a65b-0f73-49f797f328b5" data-value="572e329f-fdb0-397e-e77c-5b4ef4c3f198" data-role="tag">main memory unit</span> 518. In many embodiments, the 
  <span data-type="term" id="id479ea970-694f-3f6d-26b8-614defe675f1" data-value="98bb3d28-fb28-a837-e636-a5ce89db862e" data-role="tag">central processing unit</span> is provided by a 
  <span data-type="term" id="id36835799-d080-938a-96b4-6bc614e8a64d" data-value="eff19262-9169-e324-09e8-451fa8f62867" data-role="tag">microprocessor</span> unit, such as: those manufactured by Intel Corporation of Mountain View, Calif.; those manufactured by Motorola Corporation of Schaumburg, Ill.; those manufactured by Transmeta Corporation of Santa Clara, Calif.; the RS/6000 processor, those manufactured by International Business Machines of White Plains, N.Y.; or those manufactured by Advanced Micro Devices of Sunnyvale, Calif. The 
  <span data-type="drawingObject" id="ide34a10ce-7161-9fbc-201b-822b1c4d31fc" data-value="1158b0c7-ec5f-7959-ebab-abb11fc4111e" data-role="tag">computing device 500</span> may be based on any of these 
  <span data-type="term" id="idacc7f4db-1239-c9ec-25f9-62ab34285ff9" data-value="8c494f48-9c46-0e9d-66bf-82ee62b5ecba" data-role="tag">processors</span>, or any other processor capable of operating as described herein.&nbsp;
</p>
<p>&nbsp;</p>
<p>
  <span data-type="term" id="id8a0b3026-088b-4fbb-33cb-5cdf888ff89a" data-value="572e329f-fdb0-397e-e77c-5b4ef4c3f198" data-role="tag">Main memory unit</span> 518 may be one or more memory chips capable of storing data and allowing any storage location to be directly accessed by the 
  <span data-type="term" id="id340512fc-c4dc-2d69-00dd-e6b42ac03162" data-value="98bb3d28-fb28-a837-e636-a5ce89db862e" data-role="tag">central processing unit</span> 516, such as Static random 
  <span data-type="term" id="id899eba0f-4f79-3a9a-f223-62f2e30b87a2" data-value="84455a9b-a945-e9ac-ea42-c2f3e26ca480" data-role="tag">access</span> memory (SRAM), Burst SRAM or SynchBurst SRAM (BSRAM), Dynamic random 
  <span data-type="term" id="id771761d5-c119-ed92-b565-33ea43529227" data-value="84455a9b-a945-e9ac-ea42-c2f3e26ca480" data-role="tag">access</span> memory (DRAM), Fast Page Mode DRAM (FPM DRAM), Enhanced DRAM (EDRAM), Extended Data Output RAM (EDO RAM), Extended Data Output DRAM (EDO DRAM), Burst Extended Data Output DRAM (BEDO DRAM), Enhanced DRAM (EDRAM), synchronous DRAM (SDRAM), JEDEC SRAM, PC100 SDRAM, Double Data Rate SDRAM (DDR SDRAM), Enhanced SDRAM (ESDRAM), SyncLink DRAM (SLDRAM), Direct Rambus DRAM (DRDRAM), or Ferroelectric RAM (FRAM). The main memory 518 may be based on any of the above described memory chips, or any other available memory chips capable of operating as described herein. In the 
  <span data-type="term" id="id9430733f-188a-fe08-1592-1af58d4fe451" data-value="99d32ccf-01ed-c294-e8bc-2c06124c55ef" data-role="tag">embodiment</span> shown in 
  <span data-type="figure" id="id47ee6447-f3c7-e845-8335-d72b74edfc2d" data-value="6acc7800-fc92-e8af-7380-dee329644ef4" data-role="tag">Figure 5</span>, the 
  <span data-type="term" id="id36203872-e146-0ed0-9235-ee70d00adc98" data-value="98bb3d28-fb28-a837-e636-a5ce89db862e" data-role="tag">central processing unit</span> 516 communicates with main memory 518 via a 
  <span data-type="drawingObject" id="id297f695e-dffb-4bfa-278e-9d7839e6bc0a" data-value="42c7ef77-8bb5-9d86-3fcb-9ee062f9c73b" data-role="tag">system bus 502</span> (described in more detail below).
</p>