INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/project_5_2/project_5_2.sim/sim_1/synth/timing/BMEM_GCD_SPI_Wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD7
INFO: [VRFC 10-311] analyzing module BMEM_GCD_SPI_Wrapper
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_dist_mem_gen_v8_0_11
INFO: [VRFC 10-311] analyzing module mem_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-311] analyzing module mem_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sim_1/imports/project_5/BMEM_GCD_SPI_Wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BMEM_GCD_SPI_Wrapper_tb
