From cc98855a0b19717125c1d5528d03466e583feedb Mon Sep 17 00:00:00 2001
From: Diana Craciun <Diana.Craciun@freescale.com>
Date: Tue, 28 Apr 2015 11:04:25 +0300
Subject: [PATCH 024/214] Increased the GICV register size

In case of 64K page size the GICV register area is covered by
two 64K pages. In case of 64K pages, the GICV regsiters are
aliased at the end of the first 64K page such that the
GICV_DIR register is in a different page in order to be
trapped independently.

Signed-off-by: Diana Craciun <Diana.Craciun@freescale.com>
Change-Id: I74d3d6afbb1c24512aeb88ed2294c7d6cea0a39f
Reviewed-on: http://git.am.freescale.net:8181/35710
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Stuart Yoder <stuart.yoder@freescale.com>
[Original patch extracted from FSL LS2085 SDK EAR5.0,
Layerscape2-SDK-SOURCE-20150828-yocto.iso]
Signed-off-by: Jiang Lu <lu.jiang@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
index 4b8bf23..6b750a1 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
@@ -83,7 +83,7 @@
 		      <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */
 		      <0x0 0x0c0c0000 0 0x2000>, /* GICC */
 		      <0x0 0x0c0d0000 0 0x1000>, /* GICH */
-		      <0x0 0x0c0e0000 0 0x2000>; /* GICV */
+		      <0x0 0x0c0e0000 0 0x20000>; /* GICV */
 		#interrupt-cells = <3>;
 		#address-cells = <2>;
 		#size-cells = <2>;
-- 
2.5.3

