Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Nov 11 13:50:00 2024


Cell Usage:
GTP_APM_E1                    8 uses
GTP_DFF                    1468 uses
GTP_DFF_C                   279 uses
GTP_DFF_CE                   90 uses
GTP_DFF_E                   636 uses
GTP_DFF_P                     6 uses
GTP_DFF_PE                    2 uses
GTP_DFF_R                   298 uses
GTP_DFF_RE                  514 uses
GTP_DFF_S                    15 uses
GTP_DFF_SE                   53 uses
GTP_DLATCH                   40 uses
GTP_DRM18K                   23 uses
GTP_DRM9K                     9 uses
GTP_GRS                       1 use
GTP_INV                     147 uses
GTP_LUT1                     71 uses
GTP_LUT2                    382 uses
GTP_LUT3                    726 uses
GTP_LUT4                    597 uses
GTP_LUT5                   1073 uses
GTP_LUT5CARRY              1681 uses
GTP_LUT5M                   610 uses
GTP_MUX2LUT6                 77 uses
GTP_MUX2LUT7                 16 uses
GTP_MUX2LUT8                  8 uses
GTP_PLL_E3                    5 uses
GTP_RAM16X1DP                90 uses
GTP_RAM32X1DP               320 uses

I/O ports: 68
GTP_INBUF                  17 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                 49 uses
GTP_OUTBUFT                 1 use

Mapping Summary:
Total LUTs: 5550 of 42800 (12.97%)
	LUTs as dram: 410 of 17000 (2.41%)
	LUTs as logic: 5140
Total Registers: 3361 of 64200 (5.24%)
Total Latches: 40

DRM18K:
Total DRM18K = 27.5 of 134 (20.52%)

APMs:
Total APMs = 8.00 of 84 (9.52%)

Total I/O ports = 68 of 296 (22.97%)


Overview of Control Sets:

Number of unique control sets : 330

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 26       | 25                1
  [2, 4)      | 224      | 217               7
  [4, 6)      | 15       | 15                0
  [6, 8)      | 12       | 12                0
  [8, 10)     | 14       | 7                 7
  [10, 12)    | 3        | 2                 1
  [12, 14)    | 7        | 3                 4
  [14, 16)    | 2        | 0                 2
  [16, Inf)   | 27       | 23                4
--------------------------------------------------------------
  The maximum fanout: 1037
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1468
  NO              NO                YES                285
  NO              YES               NO                 313
  YES             NO                NO                 636
  YES             NO                YES                92
  YES             YES               NO                 567
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              40
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file ad_da_hdmi_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                | LUT      | FF       | Distributed RAM     | APM     | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad_da_hdmi_top                                  | 5590     | 3361     | 410                 | 8       | 27.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 68     | 0           | 0           | 0            | 0        | 1681          | 77           | 16           | 8            | 0       | 0        | 5       | 0        | 0          | 0             | 1         | 0        | 0        
| + a_sawtooth_wave                               | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_rom_sawtooth_wave                | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_rom_sawtooth_wave            | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + a_sin_wave                                    | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rom                                       | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_sin_wave                   | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_sin_wave               | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + grid_display_1                                | 70       | 45       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                            | 26       | 30       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_color                                    | 364      | 234      | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 14           | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms72xx_ctl                                  | 283      | 198      | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_rx                                | 71       | 43       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx                                | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7200_ctl                                | 42       | 29       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7210_ctl                                | 89       | 62       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + pattern_vg_1080p                            | 0        | 3        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_vg_1080p                               | 72       | 27       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll                                       | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_2_adda                                  | 32       | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_3_wave                                  | 32       | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_4_frq                                   | 32       | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_6_ad_clk                                | 32       | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_7_hor                                   | 32       | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_fft_start                               | 32       | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_rst                                     | 32       | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_picosoc                                     | 2991     | 1518     | 64                  | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 748           | 26           | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cpu                                         | 2699     | 1148     | 64                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 632           | 26           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + cpuregs                                   | 79       | 0        | 64                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + genblk1.pcpi_mul                          | 386      | 255      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 101           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + genblk2.pcpi_div                          | 380      | 200      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 120           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gpio                                        | 32       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + simpleuart                                  | 151      | 131      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 110           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_pico                                  | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                         | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_adda                                    | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_fft_256                                 | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom_squ                                     | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_rom_square_wave                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_rom_square_wave              | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom_tri                                     | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_rom_triangular_wave              | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_rom_triangular_wave          | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + wav_display_1                                 | 1884     | 1367     | 346                 | 8       | 7.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 681           | 35           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                            | 26       | 38       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fft_256                                   | 1226     | 1200     | 90                  | 8       | 6.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 503           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_frame_chk                           | 93       | 81       | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 74            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + check_data_en.u_ifft_exp_rom            | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_frame_gen                           | 27       | 23       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_wrapper                             | 1082     | 1077     | 90                  | 8       | 5        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 410           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_output_ctrl                           | 2        | 1        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_radix2_burst.u_burst_input_ctrl     | 23       | 19       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_radix2_burst.u_radix2_burst_core    | 1057     | 1057     | 90                  | 8       | 5        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 402           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + r2_dit_bf                             | 501      | 544      | 52                  | 8       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 341           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                     | 28       | 25       | 25                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 28       | 25       | 25                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 28       | 25       | 25                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 25       | 25       | 25                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2_dit_mult_by_twiddle            | 291      | 286      | 2                   | 8       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 189           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_comp_mult                       | 80       | 0        | 0                   | 8       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + t16.u_comp_mult_t16             | 80       | 0        | 0                   | 8       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_4mult_0                     | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_4mult_1                     | 40       | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_4mult_2                     | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_4mult_3                     | 40       | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_fft_comp_round                  | 136      | 234      | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_round                      | 67       | 117      | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_din_sign_sreg| 3        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + latency_larger_than_2.u_distram_sreg| 3        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_shiftregister| 3        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_sdpram    | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_rouning_adder| 39       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + no_use_apm.u_lut_addsub     | 39       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_round                      | 69       | 117      | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_din_sign_sreg| 5        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + latency_larger_than_2.u_distram_sreg| 5        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_shiftregister| 5        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_sdpram    | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_rouning_adder| 39       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + no_use_apm.u_lut_addsub     | 39       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_twiddle_gen                     | 64       | 45       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_input_sreg                 | 0        | 14       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_sin_rom                       | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_drm.u_sin_drm_rom         | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                      | 152      | 204      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                      | 76       | 102      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_two_addsub.u_im_add         | 38       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub       | 38       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_two_addsub.u_re_add         | 38       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub       | 38       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                 | 76       | 102      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_two_addsub.u_im_add         | 38       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub       | 38       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_two_addsub.u_re_add         | 38       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub       | 38       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                     | 30       | 29       | 25                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 30       | 29       | 25                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 30       | 29       | 25                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 25       | 25       | 25                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + r2_dit_ctrl                           | 189      | 162      | 38                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 61            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + bfcnt_last_sreg                     | 5        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 5        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 5        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_bfcnt_sreg                        | 8        | 8        | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 8        | 8        | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 8        | 8        | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 8        | 8        | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_output_p4_sreg                    | 10       | 10       | 10                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 10       | 10       | 10                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 10       | 10       | 10                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 10       | 10       | 10                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_output_sreg                       | 15       | 13       | 9                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 15       | 13       | 9                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 15       | 13       | 9                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 9        | 9        | 9                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_raddr_sreg                        | 8        | 7        | 7                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 8        | 7        | 7                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 8        | 7        | 7                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 7        | 7        | 7                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_stage_sreg                        | 3        | 3        | 3                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 3        | 3        | 3                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 3        | 3        | 3                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 3        | 3        | 3                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sdpram0                             | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + use_drm.u_drm_sdpram                | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_drm               | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sdpram1                             | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + use_drm.u_drm_sdpram                | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_drm               | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sync_arstn                              | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_ram_fft                              | 515      | 72       | 256                 | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 93            | 33           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipm_distributed_fifo_fifo_ram_fft       | 515      | 72       | 256                 | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 93            | 33           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipm_distributed_sdpram_fifo_ram_fft     | 354      | 0        | 256                 | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipm_distributed_fifo_ctr              | 160      | 72       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 93            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ram                                       | 5        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_ram1024x8                   | 5        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                         
************************************************************************************************************************************************************************
                                                                                                             Clock   Non-clock                                          
 Clock                                                     Period       Waveform       Type                  Loads       Loads  Sources                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk_50M                                                   20.000       {0 10}         Declared                185          11  {clk_50M}                               
   clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred                 200.000      {0 100}        Generated (clk_50M)      41           1  {u_pll/u_pll_e3/CLKOUT2}                
   clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred                 100.000      {0 50}         Generated (clk_50M)      41           1  {u_pll/u_pll_e3/CLKOUT3}                
   clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred            33.898       {0 16.949}     Generated (clk_50M)      41           1  {u_pll_adda/u_pll_e3/CLKOUT1}           
   clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred         16.666       {0 8.333}      Generated (clk_50M)      41           1  {u_pll_fft_256/u_pll_e3/CLKOUT3}        
   clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT2_Inferred         500.000      {0 250}        Generated (clk_50M)       0           0  {u_pll_fft_256/u_pll_e3/CLKOUT2}        
   clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (clk_50M)    1591           0  {u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0} 
   clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred      100.210      {0 50.105}     Generated (clk_50M)     135           0  {hdmi_color/u_pll/u_pll_e3/CLKOUT1}     
   clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred      6.736        {0 3.368}      Generated (clk_50M)     131           1  {hdmi_color/u_pll/u_pll_e3/CLKOUT0}     
   clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred            8.474        {0 4.237}      Generated (clk_50M)      38           0  {u_pll_adda/u_pll_e3/CLKOUT0}           
   clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred                 8.000        {0 4}          Generated (clk_50M)       6           0  {u_pll/u_pll_e3/CLKOUT0}                
========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50M                     50.000 MHz     238.663 MHz         20.000          4.190          7.905
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                              5.000 MHz     250.815 MHz        200.000          3.987        196.013
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                             10.000 MHz     250.815 MHz        100.000          3.987         96.013
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                             29.500 MHz     250.815 MHz         33.898          3.987         29.911
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                             60.002 MHz     250.815 MHz         16.666          3.987         12.679
 clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz      81.539 MHz          8.000         12.264         -4.264
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                              9.979 MHz     202.511 MHz        100.210          4.938         95.272
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                            148.456 MHz     166.889 MHz          6.736          5.992          0.744
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                            118.008 MHz     256.674 MHz          8.474          3.896          4.578
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50M                clk_50M                      7.905       0.000              0            286
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M                     15.411       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M                     15.404       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M                     -4.650    -230.319             90             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M                     -1.115      -4.179             14             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M                     -0.595      -4.760              8              8
 clk_50M                clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    16.715       0.000              0            130
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                   196.013       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    96.006       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    -4.048    -176.139             90             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    -3.831    -156.609             90             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.017       0.000              0              8
 clk_50M                clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    16.722       0.000              0            130
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    96.020       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    96.013       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -4.041    -175.509             90             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -3.828    -156.339             90             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.012       0.000              0              8
 clk_50M                clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                    -3.166    -151.079            130            130
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                    -2.302     -27.751             57             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                    -3.103     -91.089             90             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                    29.911       0.000              0             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                    -3.718    -146.439             90             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                     8.548       0.000              0              8
 clk_50M                clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                    -0.095      -0.285              3            130
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                    12.523       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                    12.524       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                    -4.194    -189.279             90             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                    12.679       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                    -0.135      -1.080              8              8
 clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
                                                    -4.264    -835.017            355           3623
 clk_50M                clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
                                                     2.279       0.000              0            232
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    95.272       0.000              0            307
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.744       0.000              0            224
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -2.581     -65.104             27             27
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -1.529     -13.606             10             10
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                                                     2.465       0.000              0             50
 clk_50M                clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                                                    -2.438     -57.286             25             25
 clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                                                    -3.930     -31.440              8              8
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -1.430     -81.642             60             60
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50M                clk_50M                      0.715       0.000              0            286
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M                      1.367       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M                      1.374       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M                      1.446       0.000              0             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M                      1.223       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M                      0.404       0.000              0              8
 clk_50M                clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    -0.137      -0.137              1            130
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.715       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.572       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     2.250       0.000              0             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.417       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    -0.404      -3.232              8              8
 clk_50M                clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -0.144      -0.172              8            130
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.558       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.715       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     1.449       0.000              0             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.410       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -0.409      -3.272              8              8
 clk_50M                clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                    -0.198      -0.648             10            130
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                     0.486       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                     0.493       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                     0.715       0.000              0             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                     0.350       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                    -0.485      -3.880              8              8
 clk_50M                clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                     0.003       0.000              0            130
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                     0.705       0.000              0             90
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                     0.712       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                     0.784       0.000              0             90
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                     0.715       0.000              0             90
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                    -0.258      -2.064              8              8
 clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0           3623
 clk_50M                clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
                                                     0.871       0.000              0            232
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.740       0.000              0            307
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            224
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.225       0.000              0             27
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.755       0.000              0             10
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                                                     1.114       0.000              0             50
 clk_50M                clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                                                     1.822       0.000              0             25
 clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                                                     3.437       0.000              0              8
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
                        clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.919       0.000              0             60
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50M                clk_50M                     18.143       0.000              0              1
 clk_50M                clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    18.745       0.000              0              1
 clk_50M                clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    18.752       0.000              0              1
 clk_50M                clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                    -1.136      -1.136              1              1
 clk_50M                clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                     1.935       0.000              0              1
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    97.423       0.000              0              1
 clk_50M                clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -2.375     -58.961             25             25
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50M                clk_50M                      1.736       0.000              0              1
 clk_50M                clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.884       0.000              0              1
 clk_50M                clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.877       0.000              0              1
 clk_50M                clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
                                                     0.823       0.000              0              1
 clk_50M                clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                     1.024       0.000              0              1
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.157       0.000              0              1
 clk_50M                clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.575       0.000              0             25
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50M                                             9.102       0.000              0            185
 clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred            99.102       0.000              0             41
 clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred            49.102       0.000              0             41
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred       16.051       0.000              0             41
 clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
                                                     7.435       0.000              0             41
 clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
                                                     2.100       0.000              0           1591
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    49.207       0.000              0            135
 clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.470       0.000              0            131
 clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred        3.339       0.000              0             38
 clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred             3.102       0.000              0              6
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_7_hor/key_flag/CLK (GTP_DFF_C)
Endpoint    : mode_7_hor[0]/CE (GTP_DFF_CE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_7_hor/key_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_key_7_hor/key_flag/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         key_7_hor_en     
                                                                                   N250/I2 (GTP_LUT4)
                                   td                    0.347       5.555 f       N250/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       6.019         N250             
                                                                           f       mode_7_hor[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.019         Logic Levels: 1  
                                                                                   Logic: 0.676ns(42.145%), Route: 0.928ns(57.855%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                           10.000      10.000 f                        
 clk_50M                                                 0.000      10.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000      10.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000      11.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000      11.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204      14.516         N234             
                                                                           r       mode_7_hor[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.516                          
 clock uncertainty                                      -0.050      14.466                          

 Setup time                                             -0.542      13.924                          

 Data required time                                                 13.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.924                          
 Data arrival time                                                   6.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_7_hor/key_flag/CLK (GTP_DFF_C)
Endpoint    : mode_7_hor[1]/CE (GTP_DFF_CE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_7_hor/key_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_key_7_hor/key_flag/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         key_7_hor_en     
                                                                                   N250/I2 (GTP_LUT4)
                                   td                    0.347       5.555 f       N250/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       6.019         N250             
                                                                           f       mode_7_hor[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.019         Logic Levels: 1  
                                                                                   Logic: 0.676ns(42.145%), Route: 0.928ns(57.855%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                           10.000      10.000 f                        
 clk_50M                                                 0.000      10.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000      10.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000      11.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000      11.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204      14.516         N234             
                                                                           r       mode_7_hor[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.516                          
 clock uncertainty                                      -0.050      14.466                          

 Setup time                                             -0.542      13.924                          

 Data required time                                                 13.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.924                          
 Data arrival time                                                   6.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_7_hor/key_flag/CLK (GTP_DFF_C)
Endpoint    : mode_7_hor[2]/CE (GTP_DFF_CE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_7_hor/key_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_key_7_hor/key_flag/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         key_7_hor_en     
                                                                                   N250/I2 (GTP_LUT4)
                                   td                    0.347       5.555 f       N250/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       6.019         N250             
                                                                           f       mode_7_hor[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.019         Logic Levels: 1  
                                                                                   Logic: 0.676ns(42.145%), Route: 0.928ns(57.855%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                           10.000      10.000 f                        
 clk_50M                                                 0.000      10.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000      10.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312      11.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000      11.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000      11.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204      14.516         N234             
                                                                           r       mode_7_hor[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.516                          
 clock uncertainty                                      -0.050      14.466                          

 Setup time                                             -0.542      13.924                          

 Data required time                                                 13.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.924                          
 Data arrival time                                                   6.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.905                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       3.889         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.212 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.190         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.190         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.000       4.403                          

 Hold time                                               0.072       4.475                          

 Data required time                                                  4.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.475                          
 Data arrival time                                                   5.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       3.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.218 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       5.337         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   5.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.000       4.403                          

 Hold time                                               0.079       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       3.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.218 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       5.337         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   5.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.000       4.403                          

 Hold time                                               0.079       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.411                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.411                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.411                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.914 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.892         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.892         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.072       4.525                          

 Data required time                                                  4.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.525                          
 Data arrival time                                                   5.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.367                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.079       4.532                          

 Data required time                                                  4.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.532                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.507                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.079       4.532                          

 Data required time                                                  4.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.532                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.507                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.893         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                   7.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.404                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.893         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                   7.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.404                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.893         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                   7.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.404                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.921 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.899         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.072       4.525                          

 Data required time                                                  4.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.525                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.374                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.046         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.079       4.532                          

 Data required time                                                  4.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.532                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.514                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.046         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.079       4.532                          

 Data required time                                                  4.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.532                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.514                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    2003.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2003.889         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000    2003.889                          
 clock uncertainty                                      -0.050    2003.839                          

 Setup time                                             -0.542    2003.297                          

 Data required time                                               2003.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.297                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.650                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    2003.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2003.889         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2003.889                          
 clock uncertainty                                      -0.050    2003.839                          

 Setup time                                             -0.542    2003.297                          

 Data required time                                               2003.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.297                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.650                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    2003.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2003.889         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2003.889                          
 clock uncertainty                                      -0.050    2003.839                          

 Setup time                                             -0.542    2003.297                          

 Data required time                                               2003.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.297                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.650                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.993 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.971         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.971         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.072       4.525                          

 Data required time                                                  4.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.525                          
 Data arrival time                                                   5.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.446                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.118         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.118         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.079       4.532                          

 Data required time                                                  4.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.532                          
 Data arrival time                                                   6.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.586                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.118         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.118         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.050       4.453                          

 Hold time                                               0.079       4.532                          

 Data required time                                                  4.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.532                          
 Data arrival time                                                   6.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.586                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        16.666      16.666 r                        
 clk_50M                                                 0.000      16.666 r       clk_50M (port)   
                                   net (fanout=1)        0.000      16.666         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.877 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      19.492         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      19.590 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      20.054         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      20.335 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      20.335         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.335 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      21.117         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      21.446 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      21.999         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      22.317 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      22.781         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      22.969 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      23.751         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      23.948 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      24.412         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                  24.412         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                  24.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.115                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        16.666      16.666 r                        
 clk_50M                                                 0.000      16.666 r       clk_50M (port)   
                                   net (fanout=1)        0.000      16.666         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.877 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      19.492         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      19.590 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      20.054         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      20.335 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      20.335         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.335 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      21.117         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      21.446 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      21.999         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      22.317 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      22.781         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      22.969 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      23.751         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      23.948 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      24.412         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                  24.412         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                  24.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.115                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.889
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        16.666      16.666 r                        
 clk_50M                                                 0.000      16.666 r       clk_50M (port)   
                                   net (fanout=1)        0.000      16.666         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.877 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      19.492         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      19.590 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      20.054         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      20.335 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      20.335         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.335 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      21.117         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      21.446 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      21.999         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      22.317 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      22.781         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      22.969 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      23.751         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      23.948 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      24.412         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                  24.412         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      23.889         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.542      23.297                          

 Data required time                                                 23.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.297                          
 Data arrival time                                                  24.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.115                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        99.996      99.996 r                        
 clk_50M                                                 0.000      99.996 r       clk_50M (port)   
                                   net (fanout=1)        0.000      99.996         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.207 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.822         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.920 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.384         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     103.665 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.665         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     103.665 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.447         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323     104.770 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978     105.748         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                 105.748         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     103.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     104.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     104.403                          
 clock uncertainty                                       0.050     104.453                          

 Hold time                                               0.072     104.525                          

 Data required time                                                104.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.525                          
 Data arrival time                                                 105.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.223                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        99.996      99.996 r                        
 clk_50M                                                 0.000      99.996 r       clk_50M (port)   
                                   net (fanout=1)        0.000      99.996         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.207 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.822         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.920 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.384         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     103.665 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.665         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     103.665 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.447         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329     104.776 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     105.895         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                 105.895         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     103.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     104.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     104.403                          
 clock uncertainty                                       0.050     104.453                          

 Hold time                                               0.079     104.532                          

 Data required time                                                104.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.532                          
 Data arrival time                                                 105.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.363                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        99.996      99.996 r                        
 clk_50M                                                 0.000      99.996 r       clk_50M (port)   
                                   net (fanout=1)        0.000      99.996         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.207 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.822         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.920 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.384         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     103.665 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.665         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     103.665 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.447         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329     104.776 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     105.895         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                 105.895         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     103.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     104.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     104.403                          
 clock uncertainty                                       0.050     104.453                          

 Hold time                                               0.079     104.532                          

 Data required time                                                104.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.532                          
 Data arrival time                                                 105.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.363                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     15159.986   15159.986 r                        
 clk_50M                                                 0.000   15159.986 r       clk_50M (port)   
                                   net (fanout=1)        0.000   15159.986         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   15161.197 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   15162.812         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   15162.906 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   15163.677         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323   15164.000 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   15164.978         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                               15164.978         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                         15160.000   15160.000 r                        
 clk_50M                                                 0.000   15160.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   15160.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   15161.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   15162.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281   15163.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   15163.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   15163.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   15164.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   15164.403                          
 clock uncertainty                                      -0.050   15164.353                          

 Setup time                                              0.030   15164.383                          

 Data required time                                              15164.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                              15164.383                          
 Data arrival time                                               15164.978                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.595                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     15159.986   15159.986 r                        
 clk_50M                                                 0.000   15159.986 r       clk_50M (port)   
                                   net (fanout=1)        0.000   15159.986         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   15161.197 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   15162.812         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   15162.906 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   15163.677         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323   15164.000 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   15164.978         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                               15164.978         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                         15160.000   15160.000 r                        
 clk_50M                                                 0.000   15160.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   15160.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   15161.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   15162.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281   15163.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   15163.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   15163.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   15164.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   15164.403                          
 clock uncertainty                                      -0.050   15164.353                          

 Setup time                                              0.030   15164.383                          

 Data required time                                              15164.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                              15164.383                          
 Data arrival time                                               15164.978                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.595                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     15159.986   15159.986 r                        
 clk_50M                                                 0.000   15159.986 r       clk_50M (port)   
                                   net (fanout=1)        0.000   15159.986         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   15161.197 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   15162.812         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   15162.906 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   15163.677         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323   15164.000 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   15164.978         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                               15164.978         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                         15160.000   15160.000 r                        
 clk_50M                                                 0.000   15160.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   15160.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   15161.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   15162.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281   15163.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   15163.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   15163.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   15164.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   15164.403                          
 clock uncertainty                                      -0.050   15164.353                          

 Setup time                                              0.030   15164.383                          

 Data required time                                              15164.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                              15164.383                          
 Data arrival time                                               15164.978                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.595                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      9940.002    9940.002 r                        
 clk_50M                                                 0.000    9940.002 r       clk_50M (port)   
                                   net (fanout=1)        0.000    9940.002         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    9941.213 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    9942.828         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    9942.922 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    9943.693         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323    9944.016 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978    9944.994         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                9944.994         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          9940.000    9940.000 r                        
 clk_50M                                                 0.000    9940.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    9940.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    9941.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    9942.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    9943.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    9943.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    9943.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    9944.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    9944.403                          
 clock uncertainty                                       0.050    9944.453                          

 Hold time                                               0.137    9944.590                          

 Data required time                                               9944.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9944.590                          
 Data arrival time                                                9944.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.404                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      9940.002    9940.002 r                        
 clk_50M                                                 0.000    9940.002 r       clk_50M (port)   
                                   net (fanout=1)        0.000    9940.002         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    9941.213 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    9942.828         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    9942.922 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    9943.693         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323    9944.016 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978    9944.994         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                9944.994         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          9940.000    9940.000 r                        
 clk_50M                                                 0.000    9940.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    9940.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    9941.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    9942.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    9943.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    9943.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    9943.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    9944.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    9944.403                          
 clock uncertainty                                       0.050    9944.453                          

 Hold time                                               0.137    9944.590                          

 Data required time                                               9944.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9944.590                          
 Data arrival time                                                9944.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.404                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      9940.002    9940.002 r                        
 clk_50M                                                 0.000    9940.002 r       clk_50M (port)   
                                   net (fanout=1)        0.000    9940.002         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    9941.213 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    9942.828         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    9942.922 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    9943.693         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323    9944.016 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978    9944.994         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                9944.994         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          9940.000    9940.000 r                        
 clk_50M                                                 0.000    9940.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    9940.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    9941.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    9942.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    9943.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    9943.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    9943.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    9944.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    9944.403                          
 clock uncertainty                                       0.050    9944.453                          

 Hold time                                               0.137    9944.590                          

 Data required time                                               9944.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9944.590                          
 Data arrival time                                                9944.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.404                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           180.000     180.000 r                        
 clk_50M                                                 0.000     180.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     180.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     181.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     182.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     183.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     183.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     183.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     183.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     184.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     184.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     185.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     185.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     185.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     186.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     186.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     187.184         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                 187.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                 187.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.715                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           180.000     180.000 r                        
 clk_50M                                                 0.000     180.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     180.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     181.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     182.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     183.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     183.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     183.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     183.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     184.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     184.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     185.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     185.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     185.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     186.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     186.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     187.184         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                 187.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                 187.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.715                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           180.000     180.000 r                        
 clk_50M                                                 0.000     180.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     180.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     181.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     182.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     183.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     183.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     183.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     183.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     184.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     184.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     185.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     185.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     185.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     186.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     186.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     187.184         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                 187.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                 187.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.715                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     203.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     203.889         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323     204.212 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978     205.190         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                 205.190         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.072     205.327                          

 Data required time                                                205.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.327                          
 Data arrival time                                                 205.190                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.137                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     203.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     203.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.218 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     205.337         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                 205.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.079     205.334                          

 Data required time                                                205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.334                          
 Data arrival time                                                 205.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.003                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     203.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     203.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.218 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     205.337         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                 205.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.079     205.334                          

 Data required time                                                205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.334                          
 Data arrival time                                                 205.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.003                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.013                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.013                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.013                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.914 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.892         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.892         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.105                          
 clock uncertainty                                       0.000       5.105                          

 Hold time                                               0.072       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   5.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.105                          
 clock uncertainty                                       0.000       5.105                          

 Hold time                                               0.079       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.105                          
 clock uncertainty                                       0.000       5.105                          

 Hold time                                               0.079       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     104.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     105.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     105.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     106.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     106.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     107.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     107.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     107.893         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                 107.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                 107.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.006                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     104.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     105.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     105.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     106.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     106.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     107.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     107.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     107.893         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                 107.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                 107.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.006                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     104.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     105.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     105.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     106.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     106.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     107.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     107.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     107.893         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                 107.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.591         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     204.591                          
 clock uncertainty                                      -0.150     204.441                          

 Setup time                                             -0.542     203.899                          

 Data required time                                                203.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.899                          
 Data arrival time                                                 107.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.006                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.598         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323     204.921 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978     205.899         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                 205.899         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.072     205.327                          

 Data required time                                                205.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.327                          
 Data arrival time                                                 205.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.927 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     206.046         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                 206.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.079     205.334                          

 Data required time                                                205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.334                          
 Data arrival time                                                 206.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.927 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     206.046         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                 206.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.079     205.334                          

 Data required time                                                205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.334                          
 Data arrival time                                                 206.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2002.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    2003.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428    2003.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.591         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000    2004.591                          
 clock uncertainty                                      -0.150    2004.441                          

 Setup time                                             -0.542    2003.899                          

 Data required time                                               2003.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.899                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.048                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2002.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    2003.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428    2003.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.591         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2004.591                          
 clock uncertainty                                      -0.150    2004.441                          

 Setup time                                             -0.542    2003.899                          

 Data required time                                               2003.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.899                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.048                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    2002.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    2003.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428    2003.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.591         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2004.591                          
 clock uncertainty                                      -0.150    2004.441                          

 Setup time                                             -0.542    2003.899                          

 Data required time                                               2003.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.899                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.048                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                    198201.606  198201.606 r                        
 clk_50M                                                 0.000  198201.606 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198201.606         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198202.817 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198204.432         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089  198204.521 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553  198205.074         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420  198205.494 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198205.494         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198205.494 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198206.276         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323  198206.599 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978  198207.577         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                              198207.577         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    198200.000  198200.000 r                        
 clk_50M                                                 0.000  198200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  198202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  198203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  198203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296  198205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000  198205.105                          
 clock uncertainty                                       0.150  198205.255                          

 Hold time                                               0.072  198205.327                          

 Data required time                                             198205.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                             198205.327                          
 Data arrival time                                              198207.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.250                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                    198201.606  198201.606 r                        
 clk_50M                                                 0.000  198201.606 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198201.606         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198202.817 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198204.432         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089  198204.521 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553  198205.074         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420  198205.494 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198205.494         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198205.494 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198206.276         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329  198206.605 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119  198207.724         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                              198207.724         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    198200.000  198200.000 r                        
 clk_50M                                                 0.000  198200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  198202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  198203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  198203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296  198205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000  198205.105                          
 clock uncertainty                                       0.150  198205.255                          

 Hold time                                               0.079  198205.334                          

 Data required time                                             198205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                             198205.334                          
 Data arrival time                                              198207.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.390                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                    198201.606  198201.606 r                        
 clk_50M                                                 0.000  198201.606 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198201.606         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198202.817 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198204.432         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089  198204.521 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553  198205.074         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420  198205.494 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198205.494         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198205.494 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198206.276         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329  198206.605 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119  198207.724         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                              198207.724         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    198200.000  198200.000 r                        
 clk_50M                                                 0.000  198200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  198202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  198203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  198203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296  198205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000  198205.105                          
 clock uncertainty                                       0.150  198205.255                          

 Hold time                                               0.079  198205.334                          

 Data required time                                             198205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                             198205.334                          
 Data arrival time                                              198207.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.390                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       399.984     399.984 r                        
 clk_50M                                                 0.000     399.984 r       clk_50M (port)   
                                   net (fanout=1)        0.000     399.984         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.195 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.810         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     402.908 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.372         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     403.653 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.653         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.653 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.435         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     404.764 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     405.317         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     405.635 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     406.099         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     406.287 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     407.069         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     407.266 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     407.730         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                 407.730         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       400.000     400.000 r                        
 clk_50M                                                 0.000     400.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     400.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     402.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     403.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.591         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     404.591                          
 clock uncertainty                                      -0.150     404.441                          

 Setup time                                             -0.542     403.899                          

 Data required time                                                403.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                403.899                          
 Data arrival time                                                 407.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.831                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       399.984     399.984 r                        
 clk_50M                                                 0.000     399.984 r       clk_50M (port)   
                                   net (fanout=1)        0.000     399.984         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.195 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.810         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     402.908 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.372         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     403.653 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.653         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.653 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.435         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     404.764 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     405.317         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     405.635 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     406.099         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     406.287 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     407.069         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     407.266 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     407.730         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                 407.730         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       400.000     400.000 r                        
 clk_50M                                                 0.000     400.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     400.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     402.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     403.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.591         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     404.591                          
 clock uncertainty                                      -0.150     404.441                          

 Setup time                                             -0.542     403.899                          

 Data required time                                                403.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                403.899                          
 Data arrival time                                                 407.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.831                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.591
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       399.984     399.984 r                        
 clk_50M                                                 0.000     399.984 r       clk_50M (port)   
                                   net (fanout=1)        0.000     399.984         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.195 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.810         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     402.908 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.372         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     403.653 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.653         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.653 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.435         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     404.764 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     405.317         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     405.635 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     406.099         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     406.287 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     407.069         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     407.266 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     407.730         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                 407.730         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       400.000     400.000 r                        
 clk_50M                                                 0.000     400.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     400.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     402.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     403.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.591         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     404.591                          
 clock uncertainty                                      -0.150     404.441                          

 Setup time                                             -0.542     403.899                          

 Data required time                                                403.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                403.899                          
 Data arrival time                                                 407.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.831                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       199.992     199.992 r                        
 clk_50M                                                 0.000     199.992 r       clk_50M (port)   
                                   net (fanout=1)        0.000     199.992         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.818         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.916 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.380         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     203.661 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.661         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.661 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.443         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323     204.766 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978     205.744         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                 205.744         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.072     205.327                          

 Data required time                                                205.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.327                          
 Data arrival time                                                 205.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       199.992     199.992 r                        
 clk_50M                                                 0.000     199.992 r       clk_50M (port)   
                                   net (fanout=1)        0.000     199.992         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.818         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.916 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.380         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     203.661 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.661         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.661 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.443         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.772 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     205.891         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                 205.891         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.079     205.334                          

 Data required time                                                205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.334                          
 Data arrival time                                                 205.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       199.992     199.992 r                        
 clk_50M                                                 0.000     199.992 r       clk_50M (port)   
                                   net (fanout=1)        0.000     199.992         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.818         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.916 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.380         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     203.661 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.661         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.661 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.443         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.772 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     205.891         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                 205.891         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Hold time                                               0.079     205.334                          

 Data required time                                                205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.334                          
 Data arrival time                                                 205.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     50199.976   50199.976 r                        
 clk_50M                                                 0.000   50199.976 r       clk_50M (port)   
                                   net (fanout=1)        0.000   50199.976         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   50201.187 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   50202.802         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   50202.896 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   50203.667         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323   50203.990 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   50204.968         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                               50204.968         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                     50200.000   50200.000 r                        
 clk_50M                                                 0.000   50200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   50200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   50201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   50202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091   50202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   50203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428   50203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   50203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   50203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   50205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   50205.105                          
 clock uncertainty                                      -0.150   50204.955                          

 Setup time                                              0.030   50204.985                          

 Data required time                                              50204.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50204.985                          
 Data arrival time                                               50204.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.017                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     50199.976   50199.976 r                        
 clk_50M                                                 0.000   50199.976 r       clk_50M (port)   
                                   net (fanout=1)        0.000   50199.976         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   50201.187 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   50202.802         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   50202.896 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   50203.667         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323   50203.990 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   50204.968         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                               50204.968         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                     50200.000   50200.000 r                        
 clk_50M                                                 0.000   50200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   50200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   50201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   50202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091   50202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   50203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428   50203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   50203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   50203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   50205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   50205.105                          
 clock uncertainty                                      -0.150   50204.955                          

 Setup time                                              0.030   50204.985                          

 Data required time                                              50204.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50204.985                          
 Data arrival time                                               50204.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.017                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     50199.976   50199.976 r                        
 clk_50M                                                 0.000   50199.976 r       clk_50M (port)   
                                   net (fanout=1)        0.000   50199.976         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   50201.187 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   50202.802         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   50202.896 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   50203.667         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323   50203.990 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   50204.968         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                               50204.968         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                     50200.000   50200.000 r                        
 clk_50M                                                 0.000   50200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   50200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   50201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   50202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091   50202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   50203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428   50203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   50203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   50203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   50205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   50205.105                          
 clock uncertainty                                      -0.150   50204.955                          

 Setup time                                              0.030   50204.985                          

 Data required time                                              50204.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50204.985                          
 Data arrival time                                               50204.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.017                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                    149599.996  149599.996 r                        
 clk_50M                                                 0.000  149599.996 r       clk_50M (port)   
                                   net (fanout=1)        0.000  149599.996         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  149601.207 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  149602.822         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094  149602.916 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771  149603.687         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323  149604.010 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978  149604.988         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                              149604.988         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    149600.000  149600.000 r                        
 clk_50M                                                 0.000  149600.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  149600.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  149601.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  149602.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  149602.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  149603.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  149603.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  149603.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  149603.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296  149605.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000  149605.105                          
 clock uncertainty                                       0.150  149605.255                          

 Hold time                                               0.137  149605.392                          

 Data required time                                             149605.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                             149605.392                          
 Data arrival time                                              149604.988                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.404                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                    149599.996  149599.996 r                        
 clk_50M                                                 0.000  149599.996 r       clk_50M (port)   
                                   net (fanout=1)        0.000  149599.996         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  149601.207 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  149602.822         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094  149602.916 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771  149603.687         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323  149604.010 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978  149604.988         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                              149604.988         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    149600.000  149600.000 r                        
 clk_50M                                                 0.000  149600.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  149600.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  149601.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  149602.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  149602.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  149603.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  149603.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  149603.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  149603.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296  149605.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000  149605.105                          
 clock uncertainty                                       0.150  149605.255                          

 Hold time                                               0.137  149605.392                          

 Data required time                                             149605.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                             149605.392                          
 Data arrival time                                              149604.988                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.404                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                    149599.996  149599.996 r                        
 clk_50M                                                 0.000  149599.996 r       clk_50M (port)   
                                   net (fanout=1)        0.000  149599.996         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  149601.207 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  149602.822         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094  149602.916 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771  149603.687         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323  149604.010 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978  149604.988         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                              149604.988         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    149600.000  149600.000 r                        
 clk_50M                                                 0.000  149600.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  149600.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  149601.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  149602.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  149602.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  149603.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  149603.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  149603.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  149603.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296  149605.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000  149605.105                          
 clock uncertainty                                       0.150  149605.255                          

 Hold time                                               0.137  149605.392                          

 Data required time                                             149605.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                             149605.392                          
 Data arrival time                                              149604.988                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.404                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            80.000      80.000 r                        
 clk_50M                                                 0.000      80.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      80.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      82.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      83.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      83.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      83.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      83.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      84.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      84.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      85.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      85.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      85.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      86.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      86.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      87.184         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                  87.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                  87.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.722                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            80.000      80.000 r                        
 clk_50M                                                 0.000      80.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      80.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      82.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      83.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      83.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      83.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      83.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      84.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      84.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      85.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      85.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      85.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      86.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      86.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      87.184         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                  87.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                  87.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.722                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            80.000      80.000 r                        
 clk_50M                                                 0.000      80.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      80.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      82.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      83.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      83.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      83.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      83.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      84.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      84.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      85.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      85.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      85.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      86.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      86.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      87.184         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                  87.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                  87.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.722                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     103.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     103.889         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323     104.212 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978     105.190         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                 105.190         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     105.112                          
 clock uncertainty                                       0.150     105.262                          

 Hold time                                               0.072     105.334                          

 Data required time                                                105.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.334                          
 Data arrival time                                                 105.190                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.144                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     103.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     103.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329     104.218 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     105.337         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                 105.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     105.112                          
 clock uncertainty                                       0.150     105.262                          

 Hold time                                               0.079     105.341                          

 Data required time                                                105.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.341                          
 Data arrival time                                                 105.337                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281     103.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     103.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329     104.218 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     105.337         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                 105.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     105.112                          
 clock uncertainty                                       0.150     105.262                          

 Hold time                                               0.079     105.341                          

 Data required time                                                105.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.341                          
 Data arrival time                                                 105.337                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.020                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.020                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.886         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.020                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.914 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.892         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.892         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.112                          
 clock uncertainty                                       0.150       5.262                          

 Hold time                                               0.072       5.334                          

 Data required time                                                  5.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.334                          
 Data arrival time                                                   5.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.558                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.112                          
 clock uncertainty                                       0.150       5.262                          

 Hold time                                               0.079       5.341                          

 Data required time                                                  5.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.341                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.698                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.112                          
 clock uncertainty                                       0.150       5.262                          

 Hold time                                               0.079       5.341                          

 Data required time                                                  5.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.341                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.698                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.893         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                   7.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.013                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.893         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                   7.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.013                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.893         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                   7.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     104.598         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     104.598                          
 clock uncertainty                                      -0.150     104.448                          

 Setup time                                             -0.542     103.906                          

 Data required time                                                103.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.906                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.013                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.921 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.899         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Hold time                                               0.072       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.046         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Hold time                                               0.079       5.191                          

 Data required time                                                  5.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.191                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.046         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Hold time                                               0.079       5.191                          

 Data required time                                                  5.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.191                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                      2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098    2002.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    2003.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428    2003.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.598         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000    2004.598                          
 clock uncertainty                                      -0.150    2004.448                          

 Setup time                                             -0.542    2003.906                          

 Data required time                                               2003.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.906                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.041                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                      2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098    2002.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    2003.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428    2003.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.598         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2004.598                          
 clock uncertainty                                      -0.150    2004.448                          

 Setup time                                             -0.542    2003.906                          

 Data required time                                               2003.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.906                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.041                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.652         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.981 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553    2005.534         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318    2005.852 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464    2006.316         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188    2006.504 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782    2007.286         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197    2007.483 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464    2007.947         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                2007.947         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                      2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098    2002.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    2003.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428    2003.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2004.598         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2004.598                          
 clock uncertainty                                      -0.150    2004.448                          

 Setup time                                             -0.542    2003.906                          

 Data required time                                               2003.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2003.906                          
 Data arrival time                                                2007.947                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.041                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     98100.812   98100.812 r                        
 clk_50M                                                 0.000   98100.812 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.812         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98102.023 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98103.638         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   98103.727 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   98104.280         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   98104.700 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98104.700         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   98104.700 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98105.482         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323   98105.805 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978   98106.783         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                               98106.783         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     98100.000   98100.000 r                        
 clk_50M                                                 0.000   98100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   98102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   98103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   98103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   98103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   98105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   98105.112                          
 clock uncertainty                                       0.150   98105.262                          

 Hold time                                               0.072   98105.334                          

 Data required time                                              98105.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                              98105.334                          
 Data arrival time                                               98106.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.449                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     98100.812   98100.812 r                        
 clk_50M                                                 0.000   98100.812 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.812         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98102.023 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98103.638         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   98103.727 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   98104.280         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   98104.700 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98104.700         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   98104.700 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98105.482         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329   98105.811 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119   98106.930         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                               98106.930         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     98100.000   98100.000 r                        
 clk_50M                                                 0.000   98100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   98102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   98103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   98103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   98103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   98105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   98105.112                          
 clock uncertainty                                       0.150   98105.262                          

 Hold time                                               0.079   98105.341                          

 Data required time                                              98105.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                              98105.341                          
 Data arrival time                                               98106.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.589                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     98100.812   98100.812 r                        
 clk_50M                                                 0.000   98100.812 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.812         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98102.023 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98103.638         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   98103.727 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   98104.280         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   98104.700 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98104.700         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   98104.700 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98105.482         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329   98105.811 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119   98106.930         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                               98106.930         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     98100.000   98100.000 r                        
 clk_50M                                                 0.000   98100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   98102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   98103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   98103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   98103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   98105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   98105.112                          
 clock uncertainty                                       0.150   98105.262                          

 Hold time                                               0.079   98105.341                          

 Data required time                                              98105.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                              98105.341                          
 Data arrival time                                               98106.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.589                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       299.988     299.988 r                        
 clk_50M                                                 0.000     299.988 r       clk_50M (port)   
                                   net (fanout=1)        0.000     299.988         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     301.199 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     302.814         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     302.912 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     303.376         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     303.657 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     303.657         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     303.657 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     304.439         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     304.768 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     305.321         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     305.639 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     306.103         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     306.291 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     307.073         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     307.270 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     307.734         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                 307.734         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       300.000     300.000 r                        
 clk_50M                                                 0.000     300.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     300.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     301.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     302.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     302.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     303.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     303.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     303.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     303.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     304.598         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     304.598                          
 clock uncertainty                                      -0.150     304.448                          

 Setup time                                             -0.542     303.906                          

 Data required time                                                303.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                303.906                          
 Data arrival time                                                 307.734                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.828                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       299.988     299.988 r                        
 clk_50M                                                 0.000     299.988 r       clk_50M (port)   
                                   net (fanout=1)        0.000     299.988         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     301.199 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     302.814         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     302.912 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     303.376         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     303.657 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     303.657         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     303.657 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     304.439         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     304.768 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     305.321         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     305.639 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     306.103         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     306.291 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     307.073         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     307.270 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     307.734         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                 307.734         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       300.000     300.000 r                        
 clk_50M                                                 0.000     300.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     300.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     301.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     302.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     302.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     303.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     303.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     303.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     303.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     304.598         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     304.598                          
 clock uncertainty                                      -0.150     304.448                          

 Setup time                                             -0.542     303.906                          

 Data required time                                                303.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                303.906                          
 Data arrival time                                                 307.734                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.828                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.598
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       299.988     299.988 r                        
 clk_50M                                                 0.000     299.988 r       clk_50M (port)   
                                   net (fanout=1)        0.000     299.988         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     301.199 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     302.814         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     302.912 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     303.376         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     303.657 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     303.657         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     303.657 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     304.439         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     304.768 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     305.321         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     305.639 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     306.103         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     306.291 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     307.073         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     307.270 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     307.734         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                 307.734         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       300.000     300.000 r                        
 clk_50M                                                 0.000     300.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     300.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     301.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     302.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     302.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     303.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     303.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     303.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     303.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     304.598         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     304.598                          
 clock uncertainty                                      -0.150     304.448                          

 Setup time                                             -0.542     303.906                          

 Data required time                                                303.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                303.906                          
 Data arrival time                                                 307.734                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.828                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       199.992     199.992 r                        
 clk_50M                                                 0.000     199.992 r       clk_50M (port)   
                                   net (fanout=1)        0.000     199.992         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.818         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.916 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.380         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     203.661 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.661         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.661 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.443         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323     204.766 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978     205.744         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                 205.744         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.112                          
 clock uncertainty                                       0.150     205.262                          

 Hold time                                               0.072     205.334                          

 Data required time                                                205.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.334                          
 Data arrival time                                                 205.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       199.992     199.992 r                        
 clk_50M                                                 0.000     199.992 r       clk_50M (port)   
                                   net (fanout=1)        0.000     199.992         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.818         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.916 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.380         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     203.661 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.661         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.661 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.443         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.772 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     205.891         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                 205.891         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.112                          
 clock uncertainty                                       0.150     205.262                          

 Hold time                                               0.079     205.341                          

 Data required time                                                205.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.341                          
 Data arrival time                                                 205.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       199.992     199.992 r                        
 clk_50M                                                 0.000     199.992 r       clk_50M (port)   
                                   net (fanout=1)        0.000     199.992         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.818         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.916 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.380         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     203.661 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.661         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.661 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.443         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.772 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119     205.891         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                 205.891         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.112                          
 clock uncertainty                                       0.150     205.262                          

 Hold time                                               0.079     205.341                          

 Data required time                                                205.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.341                          
 Data arrival time                                                 205.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     25099.988   25099.988 r                        
 clk_50M                                                 0.000   25099.988 r       clk_50M (port)   
                                   net (fanout=1)        0.000   25099.988         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   25101.199 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   25102.814         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   25102.908 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   25103.679         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323   25104.002 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   25104.980         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                               25104.980         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     25100.000   25100.000 r                        
 clk_50M                                                 0.000   25100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   25100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   25101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   25102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   25102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   25103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   25103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   25103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   25103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   25105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   25105.112                          
 clock uncertainty                                      -0.150   25104.962                          

 Setup time                                              0.030   25104.992                          

 Data required time                                              25104.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                              25104.992                          
 Data arrival time                                               25104.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     25099.988   25099.988 r                        
 clk_50M                                                 0.000   25099.988 r       clk_50M (port)   
                                   net (fanout=1)        0.000   25099.988         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   25101.199 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   25102.814         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   25102.908 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   25103.679         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323   25104.002 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   25104.980         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                               25104.980         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     25100.000   25100.000 r                        
 clk_50M                                                 0.000   25100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   25100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   25101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   25102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   25102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   25103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   25103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   25103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   25103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   25105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   25105.112                          
 clock uncertainty                                      -0.150   25104.962                          

 Setup time                                              0.030   25104.992                          

 Data required time                                              25104.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                              25104.992                          
 Data arrival time                                               25104.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     25099.988   25099.988 r                        
 clk_50M                                                 0.000   25099.988 r       clk_50M (port)   
                                   net (fanout=1)        0.000   25099.988         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   25101.199 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   25102.814         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   25102.908 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   25103.679         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323   25104.002 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   25104.980         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                               25104.980         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     25100.000   25100.000 r                        
 clk_50M                                                 0.000   25100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   25100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   25101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   25102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   25102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   25103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   25103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   25103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   25103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   25105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   25105.112                          
 clock uncertainty                                      -0.150   25104.962                          

 Setup time                                              0.030   25104.992                          

 Data required time                                              25104.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                              25104.992                          
 Data arrival time                                               25104.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     74799.998   74799.998 r                        
 clk_50M                                                 0.000   74799.998 r       clk_50M (port)   
                                   net (fanout=1)        0.000   74799.998         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   74801.209 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   74802.824         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   74802.918 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   74803.689         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323   74804.012 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   74804.990         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                               74804.990         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     74800.000   74800.000 r                        
 clk_50M                                                 0.000   74800.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   74800.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   74801.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   74802.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   74802.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   74803.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   74803.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   74803.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   74803.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   74805.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   74805.112                          
 clock uncertainty                                       0.150   74805.262                          

 Hold time                                               0.137   74805.399                          

 Data required time                                              74805.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                              74805.399                          
 Data arrival time                                               74804.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.409                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     74799.998   74799.998 r                        
 clk_50M                                                 0.000   74799.998 r       clk_50M (port)   
                                   net (fanout=1)        0.000   74799.998         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   74801.209 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   74802.824         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   74802.918 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   74803.689         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323   74804.012 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   74804.990         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                               74804.990         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     74800.000   74800.000 r                        
 clk_50M                                                 0.000   74800.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   74800.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   74801.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   74802.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   74802.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   74803.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   74803.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   74803.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   74803.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   74805.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   74805.112                          
 clock uncertainty                                       0.150   74805.262                          

 Hold time                                               0.137   74805.399                          

 Data required time                                              74805.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                              74805.399                          
 Data arrival time                                               74804.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.409                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     74799.998   74799.998 r                        
 clk_50M                                                 0.000   74799.998 r       clk_50M (port)   
                                   net (fanout=1)        0.000   74799.998         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   74801.209 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   74802.824         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   74802.918 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   74803.689         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323   74804.012 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   74804.990         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                               74804.990         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     74800.000   74800.000 r                        
 clk_50M                                                 0.000   74800.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   74800.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   74801.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   74802.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   74802.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   74803.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   74803.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   74803.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   74803.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   74805.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   74805.112                          
 clock uncertainty                                       0.150   74805.262                          

 Hold time                                               0.137   74805.399                          

 Data required time                                              74805.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                              74805.399                          
 Data arrival time                                               74804.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.409                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                         33220.000   33220.000 r                        
 clk_50M                                                 0.000   33220.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   33220.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   33221.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   33222.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281   33223.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   33223.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   33223.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   33223.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   33224.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   33224.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   33225.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   33225.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   33225.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   33226.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   33226.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   33227.184         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                               33227.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     33220.040   33220.040 r                        
 clk_50M                                                 0.000   33220.040 r       clk_50M (port)   
                                   net (fanout=1)        0.000   33220.040         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   33221.251 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   33222.866         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   33222.955 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   33223.508         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   33223.928 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   33223.928         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   33223.928 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   33224.710         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000   33224.710                          
 clock uncertainty                                      -0.150   33224.560                          

 Setup time                                             -0.542   33224.018                          

 Data required time                                              33224.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                              33224.018                          
 Data arrival time                                               33227.184                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.166                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                         33220.000   33220.000 r                        
 clk_50M                                                 0.000   33220.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   33220.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   33221.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   33222.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281   33223.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   33223.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   33223.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   33223.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   33224.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   33224.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   33225.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   33225.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   33225.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   33226.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   33226.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   33227.184         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                               33227.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     33220.040   33220.040 r                        
 clk_50M                                                 0.000   33220.040 r       clk_50M (port)   
                                   net (fanout=1)        0.000   33220.040         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   33221.251 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   33222.866         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   33222.955 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   33223.508         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   33223.928 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   33223.928         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   33223.928 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   33224.710         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   33224.710                          
 clock uncertainty                                      -0.150   33224.560                          

 Setup time                                             -0.542   33224.018                          

 Data required time                                              33224.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                              33224.018                          
 Data arrival time                                               33227.184                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.166                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                         33220.000   33220.000 r                        
 clk_50M                                                 0.000   33220.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   33220.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   33221.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   33222.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281   33223.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   33223.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   33223.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   33223.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   33224.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   33224.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   33225.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   33225.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   33225.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   33226.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   33226.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   33227.184         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                               33227.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     33220.040   33220.040 r                        
 clk_50M                                                 0.000   33220.040 r       clk_50M (port)   
                                   net (fanout=1)        0.000   33220.040         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   33221.251 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   33222.866         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   33222.955 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   33223.508         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   33223.928 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   33223.928         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   33223.928 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   33224.710         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   33224.710                          
 clock uncertainty                                      -0.150   33224.560                          

 Setup time                                             -0.542   33224.018                          

 Data required time                                              33224.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                              33224.018                          
 Data arrival time                                               33227.184                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.166                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    2003.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2003.889         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323    2004.212 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978    2005.190         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                2005.190         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    2005.166         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    2005.166                          
 clock uncertainty                                       0.150    2005.316                          

 Hold time                                               0.072    2005.388                          

 Data required time                                               2005.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2005.388                          
 Data arrival time                                                2005.190                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.198                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    2003.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2003.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.218 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119    2005.337         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                2005.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    2005.166         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    2005.166                          
 clock uncertainty                                       0.150    2005.316                          

 Hold time                                               0.079    2005.395                          

 Data required time                                               2005.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2005.395                          
 Data arrival time                                                2005.337                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281    2003.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000    2003.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    2003.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329    2004.218 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119    2005.337         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                2005.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    2005.166         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    2005.166                          
 clock uncertainty                                       0.150    2005.316                          

 Hold time                                               0.079    2005.395                          

 Data required time                                               2005.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2005.395                          
 Data arrival time                                                2005.337                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    198200.000  198200.000 r                        
 clk_50M                                                 0.000  198200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  198202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  198203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  198203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198204.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329  198204.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553  198205.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318  198205.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464  198206.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188  198206.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782  198207.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197  198207.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464  198207.886         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                              198207.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                    198201.606  198201.606 r                        
 clk_50M                                                 0.000  198201.606 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198201.606         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198202.817 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198204.432         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089  198204.521 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553  198205.074         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420  198205.494 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198205.494         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198205.494 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198206.276         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000  198206.276                          
 clock uncertainty                                      -0.150  198206.126                          

 Setup time                                             -0.542  198205.584                          

 Data required time                                             198205.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                             198205.584                          
 Data arrival time                                              198207.886                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.302                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    198200.000  198200.000 r                        
 clk_50M                                                 0.000  198200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  198202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  198203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  198203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198204.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329  198204.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553  198205.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318  198205.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464  198206.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188  198206.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782  198207.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197  198207.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464  198207.886         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                              198207.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                    198201.606  198201.606 r                        
 clk_50M                                                 0.000  198201.606 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198201.606         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198202.817 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198204.432         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089  198204.521 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553  198205.074         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420  198205.494 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198205.494         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198205.494 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198206.276         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000  198206.276                          
 clock uncertainty                                      -0.150  198206.126                          

 Setup time                                             -0.542  198205.584                          

 Data required time                                             198205.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                             198205.584                          
 Data arrival time                                              198207.886                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.302                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                    198200.000  198200.000 r                        
 clk_50M                                                 0.000  198200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091  198202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464  198203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428  198203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198204.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329  198204.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553  198205.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318  198205.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464  198206.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188  198206.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782  198207.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197  198207.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464  198207.886         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                              198207.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                    198201.606  198201.606 r                        
 clk_50M                                                 0.000  198201.606 r       clk_50M (port)   
                                   net (fanout=1)        0.000  198201.606         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211  198202.817 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615  198204.432         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089  198204.521 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553  198205.074         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420  198205.494 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000  198205.494         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000  198205.494 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782  198206.276         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000  198206.276                          
 clock uncertainty                                      -0.150  198206.126                          

 Setup time                                             -0.542  198205.584                          

 Data required time                                             198205.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                             198205.584                          
 Data arrival time                                              198207.886                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.302                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.593  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.914 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.892         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.892         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.150       5.334                          

 Hold time                                               0.072       5.406                          

 Data required time                                                  5.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.406                          
 Data arrival time                                                   5.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.486                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.593  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.150       5.334                          

 Hold time                                               0.079       5.413                          

 Data required time                                                  5.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.413                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.593  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.150       5.334                          

 Hold time                                               0.079       5.413                          

 Data required time                                                  5.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.413                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     98100.000   98100.000 r                        
 clk_50M                                                 0.000   98100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   98102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   98103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   98103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   98103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98104.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   98104.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   98105.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   98105.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   98106.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   98106.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   98107.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   98107.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   98107.893         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                               98107.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     98100.812   98100.812 r                        
 clk_50M                                                 0.000   98100.812 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.812         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98102.023 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98103.638         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   98103.727 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   98104.280         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   98104.700 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98104.700         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   98104.700 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98105.482         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000   98105.482                          
 clock uncertainty                                      -0.150   98105.332                          

 Setup time                                             -0.542   98104.790                          

 Data required time                                              98104.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                              98104.790                          
 Data arrival time                                               98107.893                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.103                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     98100.000   98100.000 r                        
 clk_50M                                                 0.000   98100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   98102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   98103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   98103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   98103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98104.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   98104.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   98105.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   98105.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   98106.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   98106.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   98107.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   98107.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   98107.893         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                               98107.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     98100.812   98100.812 r                        
 clk_50M                                                 0.000   98100.812 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.812         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98102.023 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98103.638         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   98103.727 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   98104.280         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   98104.700 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98104.700         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   98104.700 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98105.482         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   98105.482                          
 clock uncertainty                                      -0.150   98105.332                          

 Setup time                                             -0.542   98104.790                          

 Data required time                                              98104.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                              98104.790                          
 Data arrival time                                               98107.893                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.103                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     98100.000   98100.000 r                        
 clk_50M                                                 0.000   98100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   98102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   98103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428   98103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000   98103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98104.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   98104.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   98105.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   98105.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   98106.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   98106.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   98107.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   98107.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   98107.893         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                               98107.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     98100.812   98100.812 r                        
 clk_50M                                                 0.000   98100.812 r       clk_50M (port)   
                                   net (fanout=1)        0.000   98100.812         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   98102.023 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   98103.638         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   98103.727 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   98104.280         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   98104.700 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   98104.700         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   98104.700 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   98105.482         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   98105.482                          
 clock uncertainty                                      -0.150   98105.332                          

 Setup time                                             -0.542   98104.790                          

 Data required time                                              98104.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                              98104.790                          
 Data arrival time                                               98107.893                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.103                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.921 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.899         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.150       5.334                          

 Hold time                                               0.072       5.406                          

 Data required time                                                  5.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.406                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.046         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.150       5.334                          

 Hold time                                               0.079       5.413                          

 Data required time                                                  5.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.413                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.633                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.046         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.150       5.334                          

 Hold time                                               0.079       5.413                          

 Data required time                                                  5.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.413                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.633                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.552         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.870 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.334         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.522 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.304         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.501 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.965         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                   7.965         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.898      33.898 r                        
 clk_50M                                                 0.000      33.898 r       clk_50M (port)   
                                   net (fanout=1)        0.000      33.898         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      35.109 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      36.724         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      36.813 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553      37.366         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420      37.786 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      37.786         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      37.786 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      38.568         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      38.568                          
 clock uncertainty                                      -0.150      38.418                          

 Setup time                                             -0.542      37.876                          

 Data required time                                                 37.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.876                          
 Data arrival time                                                   7.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        29.911                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.552         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.870 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.334         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.522 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.304         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.501 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.965         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                   7.965         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.898      33.898 r                        
 clk_50M                                                 0.000      33.898 r       clk_50M (port)   
                                   net (fanout=1)        0.000      33.898         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      35.109 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      36.724         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      36.813 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553      37.366         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420      37.786 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      37.786         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      37.786 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      38.568         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      38.568                          
 clock uncertainty                                      -0.150      38.418                          

 Setup time                                             -0.542      37.876                          

 Data required time                                                 37.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.876                          
 Data arrival time                                                   7.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        29.911                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.552         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.870 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.334         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.522 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.304         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.501 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.965         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                   7.965         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.898      33.898 r                        
 clk_50M                                                 0.000      33.898 r       clk_50M (port)   
                                   net (fanout=1)        0.000      33.898         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      35.109 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      36.724         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      36.813 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553      37.366         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420      37.786 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      37.786         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      37.786 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      38.568         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      38.568                          
 clock uncertainty                                      -0.150      38.418                          

 Setup time                                             -0.542      37.876                          

 Data required time                                                 37.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.876                          
 Data arrival time                                                   7.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        29.911                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.993 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.971         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.971         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.000       5.184                          

 Hold time                                               0.072       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                   5.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.118         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.118         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.000       5.184                          

 Hold time                                               0.079       5.263                          

 Data required time                                                  5.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.263                          
 Data arrival time                                                   6.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.118         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.118         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       5.184         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.184                          
 clock uncertainty                                       0.000       5.184                          

 Hold time                                               0.079       5.263                          

 Data required time                                                  5.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.263                          
 Data arrival time                                                   6.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     28948.842   28948.842 r                        
 clk_50M                                                 0.000   28948.842 r       clk_50M (port)   
                                   net (fanout=1)        0.000   28948.842         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   28950.053 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   28951.668         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   28951.766 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   28952.230         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   28952.511 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   28952.511         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   28952.511 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   28953.293         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   28953.622 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   28954.175         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   28954.493 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   28954.957         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   28955.145 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   28955.927         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   28956.124 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   28956.588         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                               28956.588         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     28948.892   28948.892 r                        
 clk_50M                                                 0.000   28948.892 r       clk_50M (port)   
                                   net (fanout=1)        0.000   28948.892         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   28950.103 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   28951.718         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   28951.807 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   28952.360         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   28952.780 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   28952.780         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   28952.780 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   28953.562         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000   28953.562                          
 clock uncertainty                                      -0.150   28953.412                          

 Setup time                                             -0.542   28952.870                          

 Data required time                                              28952.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                              28952.870                          
 Data arrival time                                               28956.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.718                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     28948.842   28948.842 r                        
 clk_50M                                                 0.000   28948.842 r       clk_50M (port)   
                                   net (fanout=1)        0.000   28948.842         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   28950.053 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   28951.668         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   28951.766 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   28952.230         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   28952.511 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   28952.511         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   28952.511 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   28953.293         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   28953.622 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   28954.175         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   28954.493 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   28954.957         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   28955.145 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   28955.927         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   28956.124 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   28956.588         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                               28956.588         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     28948.892   28948.892 r                        
 clk_50M                                                 0.000   28948.892 r       clk_50M (port)   
                                   net (fanout=1)        0.000   28948.892         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   28950.103 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   28951.718         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   28951.807 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   28952.360         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   28952.780 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   28952.780         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   28952.780 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   28953.562         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   28953.562                          
 clock uncertainty                                      -0.150   28953.412                          

 Setup time                                             -0.542   28952.870                          

 Data required time                                              28952.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                              28952.870                          
 Data arrival time                                               28956.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.718                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     28948.842   28948.842 r                        
 clk_50M                                                 0.000   28948.842 r       clk_50M (port)   
                                   net (fanout=1)        0.000   28948.842         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   28950.053 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   28951.668         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   28951.766 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   28952.230         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   28952.511 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   28952.511         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   28952.511 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   28953.293         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   28953.622 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   28954.175         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   28954.493 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   28954.957         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   28955.145 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   28955.927         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   28956.124 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   28956.588         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                               28956.588         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     28948.892   28948.892 r                        
 clk_50M                                                 0.000   28948.892 r       clk_50M (port)   
                                   net (fanout=1)        0.000   28948.892         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   28950.103 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   28951.718         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   28951.807 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   28952.360         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   28952.780 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   28952.780         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   28952.780 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   28953.562         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   28953.562                          
 clock uncertainty                                      -0.150   28953.412                          

 Setup time                                             -0.542   28952.870                          

 Data required time                                              28952.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                              28952.870                          
 Data arrival time                                               28956.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.718                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.733  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                      8982.974    8982.974 r                        
 clk_50M                                                 0.000    8982.974 r       clk_50M (port)   
                                   net (fanout=1)        0.000    8982.974         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    8984.185 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    8985.800         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098    8985.898 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    8986.362         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281    8986.643 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    8986.643         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    8986.643 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    8987.425         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323    8987.748 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978    8988.726         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                8988.726         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      8982.970    8982.970 r                        
 clk_50M                                                 0.000    8982.970 r       clk_50M (port)   
                                   net (fanout=1)        0.000    8982.970         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    8984.181 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    8985.796         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    8985.885 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    8986.438         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    8986.858 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    8986.858         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    8986.858 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    8988.154         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    8988.154                          
 clock uncertainty                                       0.150    8988.304                          

 Hold time                                               0.072    8988.376                          

 Data required time                                               8988.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                               8988.376                          
 Data arrival time                                                8988.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.733  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                      8982.974    8982.974 r                        
 clk_50M                                                 0.000    8982.974 r       clk_50M (port)   
                                   net (fanout=1)        0.000    8982.974         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    8984.185 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    8985.800         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098    8985.898 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    8986.362         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281    8986.643 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    8986.643         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    8986.643 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    8987.425         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329    8987.754 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119    8988.873         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                8988.873         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      8982.970    8982.970 r                        
 clk_50M                                                 0.000    8982.970 r       clk_50M (port)   
                                   net (fanout=1)        0.000    8982.970         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    8984.181 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    8985.796         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    8985.885 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    8986.438         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    8986.858 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    8986.858         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    8986.858 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    8988.154         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    8988.154                          
 clock uncertainty                                       0.150    8988.304                          

 Hold time                                               0.079    8988.383                          

 Data required time                                               8988.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                               8988.383                          
 Data arrival time                                                8988.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.490                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.733  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                      8982.974    8982.974 r                        
 clk_50M                                                 0.000    8982.974 r       clk_50M (port)   
                                   net (fanout=1)        0.000    8982.974         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    8984.185 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    8985.800         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098    8985.898 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464    8986.362         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281    8986.643 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    8986.643         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    8986.643 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782    8987.425         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329    8987.754 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119    8988.873         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                8988.873         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      8982.970    8982.970 r                        
 clk_50M                                                 0.000    8982.970 r       clk_50M (port)   
                                   net (fanout=1)        0.000    8982.970         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    8984.181 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    8985.796         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    8985.885 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    8986.438         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    8986.858 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    8986.858         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    8986.858 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    8988.154         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    8988.154                          
 clock uncertainty                                       0.150    8988.304                          

 Hold time                                               0.079    8988.383                          

 Data required time                                               8988.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                               8988.383                          
 Data arrival time                                                8988.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.490                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        25.422      25.422 r                        
 clk_50M                                                 0.000      25.422 r       clk_50M (port)   
                                   net (fanout=1)        0.000      25.422         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.633 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      28.248         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      28.342 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771      29.113         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323      29.436 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978      30.414         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                  30.414         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.898      33.898 r                        
 clk_50M                                                 0.000      33.898 r       clk_50M (port)   
                                   net (fanout=1)        0.000      33.898         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      35.109 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      36.724         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      36.813 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553      37.366         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420      37.786 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      37.786         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      37.786 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296      39.082         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      39.082                          
 clock uncertainty                                      -0.150      38.932                          

 Setup time                                              0.030      38.962                          

 Data required time                                                 38.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.962                          
 Data arrival time                                                  30.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.548                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        25.422      25.422 r                        
 clk_50M                                                 0.000      25.422 r       clk_50M (port)   
                                   net (fanout=1)        0.000      25.422         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.633 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      28.248         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      28.342 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771      29.113         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323      29.436 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978      30.414         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                  30.414         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.898      33.898 r                        
 clk_50M                                                 0.000      33.898 r       clk_50M (port)   
                                   net (fanout=1)        0.000      33.898         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      35.109 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      36.724         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      36.813 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553      37.366         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420      37.786 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      37.786         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      37.786 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296      39.082         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      39.082                          
 clock uncertainty                                      -0.150      38.932                          

 Setup time                                              0.030      38.962                          

 Data required time                                                 38.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.962                          
 Data arrival time                                                  30.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.548                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        25.422      25.422 r                        
 clk_50M                                                 0.000      25.422 r       clk_50M (port)   
                                   net (fanout=1)        0.000      25.422         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.633 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      28.248         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      28.342 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771      29.113         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323      29.436 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978      30.414         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                  30.414         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.898      33.898 r                        
 clk_50M                                                 0.000      33.898 r       clk_50M (port)   
                                   net (fanout=1)        0.000      33.898         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      35.109 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      36.724         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      36.813 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553      37.366         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420      37.786 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      37.786         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      37.786 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296      39.082         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      39.082                          
 clock uncertainty                                      -0.150      38.932                          

 Setup time                                              0.030      38.962                          

 Data required time                                                 38.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.962                          
 Data arrival time                                                  30.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.548                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       101.688     101.688 r                        
 clk_50M                                                 0.000     101.688 r       clk_50M (port)   
                                   net (fanout=1)        0.000     101.688         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     102.899 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     104.514         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     104.608 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771     105.379         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323     105.702 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978     106.680         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                 106.680         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       101.694     101.694 r                        
 clk_50M                                                 0.000     101.694 r       clk_50M (port)   
                                   net (fanout=1)        0.000     101.694         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     102.905 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     104.520         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.609 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553     105.162         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420     105.582 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     105.582         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     105.582 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     106.878         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     106.878                          
 clock uncertainty                                       0.150     107.028                          

 Hold time                                               0.137     107.165                          

 Data required time                                                107.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.165                          
 Data arrival time                                                 106.680                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.485                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       101.688     101.688 r                        
 clk_50M                                                 0.000     101.688 r       clk_50M (port)   
                                   net (fanout=1)        0.000     101.688         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     102.899 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     104.514         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     104.608 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771     105.379         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323     105.702 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978     106.680         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                 106.680         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       101.694     101.694 r                        
 clk_50M                                                 0.000     101.694 r       clk_50M (port)   
                                   net (fanout=1)        0.000     101.694         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     102.905 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     104.520         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.609 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553     105.162         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420     105.582 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     105.582         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     105.582 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     106.878         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     106.878                          
 clock uncertainty                                       0.150     107.028                          

 Hold time                                               0.137     107.165                          

 Data required time                                                107.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.165                          
 Data arrival time                                                 106.680                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.485                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       101.688     101.688 r                        
 clk_50M                                                 0.000     101.688 r       clk_50M (port)   
                                   net (fanout=1)        0.000     101.688         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     102.899 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     104.514         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     104.608 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771     105.379         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323     105.702 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978     106.680         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                 106.680         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       101.694     101.694 r                        
 clk_50M                                                 0.000     101.694 r       clk_50M (port)   
                                   net (fanout=1)        0.000     101.694         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     102.905 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     104.520         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.609 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553     105.162         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420     105.582 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     105.582         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     105.582 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     106.878         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     106.878                          
 clock uncertainty                                       0.150     107.028                          

 Hold time                                               0.137     107.165                          

 Data required time                                                107.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.165                          
 Data arrival time                                                 106.680                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.485                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            80.000      80.000 r                        
 clk_50M                                                 0.000      80.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      80.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      82.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      83.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      83.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      83.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      83.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      84.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      84.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      85.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      85.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      85.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      86.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      86.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      87.184         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                  87.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        83.330      83.330 r                        
 clk_50M                                                 0.000      83.330 r       clk_50M (port)   
                                   net (fanout=1)        0.000      83.330         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      84.541 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      86.156         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      86.254 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      86.718         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      86.999 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      86.999         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      86.999 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      87.781         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      87.781                          
 clock uncertainty                                      -0.150      87.631                          

 Setup time                                             -0.542      87.089                          

 Data required time                                                 87.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 87.089                          
 Data arrival time                                                  87.184                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.095                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            80.000      80.000 r                        
 clk_50M                                                 0.000      80.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      80.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      82.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      83.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      83.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      83.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      83.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      84.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      84.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      85.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      85.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      85.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      86.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      86.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      87.184         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                  87.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        83.330      83.330 r                        
 clk_50M                                                 0.000      83.330 r       clk_50M (port)   
                                   net (fanout=1)        0.000      83.330         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      84.541 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      86.156         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      86.254 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      86.718         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      86.999 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      86.999         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      86.999 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      87.781         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      87.781                          
 clock uncertainty                                      -0.150      87.631                          

 Setup time                                             -0.542      87.089                          

 Data required time                                                 87.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 87.089                          
 Data arrival time                                                  87.184                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.095                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            80.000      80.000 r                        
 clk_50M                                                 0.000      80.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      80.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      82.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      83.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      83.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      83.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      83.889         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329      84.218 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553      84.771         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318      85.089 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      85.553         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188      85.741 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782      86.523         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197      86.720 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464      87.184         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                  87.184         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        83.330      83.330 r                        
 clk_50M                                                 0.000      83.330 r       clk_50M (port)   
                                   net (fanout=1)        0.000      83.330         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      84.541 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      86.156         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      86.254 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      86.718         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      86.999 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      86.999         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      86.999 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      87.781         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      87.781                          
 clock uncertainty                                      -0.150      87.631                          

 Setup time                                             -0.542      87.089                          

 Data required time                                                 87.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 87.089                          
 Data arrival time                                                  87.184                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.095                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       3.889         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.212 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.190         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.190         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.072       5.187                          

 Data required time                                                  5.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.187                          
 Data arrival time                                                   5.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.003                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       3.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.218 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       5.337         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   5.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.079       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   5.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.889
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       3.889         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.218 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       5.337         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   5.337         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.079       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   5.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       400.000     400.000 r                        
 clk_50M                                                 0.000     400.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     400.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     402.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     403.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     404.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     405.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     405.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     406.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     406.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     407.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     407.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     407.886         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                 407.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       416.650     416.650 r                        
 clk_50M                                                 0.000     416.650 r       clk_50M (port)   
                                   net (fanout=1)        0.000     416.650         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     417.861 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     419.476         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     419.574 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     420.038         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     420.319 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     420.319         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     420.319 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     421.101         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     421.101                          
 clock uncertainty                                      -0.150     420.951                          

 Setup time                                             -0.542     420.409                          

 Data required time                                                420.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                420.409                          
 Data arrival time                                                 407.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.523                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       400.000     400.000 r                        
 clk_50M                                                 0.000     400.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     400.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     402.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     403.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     404.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     405.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     405.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     406.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     406.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     407.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     407.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     407.886         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                 407.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       416.650     416.650 r                        
 clk_50M                                                 0.000     416.650 r       clk_50M (port)   
                                   net (fanout=1)        0.000     416.650         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     417.861 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     419.476         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     419.574 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     420.038         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     420.319 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     420.319         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     420.319 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     421.101         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     421.101                          
 clock uncertainty                                      -0.150     420.951                          

 Setup time                                             -0.542     420.409                          

 Data required time                                                420.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                420.409                          
 Data arrival time                                                 407.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.523                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       400.000     400.000 r                        
 clk_50M                                                 0.000     400.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     400.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     401.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     402.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     402.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     403.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     403.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     403.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     403.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     404.591         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     404.920 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     405.473         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     405.791 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     406.255         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     406.443 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     407.225         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     407.422 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     407.886         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                 407.886         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       416.650     416.650 r                        
 clk_50M                                                 0.000     416.650 r       clk_50M (port)   
                                   net (fanout=1)        0.000     416.650         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     417.861 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     419.476         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     419.574 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     420.038         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     420.319 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     420.319         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     420.319 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     421.101         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     421.101                          
 clock uncertainty                                      -0.150     420.951                          

 Setup time                                             -0.542     420.409                          

 Data required time                                                420.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                420.409                          
 Data arrival time                                                 407.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.523                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.914 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.892         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.892         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.072       5.187                          

 Data required time                                                  5.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.187                          
 Data arrival time                                                   5.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.079       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.845                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428       3.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.591         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.920 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.039         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.039         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.079       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.845                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     205.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     205.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     206.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     206.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     207.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     207.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     207.893         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                 207.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.658     216.658 r                        
 clk_50M                                                 0.000     216.658 r       clk_50M (port)   
                                   net (fanout=1)        0.000     216.658         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.869 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     219.484         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     219.582 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     220.046         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     220.327 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     220.327         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     220.327 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     221.109         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000     221.109                          
 clock uncertainty                                      -0.150     220.959                          

 Setup time                                             -0.542     220.417                          

 Data required time                                                220.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                220.417                          
 Data arrival time                                                 207.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.524                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     205.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     205.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     206.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     206.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     207.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     207.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     207.893         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                 207.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.658     216.658 r                        
 clk_50M                                                 0.000     216.658 r       clk_50M (port)   
                                   net (fanout=1)        0.000     216.658         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.869 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     219.484         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     219.582 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     220.046         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     220.327 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     220.327         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     220.327 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     221.109         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     221.109                          
 clock uncertainty                                      -0.150     220.959                          

 Setup time                                             -0.542     220.417                          

 Data required time                                                220.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                220.417                          
 Data arrival time                                                 207.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.524                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     202.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     203.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     203.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     204.598         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329     204.927 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553     205.480         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318     205.798 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464     206.262         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188     206.450 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782     207.232         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197     207.429 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464     207.893         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                 207.893         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.658     216.658 r                        
 clk_50M                                                 0.000     216.658 r       clk_50M (port)   
                                   net (fanout=1)        0.000     216.658         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.869 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     219.484         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     219.582 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     220.046         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281     220.327 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     220.327         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     220.327 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782     221.109         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     221.109                          
 clock uncertainty                                      -0.150     220.959                          

 Setup time                                             -0.542     220.417                          

 Data required time                                                220.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                220.417                          
 Data arrival time                                                 207.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.524                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.921 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.899         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.072       5.187                          

 Data required time                                                  5.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.187                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.046         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.079       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.852                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428       3.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.598         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.927 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.046         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.079       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.852                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     26948.910   26948.910 r                        
 clk_50M                                                 0.000   26948.910 r       clk_50M (port)   
                                   net (fanout=1)        0.000   26948.910         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   26950.121 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   26951.736         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   26951.825 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   26952.378         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   26952.798 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   26952.798         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   26952.798 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   26953.580         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   26953.909 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   26954.462         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   26954.780 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   26955.244         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   26955.432 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   26956.214         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   26956.411 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   26956.875         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                               26956.875         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     26948.922   26948.922 r                        
 clk_50M                                                 0.000   26948.922 r       clk_50M (port)   
                                   net (fanout=1)        0.000   26948.922         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   26950.133 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   26951.748         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   26951.846 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   26952.310         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   26952.591 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   26952.591         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   26952.591 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   26953.373         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000   26953.373                          
 clock uncertainty                                      -0.150   26953.223                          

 Setup time                                             -0.542   26952.681                          

 Data required time                                              26952.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                              26952.681                          
 Data arrival time                                               26956.875                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.194                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     26948.910   26948.910 r                        
 clk_50M                                                 0.000   26948.910 r       clk_50M (port)   
                                   net (fanout=1)        0.000   26948.910         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   26950.121 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   26951.736         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   26951.825 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   26952.378         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   26952.798 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   26952.798         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   26952.798 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   26953.580         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   26953.909 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   26954.462         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   26954.780 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   26955.244         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   26955.432 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   26956.214         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   26956.411 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   26956.875         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                               26956.875         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     26948.922   26948.922 r                        
 clk_50M                                                 0.000   26948.922 r       clk_50M (port)   
                                   net (fanout=1)        0.000   26948.922         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   26950.133 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   26951.748         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   26951.846 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   26952.310         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   26952.591 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   26952.591         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   26952.591 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   26953.373         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   26953.373                          
 clock uncertainty                                      -0.150   26953.223                          

 Setup time                                             -0.542   26952.681                          

 Data required time                                              26952.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                              26952.681                          
 Data arrival time                                               26956.875                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.194                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     26948.910   26948.910 r                        
 clk_50M                                                 0.000   26948.910 r       clk_50M (port)   
                                   net (fanout=1)        0.000   26948.910         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   26950.121 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   26951.736         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   26951.825 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   26952.378         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   26952.798 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   26952.798         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   26952.798 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   26953.580         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329   26953.909 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553   26954.462         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318   26954.780 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464   26955.244         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188   26955.432 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782   26956.214         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197   26956.411 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464   26956.875         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                               26956.875         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     26948.922   26948.922 r                        
 clk_50M                                                 0.000   26948.922 r       clk_50M (port)   
                                   net (fanout=1)        0.000   26948.922         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   26950.133 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   26951.748         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   26951.846 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   26952.310         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   26952.591 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   26952.591         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   26952.591 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782   26953.373         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   26953.373                          
 clock uncertainty                                      -0.150   26953.223                          

 Setup time                                             -0.542   26952.681                          

 Data required time                                              26952.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                              26952.681                          
 Data arrival time                                               26956.875                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.194                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.993 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.971         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.971         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.072       5.187                          

 Data required time                                                  5.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.187                          
 Data arrival time                                                   5.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.784                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.118         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   6.118         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.079       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553       3.468         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420       3.888 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.888         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.888 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.670         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.999 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       6.118         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   6.118         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Hold time                                               0.079       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_0/CE (GTP_DFF_SE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.451         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.780 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.333         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.651 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.115         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.303 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.085         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.282 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.746         wav_display_1/N182
                                                                           f       wav_display_1/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                   7.746         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        16.666      16.666 r                        
 clk_50M                                                 0.000      16.666 r       clk_50M (port)   
                                   net (fanout=1)        0.000      16.666         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.877 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      19.492         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      19.590 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      20.054         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      20.335 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      20.335         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.335 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      21.117         nt_ad_clk        
                                                                           r       wav_display_1/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      21.117                          
 clock uncertainty                                      -0.150      20.967                          

 Setup time                                             -0.542      20.425                          

 Data required time                                                 20.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.425                          
 Data arrival time                                                   7.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.679                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_1/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.451         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.780 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.333         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.651 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.115         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.303 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.085         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.282 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.746         wav_display_1/N182
                                                                           f       wav_display_1/state_1/CE (GTP_DFF_RE)

 Data arrival time                                                   7.746         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        16.666      16.666 r                        
 clk_50M                                                 0.000      16.666 r       clk_50M (port)   
                                   net (fanout=1)        0.000      16.666         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.877 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      19.492         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      19.590 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      20.054         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      20.335 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      20.335         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.335 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      21.117         nt_ad_clk        
                                                                           r       wav_display_1/state_1/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      21.117                          
 clock uncertainty                                      -0.150      20.967                          

 Setup time                                             -0.542      20.425                          

 Data required time                                                 20.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.425                          
 Data arrival time                                                   7.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.679                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/state_2/CE (GTP_DFF_RE)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.451         nt_ad_clk        
                                                                           r       wav_display_1/wait_cnt[22]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.780 r       wav_display_1/wait_cnt[22]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.333         wav_display_1/wait_cnt [22]
                                                                                   wav_display_1/N153_27/I0 (GTP_LUT5)
                                   td                    0.318       5.651 f       wav_display_1/N153_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.115         wav_display_1/_N24129
                                                                                   wav_display_1/N153_24/I3 (GTP_LUT4)
                                   td                    0.188       6.303 f       wav_display_1/N153_24/Z (GTP_LUT4)
                                   net (fanout=12)       0.782       7.085         wav_display_1/_N23225
                                                                                   wav_display_1/N182/I4 (GTP_LUT5)
                                   td                    0.197       7.282 f       wav_display_1/N182/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.746         wav_display_1/N182
                                                                           f       wav_display_1/state_2/CE (GTP_DFF_RE)

 Data arrival time                                                   7.746         Logic Levels: 3  
                                                                                   Logic: 1.032ns(31.320%), Route: 2.263ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        16.666      16.666 r                        
 clk_50M                                                 0.000      16.666 r       clk_50M (port)   
                                   net (fanout=1)        0.000      16.666         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.877 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      19.492         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      19.590 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      20.054         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      20.335 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      20.335         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      20.335 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782      21.117         nt_ad_clk        
                                                                           r       wav_display_1/state_2/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      21.117                          
 clock uncertainty                                      -0.150      20.967                          

 Setup time                                             -0.542      20.425                          

 Data required time                                                 20.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.425                          
 Data arrival time                                                   7.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.679                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/wren/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.451         nt_ad_clk        
                                                                           r       wav_display_1/wren/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.774 f       wav_display_1/wren/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.978       5.752         wav_display_1/wren
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/WEA (GTP_DRM18K)

 Data arrival time                                                   5.752         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                               0.072       5.037                          

 Data required time                                                  5.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.037                          
 Data arrival time                                                   5.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.451         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.780 r       wav_display_1/sample_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       5.899         wav_display_1/sample_cnt [2]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[6] (GTP_DRM18K)

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                               0.079       5.044                          

 Data required time                                                  5.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.044                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       0.782       4.451         nt_ad_clk        
                                                                           r       wav_display_1/sample_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.780 r       wav_display_1/sample_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       5.899         wav_display_1/sample_cnt [3]
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRA[7] (GTP_DRM18K)

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.721%), Route: 1.119ns(77.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                               0.079       5.044                          

 Data required time                                                  5.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.044                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     10516.234   10516.234 r                        
 clk_50M                                                 0.000   10516.234 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10516.234         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10517.445 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10519.060         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   10519.154 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   10519.925         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323   10520.248 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   10521.226         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                               10521.226         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     10516.246   10516.246 r                        
 clk_50M                                                 0.000   10516.246 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10516.246         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10517.457 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10519.072         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   10519.170 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   10519.634         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   10519.915 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   10519.915         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   10519.915 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   10521.211         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   10521.211                          
 clock uncertainty                                      -0.150   10521.061                          

 Setup time                                              0.030   10521.091                          

 Data required time                                              10521.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10521.091                          
 Data arrival time                                               10521.226                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.135                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     10516.234   10516.234 r                        
 clk_50M                                                 0.000   10516.234 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10516.234         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10517.445 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10519.060         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   10519.154 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   10519.925         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323   10520.248 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   10521.226         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                               10521.226         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     10516.246   10516.246 r                        
 clk_50M                                                 0.000   10516.246 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10516.246         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10517.457 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10519.072         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   10519.170 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   10519.634         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   10519.915 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   10519.915         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   10519.915 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   10521.211         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   10521.211                          
 clock uncertainty                                      -0.150   10521.061                          

 Setup time                                              0.030   10521.091                          

 Data required time                                              10521.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10521.091                          
 Data arrival time                                               10521.226                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.135                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     10516.234   10516.234 r                        
 clk_50M                                                 0.000   10516.234 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10516.234         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10517.445 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10519.060         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   10519.154 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   10519.925         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323   10520.248 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   10521.226         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                               10521.226         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     10516.246   10516.246 r                        
 clk_50M                                                 0.000   10516.246 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10516.246         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10517.457 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10519.072         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   10519.170 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   10519.634         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   10519.915 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   10519.915         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   10519.915 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   10521.211         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   10521.211                          
 clock uncertainty                                      -0.150   10521.061                          

 Setup time                                              0.030   10521.091                          

 Data required time                                              10521.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10521.091                          
 Data arrival time                                               10521.226                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.135                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[0]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     10016.268   10016.268 r                        
 clk_50M                                                 0.000   10016.268 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10016.268         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10017.479 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10019.094         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   10019.188 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   10019.959         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)

                                   tco                   0.323   10020.282 f       data_wave[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   10021.260         data_wave[0]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                               10021.260         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     10016.266   10016.266 r                        
 clk_50M                                                 0.000   10016.266 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10016.266         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10017.477 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10019.092         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   10019.190 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   10019.654         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   10019.935 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   10019.935         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   10019.935 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   10021.231         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   10021.231                          
 clock uncertainty                                       0.150   10021.381                          

 Hold time                                               0.137   10021.518                          

 Data required time                                              10021.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10021.518                          
 Data arrival time                                               10021.260                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.258                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[1]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     10016.268   10016.268 r                        
 clk_50M                                                 0.000   10016.268 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10016.268         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10017.479 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10019.094         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   10019.188 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   10019.959         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)

                                   tco                   0.323   10020.282 f       data_wave[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   10021.260         data_wave[1]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                               10021.260         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     10016.266   10016.266 r                        
 clk_50M                                                 0.000   10016.266 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10016.266         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10017.477 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10019.092         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   10019.190 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   10019.654         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   10019.935 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   10019.935         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   10019.935 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   10021.231         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   10021.231                          
 clock uncertainty                                       0.150   10021.381                          

 Hold time                                               0.137   10021.518                          

 Data required time                                              10021.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10021.518                          
 Data arrival time                                               10021.260                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.258                          
====================================================================================================

====================================================================================================

Startpoint  : data_wave[2]/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     10016.268   10016.268 r                        
 clk_50M                                                 0.000   10016.268 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10016.268         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10017.479 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10019.094         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   10019.188 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   10019.959         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)

                                   tco                   0.323   10020.282 f       data_wave[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.978   10021.260         data_wave[2]     
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                               10021.260         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                     10016.266   10016.266 r                        
 clk_50M                                                 0.000   10016.266 r       clk_50M (port)   
                                   net (fanout=1)        0.000   10016.266         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   10017.477 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   10019.092         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098   10019.190 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464   10019.654         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281   10019.935 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   10019.935         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   10019.935 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   10021.231         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   10021.231                          
 clock uncertainty                                       0.150   10021.381                          

 Hold time                                               0.137   10021.518                          

 Data required time                                              10021.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10021.518                          
 Data arrival time                                               10021.260                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/cpu/mem_addr[24]/CLK (GTP_DFF_E)
Endpoint    : u_picosoc/cpu/mem_rdata_q[14]/D (GTP_DFF_E)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/cpu/mem_addr[24]/CLK (GTP_DFF_E)

                                   tco                   0.329       5.677 r       u_picosoc/cpu/mem_addr[24]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       6.141         u_picosoc/mem_addr [24]
                                                                                   u_picosoc/N61_38/I0 (GTP_LUT5)
                                   td                    0.318       6.459 f       u_picosoc/N61_38/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.923         u_picosoc/_N23112
                                                                                   u_picosoc/N61_46/I0 (GTP_LUT5)
                                   td                    0.259       7.182 f       u_picosoc/N61_46/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.823         u_picosoc/_N20156
                                                                                   u_picosoc/N61_58/I4 (GTP_LUT5)
                                   td                    0.185       8.008 r       u_picosoc/N61_58/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.613         u_picosoc/_N23132
                                                                                   u_picosoc/N77_2/I4 (GTP_LUT5)
                                   td                    0.185       8.798 r       u_picosoc/N77_2/Z (GTP_LUT5)
                                   net (fanout=43)       0.963       9.761         u_picosoc/gpio_out_sel
                                                                                   u_picosoc/N100_14[1]/I3 (GTP_LUT4)
                                   td                    0.185       9.946 r       u_picosoc/N100_14[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.410         u_picosoc/_N6538 
                                                                                   u_picosoc/N100_16[1]/I4 (GTP_LUT5)
                                   td                    0.185      10.595 r       u_picosoc/N100_16[1]/Z (GTP_LUT5)
                                   net (fanout=6)        0.693      11.288         u_picosoc/mem_rdata [1]
                                                                                   u_picosoc/cpu/N83_8[1]_2/I1 (GTP_LUT5M)
                                   td                    0.300      11.588 f       u_picosoc/cpu/N83_8[1]_2/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      12.141         u_picosoc/cpu/_N23873
                                                                                   u_picosoc/cpu/N83_8[1]/I0 (GTP_LUT5)
                                   td                    0.185      12.326 r       u_picosoc/cpu/N83_8[1]/Z (GTP_LUT5)
                                   net (fanout=60)       1.078      13.404         u_picosoc/cpu/mem_rdata_latched [1]
                                                                                   u_picosoc/cpu/N2099/I3 (GTP_LUT4)
                                   td                    0.185      13.589 r       u_picosoc/cpu/N2099/Z (GTP_LUT4)
                                   net (fanout=13)       0.792      14.381         u_picosoc/cpu/N2099
                                                                                   u_picosoc/cpu/N6357_29/I4 (GTP_LUT5)
                                   td                    0.201      14.582 f       u_picosoc/cpu/N6357_29/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.046         u_picosoc/cpu/_N4729
                                                                                   u_picosoc/cpu/N6357_31/I4 (GTP_LUT5)
                                   td                    0.185      15.231 r       u_picosoc/cpu/N6357_31/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      15.872         u_picosoc/cpu/_N23746
                                                                                   u_picosoc/cpu/N6357_15/I3 (GTP_LUT4)
                                   td                    0.185      16.057 r       u_picosoc/cpu/N6357_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.605      16.662         u_picosoc/cpu/_N4732
                                                                                   u_picosoc/cpu/N6357_19/I4 (GTP_LUT5)
                                   td                    0.185      16.847 r       u_picosoc/cpu/N6357_19/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      17.311         u_picosoc/cpu/_N4734
                                                                                   u_picosoc/cpu/N6357_18_inv[2]/I4 (GTP_LUT5)
                                   td                    0.185      17.496 r       u_picosoc/cpu/N6357_18_inv[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      17.496         u_picosoc/cpu/N6357 [2]
                                                                           r       u_picosoc/cpu/mem_rdata_q[14]/D (GTP_DFF_E)

 Data arrival time                                                  17.496         Logic Levels: 14 
                                                                                   Logic: 3.257ns(26.811%), Route: 8.891ns(73.189%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 clk_50M                                                 0.000       8.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       8.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      10.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428      13.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/cpu/mem_rdata_q[14]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      13.348                          
 clock uncertainty                                      -0.150      13.198                          

 Setup time                                              0.034      13.232                          

 Data required time                                                 13.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.232                          
 Data arrival time                                                  17.496                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/cpu/mem_addr[24]/CLK (GTP_DFF_E)
Endpoint    : u_picosoc/cpu/mem_rdata_q[26]/D (GTP_DFF_E)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/cpu/mem_addr[24]/CLK (GTP_DFF_E)

                                   tco                   0.329       5.677 r       u_picosoc/cpu/mem_addr[24]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       6.141         u_picosoc/mem_addr [24]
                                                                                   u_picosoc/N61_38/I0 (GTP_LUT5)
                                   td                    0.318       6.459 f       u_picosoc/N61_38/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.923         u_picosoc/_N23112
                                                                                   u_picosoc/N61_46/I0 (GTP_LUT5)
                                   td                    0.259       7.182 f       u_picosoc/N61_46/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.823         u_picosoc/_N20156
                                                                                   u_picosoc/N61_58/I4 (GTP_LUT5)
                                   td                    0.185       8.008 r       u_picosoc/N61_58/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.613         u_picosoc/_N23132
                                                                                   u_picosoc/N77_2/I4 (GTP_LUT5)
                                   td                    0.185       8.798 r       u_picosoc/N77_2/Z (GTP_LUT5)
                                   net (fanout=43)       0.963       9.761         u_picosoc/gpio_out_sel
                                                                                   u_picosoc/N100_14[15]/I4 (GTP_LUT5)
                                   td                    0.185       9.946 r       u_picosoc/N100_14[15]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.410         u_picosoc/_N6552 
                                                                                   u_picosoc/N100_16[15]/I4 (GTP_LUT5)
                                   td                    0.185      10.595 r       u_picosoc/N100_16[15]/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      11.236         u_picosoc/mem_rdata [15]
                                                                                   u_picosoc/cpu/N83_8[15]_2/I1 (GTP_LUT5M)
                                   td                    0.300      11.536 f       u_picosoc/cpu/N83_8[15]_2/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      12.089         u_picosoc/cpu/_N23820
                                                                                   u_picosoc/cpu/N83_8[15]/I0 (GTP_LUT5)
                                   td                    0.185      12.274 r       u_picosoc/cpu/N83_8[15]/Z (GTP_LUT5)
                                   net (fanout=57)       1.063      13.337         u_picosoc/cpu/mem_rdata_latched [15]
                                                                                   u_picosoc/cpu/N954_9/I2 (GTP_LUT3)
                                   td                    0.210      13.547 f       u_picosoc/cpu/N954_9/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      14.188         u_picosoc/cpu/N165
                                                                                   u_picosoc/cpu/N5696_4/I3 (GTP_LUT4)
                                   td                    0.185      14.373 r       u_picosoc/cpu/N5696_4/Z (GTP_LUT4)
                                   net (fanout=4)        0.641      15.014         u_picosoc/cpu/_N22893
                                                                                   u_picosoc/cpu/N5696_3/I0 (GTP_LUT5)
                                   td                    0.265      15.279 f       u_picosoc/cpu/N5696_3/Z (GTP_LUT5)
                                   net (fanout=23)       0.865      16.144         u_picosoc/cpu/_N19773
                                                                                   u_picosoc/cpu/N4805_5/I0 (GTP_LUT5)
                                   td                    0.258      16.402 f       u_picosoc/cpu/N4805_5/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      17.072         u_picosoc/cpu/_N4617
                                                                                   u_picosoc/cpu/N5420_12_or[0]_6/I4 (GTP_LUT5)
                                   td                    0.185      17.257 r       u_picosoc/cpu/N5420_12_or[0]_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      17.257         u_picosoc/cpu/N5420
                                                                           r       u_picosoc/cpu/mem_rdata_q[26]/D (GTP_DFF_E)

 Data arrival time                                                  17.257         Logic Levels: 13 
                                                                                   Logic: 3.234ns(27.156%), Route: 8.675ns(72.844%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 clk_50M                                                 0.000       8.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       8.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      10.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428      13.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/cpu/mem_rdata_q[26]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      13.348                          
 clock uncertainty                                      -0.150      13.198                          

 Setup time                                              0.034      13.232                          

 Data required time                                                 13.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.232                          
 Data arrival time                                                  17.257                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/cpu/mem_addr[24]/CLK (GTP_DFF_E)
Endpoint    : u_picosoc/cpu/mem_rdata_q[27]/D (GTP_DFF_E)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/cpu/mem_addr[24]/CLK (GTP_DFF_E)

                                   tco                   0.329       5.677 r       u_picosoc/cpu/mem_addr[24]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       6.141         u_picosoc/mem_addr [24]
                                                                                   u_picosoc/N61_38/I0 (GTP_LUT5)
                                   td                    0.318       6.459 f       u_picosoc/N61_38/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.923         u_picosoc/_N23112
                                                                                   u_picosoc/N61_46/I0 (GTP_LUT5)
                                   td                    0.259       7.182 f       u_picosoc/N61_46/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.823         u_picosoc/_N20156
                                                                                   u_picosoc/N61_58/I4 (GTP_LUT5)
                                   td                    0.185       8.008 r       u_picosoc/N61_58/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.613         u_picosoc/_N23132
                                                                                   u_picosoc/N77_2/I4 (GTP_LUT5)
                                   td                    0.185       8.798 r       u_picosoc/N77_2/Z (GTP_LUT5)
                                   net (fanout=43)       0.963       9.761         u_picosoc/gpio_out_sel
                                                                                   u_picosoc/N100_14[15]/I4 (GTP_LUT5)
                                   td                    0.185       9.946 r       u_picosoc/N100_14[15]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.410         u_picosoc/_N6552 
                                                                                   u_picosoc/N100_16[15]/I4 (GTP_LUT5)
                                   td                    0.185      10.595 r       u_picosoc/N100_16[15]/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      11.236         u_picosoc/mem_rdata [15]
                                                                                   u_picosoc/cpu/N83_8[15]_2/I1 (GTP_LUT5M)
                                   td                    0.300      11.536 f       u_picosoc/cpu/N83_8[15]_2/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      12.089         u_picosoc/cpu/_N23820
                                                                                   u_picosoc/cpu/N83_8[15]/I0 (GTP_LUT5)
                                   td                    0.185      12.274 r       u_picosoc/cpu/N83_8[15]/Z (GTP_LUT5)
                                   net (fanout=57)       1.063      13.337         u_picosoc/cpu/mem_rdata_latched [15]
                                                                                   u_picosoc/cpu/N954_9/I2 (GTP_LUT3)
                                   td                    0.210      13.547 f       u_picosoc/cpu/N954_9/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      14.188         u_picosoc/cpu/N165
                                                                                   u_picosoc/cpu/N5696_4/I3 (GTP_LUT4)
                                   td                    0.185      14.373 r       u_picosoc/cpu/N5696_4/Z (GTP_LUT4)
                                   net (fanout=4)        0.641      15.014         u_picosoc/cpu/_N22893
                                                                                   u_picosoc/cpu/N5696_3/I0 (GTP_LUT5)
                                   td                    0.265      15.279 f       u_picosoc/cpu/N5696_3/Z (GTP_LUT5)
                                   net (fanout=23)       0.865      16.144         u_picosoc/cpu/_N19773
                                                                                   u_picosoc/cpu/N4805_5/I0 (GTP_LUT5)
                                   td                    0.258      16.402 f       u_picosoc/cpu/N4805_5/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      17.072         u_picosoc/cpu/_N4617
                                                                                   u_picosoc/cpu/N5267_12_or[0]_1_5/I4 (GTP_LUT5)
                                   td                    0.185      17.257 r       u_picosoc/cpu/N5267_12_or[0]_1_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      17.257         u_picosoc/cpu/N5267
                                                                           r       u_picosoc/cpu/mem_rdata_q[27]/D (GTP_DFF_E)

 Data arrival time                                                  17.257         Logic Levels: 13 
                                                                                   Logic: 3.234ns(27.156%), Route: 8.675ns(72.844%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 clk_50M                                                 0.000       8.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       8.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      10.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428      13.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/cpu/mem_rdata_q[27]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      13.348                          
 clock uncertainty                                      -0.150      13.198                          

 Setup time                                              0.034      13.232                          

 Data required time                                                 13.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.232                          
 Data arrival time                                                  17.257                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/simpleuart/recv_pattern[0]/CLK (GTP_DFF_RE)
Endpoint    : u_picosoc/simpleuart/recv_buf_data[0]/D (GTP_DFF_RE)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/simpleuart/recv_pattern[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       5.671 f       u_picosoc/simpleuart/recv_pattern[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.135         u_picosoc/simpleuart/recv_pattern [0]
                                                                           f       u_picosoc/simpleuart/recv_buf_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   6.135         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/simpleuart/recv_buf_data[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       5.348                          
 clock uncertainty                                       0.000       5.348                          

 Hold time                                               0.047       5.395                          

 Data required time                                                  5.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.395                          
 Data arrival time                                                   6.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/cpu/mem_wdata[8]/CLK (GTP_DFF_E)
Endpoint    : u_picosoc/memory_0/DIA[0] (GTP_DRM18K)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.862
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/cpu/mem_wdata[8]/CLK (GTP_DFF_E)

                                   tco                   0.323       5.671 f       u_picosoc/cpu/mem_wdata[8]/Q (GTP_DFF_E)
                                   net (fanout=3)        1.119       6.790         u_picosoc/mem_wdata [8]
                                                                           f       u_picosoc/memory_0/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   6.790         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.399%), Route: 1.119ns(77.601%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.942       5.862         u_picosoc/sys_clk
                                                                           r       u_picosoc/memory_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.862                          
 clock uncertainty                                       0.000       5.862                          

 Hold time                                               0.137       5.999                          

 Data required time                                                  5.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.999                          
 Data arrival time                                                   6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/cpu/mem_wdata[9]/CLK (GTP_DFF_E)
Endpoint    : u_picosoc/memory_0/DIA[1] (GTP_DRM18K)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.862
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/cpu/mem_wdata[9]/CLK (GTP_DFF_E)

                                   tco                   0.323       5.671 f       u_picosoc/cpu/mem_wdata[9]/Q (GTP_DFF_E)
                                   net (fanout=3)        1.119       6.790         u_picosoc/mem_wdata [9]
                                                                           f       u_picosoc/memory_0/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   6.790         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.399%), Route: 1.119ns(77.601%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.942       5.862         u_picosoc/sys_clk
                                                                           r       u_picosoc/memory_0/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.862                          
 clock uncertainty                                       0.000       5.862                          

 Hold time                                               0.137       5.999                          

 Data required time                                                  5.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.999                          
 Data arrival time                                                   6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/reset_cnt[3]/CLK (GTP_DFF)
Endpoint    : u_picosoc/reset_n/D (GTP_DFF)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.933  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      24.415         nt_clk_50M       
                                                                           r       u_picosoc/reset_cnt[3]/CLK (GTP_DFF)

                                   tco                   0.329      24.744 r       u_picosoc/reset_cnt[3]/Q (GTP_DFF)
                                   net (fanout=2)        0.553      25.297         u_picosoc/reset_cnt [3]
                                                                                   u_picosoc/N2_3/I0 (GTP_LUT2)
                                   td                    0.217      25.514 r       u_picosoc/N2_3/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      25.978         u_picosoc/_N22221
                                                                                   u_picosoc/N2_6/I4 (GTP_LUT5)
                                   td                    0.185      26.163 r       u_picosoc/N2_6/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      26.768         u_picosoc/resetn0
                                                                                   u_picosoc/N7_3/I2 (GTP_LUT3)
                                   td                    0.185      26.953 r       u_picosoc/N7_3/Z (GTP_LUT3)
                                   net (fanout=232)      0.000      26.953         u_picosoc/reset_n0
                                                                           r       u_picosoc/reset_n/D (GTP_DFF)

 Data arrival time                                                  26.953         Logic Levels: 3  
                                                                                   Logic: 0.916ns(36.091%), Route: 1.622ns(63.909%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        24.000      24.000 r                        
 clk_50M                                                 0.000      24.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      24.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      26.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      26.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428      29.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/reset_n/CLK (GTP_DFF)
 clock pessimism                                         0.000      29.348                          
 clock uncertainty                                      -0.150      29.198                          

 Setup time                                              0.034      29.232                          

 Data required time                                                 29.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.232                          
 Data arrival time                                                  26.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/reset_cnt[3]/CLK (GTP_DFF)
Endpoint    : u_picosoc/reset_n_copy/D (GTP_DFF)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.933  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      24.415         nt_clk_50M       
                                                                           r       u_picosoc/reset_cnt[3]/CLK (GTP_DFF)

                                   tco                   0.329      24.744 r       u_picosoc/reset_cnt[3]/Q (GTP_DFF)
                                   net (fanout=2)        0.553      25.297         u_picosoc/reset_cnt [3]
                                                                                   u_picosoc/N2_3/I0 (GTP_LUT2)
                                   td                    0.217      25.514 r       u_picosoc/N2_3/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      25.978         u_picosoc/_N22221
                                                                                   u_picosoc/N2_6/I4 (GTP_LUT5)
                                   td                    0.185      26.163 r       u_picosoc/N2_6/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      26.768         u_picosoc/resetn0
                                                                                   u_picosoc/N7_3/I2 (GTP_LUT3)
                                   td                    0.185      26.953 r       u_picosoc/N7_3/Z (GTP_LUT3)
                                   net (fanout=232)      0.000      26.953         u_picosoc/reset_n0
                                                                           r       u_picosoc/reset_n_copy/D (GTP_DFF)

 Data arrival time                                                  26.953         Logic Levels: 3  
                                                                                   Logic: 0.916ns(36.091%), Route: 1.622ns(63.909%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        24.000      24.000 r                        
 clk_50M                                                 0.000      24.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      24.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      26.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      26.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428      29.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/reset_n_copy/CLK (GTP_DFF)
 clock pessimism                                         0.000      29.348                          
 clock uncertainty                                      -0.150      29.198                          

 Setup time                                              0.034      29.232                          

 Data required time                                                 29.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.232                          
 Data arrival time                                                  26.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/reset_cnt[3]/CLK (GTP_DFF)
Endpoint    : u_picosoc/reset_n_copy_1/D (GTP_DFF)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.933  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      24.415         nt_clk_50M       
                                                                           r       u_picosoc/reset_cnt[3]/CLK (GTP_DFF)

                                   tco                   0.329      24.744 r       u_picosoc/reset_cnt[3]/Q (GTP_DFF)
                                   net (fanout=2)        0.553      25.297         u_picosoc/reset_cnt [3]
                                                                                   u_picosoc/N2_3/I0 (GTP_LUT2)
                                   td                    0.217      25.514 r       u_picosoc/N2_3/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      25.978         u_picosoc/_N22221
                                                                                   u_picosoc/N2_6/I4 (GTP_LUT5)
                                   td                    0.185      26.163 r       u_picosoc/N2_6/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      26.768         u_picosoc/resetn0
                                                                                   u_picosoc/N7_3/I2 (GTP_LUT3)
                                   td                    0.185      26.953 r       u_picosoc/N7_3/Z (GTP_LUT3)
                                   net (fanout=232)      0.000      26.953         u_picosoc/reset_n0
                                                                           r       u_picosoc/reset_n_copy_1/D (GTP_DFF)

 Data arrival time                                                  26.953         Logic Levels: 3  
                                                                                   Logic: 0.916ns(36.091%), Route: 1.622ns(63.909%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        24.000      24.000 r                        
 clk_50M                                                 0.000      24.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      24.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      26.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      26.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428      29.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/reset_n_copy_1/CLK (GTP_DFF)
 clock pessimism                                         0.000      29.348                          
 clock uncertainty                                      -0.150      29.198                          

 Setup time                                              0.034      29.232                          

 Data required time                                                 29.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.232                          
 Data arrival time                                                  26.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/reset_cnt[5]/CLK (GTP_DFF)
Endpoint    : u_picosoc/reset_n/D (GTP_DFF)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.933  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_picosoc/reset_cnt[5]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_picosoc/reset_cnt[5]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.291         u_picosoc/reset_cnt [5]
                                                                                   u_picosoc/N2_6/I1 (GTP_LUT5)
                                   td                    0.348       5.639 r       u_picosoc/N2_6/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.244         u_picosoc/resetn0
                                                                                   u_picosoc/N7_3/I2 (GTP_LUT3)
                                   td                    0.172       6.416 f       u_picosoc/N7_3/Z (GTP_LUT3)
                                   net (fanout=232)      0.000       6.416         u_picosoc/reset_n0
                                                                           f       u_picosoc/reset_n/D (GTP_DFF)

 Data arrival time                                                   6.416         Logic Levels: 2  
                                                                                   Logic: 0.843ns(42.129%), Route: 1.158ns(57.871%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/reset_n/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.348                          
 clock uncertainty                                       0.150       5.498                          

 Hold time                                               0.047       5.545                          

 Data required time                                                  5.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.545                          
 Data arrival time                                                   6.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/reset_cnt[5]/CLK (GTP_DFF)
Endpoint    : u_picosoc/reset_n_copy/D (GTP_DFF)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.933  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_picosoc/reset_cnt[5]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_picosoc/reset_cnt[5]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.291         u_picosoc/reset_cnt [5]
                                                                                   u_picosoc/N2_6/I1 (GTP_LUT5)
                                   td                    0.348       5.639 r       u_picosoc/N2_6/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.244         u_picosoc/resetn0
                                                                                   u_picosoc/N7_3/I2 (GTP_LUT3)
                                   td                    0.172       6.416 f       u_picosoc/N7_3/Z (GTP_LUT3)
                                   net (fanout=232)      0.000       6.416         u_picosoc/reset_n0
                                                                           f       u_picosoc/reset_n_copy/D (GTP_DFF)

 Data arrival time                                                   6.416         Logic Levels: 2  
                                                                                   Logic: 0.843ns(42.129%), Route: 1.158ns(57.871%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/reset_n_copy/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.348                          
 clock uncertainty                                       0.150       5.498                          

 Hold time                                               0.047       5.545                          

 Data required time                                                  5.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.545                          
 Data arrival time                                                   6.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/reset_cnt[5]/CLK (GTP_DFF)
Endpoint    : u_picosoc/reset_n_copy_1/D (GTP_DFF)
Path Group  : clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.933  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_picosoc/reset_cnt[5]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_picosoc/reset_cnt[5]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.291         u_picosoc/reset_cnt [5]
                                                                                   u_picosoc/N2_6/I1 (GTP_LUT5)
                                   td                    0.348       5.639 r       u_picosoc/N2_6/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.244         u_picosoc/resetn0
                                                                                   u_picosoc/N7_3/I2 (GTP_LUT3)
                                   td                    0.172       6.416 f       u_picosoc/N7_3/Z (GTP_LUT3)
                                   net (fanout=232)      0.000       6.416         u_picosoc/reset_n0
                                                                           f       u_picosoc/reset_n_copy_1/D (GTP_DFF)

 Data arrival time                                                   6.416         Logic Levels: 2  
                                                                                   Logic: 0.843ns(42.129%), Route: 1.158ns(57.871%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/reset_n_copy_1/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.348                          
 clock uncertainty                                       0.150       5.498                          

 Hold time                                               0.047       5.545                          

 Data required time                                                  5.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.545                          
 Data arrival time                                                   6.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[1]/D (GTP_DFF_E)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.202 r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.758       4.960         hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0]
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N310_7/I4 (GTP_LUT5)
                                   td                    0.311       5.271 f       hdmi_color/ms72xx_ctl/iic_dri_tx/N310_7/Z (GTP_LUT5)
                                   net (fanout=15)       0.745       6.016         hdmi_color/ms72xx_ctl/iic_dri_tx/full_cycle
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N39/I1 (GTP_LUT2)
                                   td                    0.185       6.201 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N39/Z (GTP_LUT2)
                                   net (fanout=10)       0.693       6.894         hdmi_color/ms72xx_ctl/iic_dri_tx/start
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_9/I4 (GTP_LUT5)
                                   td                    0.185       7.079 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_9/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       7.772         hdmi_color/ms72xx_ctl/iic_dri_tx/_N4418
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/I1 (GTP_LUT2)
                                   td                    0.185       7.957 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       8.510         hdmi_color/ms72xx_ctl/iic_dri_tx/_N9240
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_inv[1]/I4 (GTP_LUT5)
                                   td                    0.185       8.695 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_inv[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.695         hdmi_color/ms72xx_ctl/iic_dri_tx/N461 [1]
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[1]/D (GTP_DFF_E)

 Data arrival time                                                   8.695         Logic Levels: 5  
                                                                                   Logic: 1.380ns(28.619%), Route: 3.442ns(71.381%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 clk_50M                                                 0.000     100.210 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.210         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.421 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     103.036         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.125 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958     104.083         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.083                          
 clock uncertainty                                      -0.150     103.933                          

 Setup time                                              0.034     103.967                          

 Data required time                                                103.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.967                          
 Data arrival time                                                   8.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.272                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[4]/D (GTP_DFF_E)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.202 r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.758       4.960         hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0]
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N310_7/I4 (GTP_LUT5)
                                   td                    0.311       5.271 f       hdmi_color/ms72xx_ctl/iic_dri_tx/N310_7/Z (GTP_LUT5)
                                   net (fanout=15)       0.745       6.016         hdmi_color/ms72xx_ctl/iic_dri_tx/full_cycle
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N39/I1 (GTP_LUT2)
                                   td                    0.185       6.201 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N39/Z (GTP_LUT2)
                                   net (fanout=10)       0.693       6.894         hdmi_color/ms72xx_ctl/iic_dri_tx/start
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_9/I4 (GTP_LUT5)
                                   td                    0.185       7.079 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_9/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       7.772         hdmi_color/ms72xx_ctl/iic_dri_tx/_N4418
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/I1 (GTP_LUT2)
                                   td                    0.185       7.957 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       8.510         hdmi_color/ms72xx_ctl/iic_dri_tx/_N9240
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_inv[4]/I4 (GTP_LUT5)
                                   td                    0.185       8.695 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_inv[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.695         hdmi_color/ms72xx_ctl/iic_dri_tx/N461 [4]
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[4]/D (GTP_DFF_E)

 Data arrival time                                                   8.695         Logic Levels: 5  
                                                                                   Logic: 1.380ns(28.619%), Route: 3.442ns(71.381%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 clk_50M                                                 0.000     100.210 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.210         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.421 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     103.036         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.125 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958     104.083         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[4]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.083                          
 clock uncertainty                                      -0.150     103.933                          

 Setup time                                              0.034     103.967                          

 Data required time                                                103.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.967                          
 Data arrival time                                                   8.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.272                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[2]/D (GTP_DFF_E)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.202 r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=10)       0.758       4.960         hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0]
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N310_7/I4 (GTP_LUT5)
                                   td                    0.311       5.271 f       hdmi_color/ms72xx_ctl/iic_dri_tx/N310_7/Z (GTP_LUT5)
                                   net (fanout=15)       0.745       6.016         hdmi_color/ms72xx_ctl/iic_dri_tx/full_cycle
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N39/I1 (GTP_LUT2)
                                   td                    0.185       6.201 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N39/Z (GTP_LUT2)
                                   net (fanout=10)       0.693       6.894         hdmi_color/ms72xx_ctl/iic_dri_tx/start
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_11/I4 (GTP_LUT5)
                                   td                    0.185       7.079 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_11/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       7.809         hdmi_color/ms72xx_ctl/iic_dri_tx/_N4417
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_and[2][1]/I1 (GTP_LUT2)
                                   td                    0.185       7.994 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_and[2][1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       8.458         hdmi_color/ms72xx_ctl/iic_dri_tx/_N9244
                                                                                   hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_or[2]_3/I4 (GTP_LUT5)
                                   td                    0.185       8.643 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_or[2]_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.643         hdmi_color/ms72xx_ctl/iic_dri_tx/N461 [2]
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[2]/D (GTP_DFF_E)

 Data arrival time                                                   8.643         Logic Levels: 5  
                                                                                   Logic: 1.380ns(28.931%), Route: 3.390ns(71.069%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 clk_50M                                                 0.000     100.210 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.210         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.421 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     103.036         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.125 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958     104.083         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.083                          
 clock uncertainty                                      -0.150     103.933                          

 Setup time                                              0.034     103.967                          

 Data required time                                                103.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.967                          
 Data arrival time                                                   8.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.324                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[7]/D (GTP_DFF_E)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.196 f       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.660         hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [7]
                                                                           f       hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.000       3.873                          

 Hold time                                               0.047       3.920                          

 Data required time                                                  3.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.920                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.196 f       hdmi_color/ms72xx_ctl/ms7210_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.660         hdmi_color/ms72xx_ctl/iic_trig_tx
                                                                           f       hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.000       3.873                          

 Hold time                                               0.047       3.920                          

 Data required time                                                  3.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.920                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_2d/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.196 f       hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.660         hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d
                                                                           f       hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.000       3.873                          

 Hold time                                               0.047       3.920                          

 Data required time                                                  3.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.920                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : wav_display_1/v_data[0]/R (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      1.467       4.387         nt_vout_clk      
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.411 f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.314         wav_display_1/q [0]
                                                                                   wav_display_1/N160_9/I0 (GTP_LUT5)
                                   td                    0.217       7.531 r       wav_display_1/N160_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.995         wav_display_1/_N23307
                                                                                   wav_display_1/N160_11/I4 (GTP_LUT5)
                                   td                    0.185       8.180 r       wav_display_1/N160_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.644         wav_display_1/_N23309
                                                                                   wav_display_1/N160_12/I4 (GTP_LUT5)
                                   td                    0.172       8.816 f       wav_display_1/N160_12/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       9.369         wav_display_1/N160
                                                                           f       wav_display_1/v_data[0]/R (GTP_DFF_R)

 Data arrival time                                                   9.369         Logic Levels: 3  
                                                                                   Logic: 2.598ns(52.148%), Route: 2.384ns(47.852%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 clk_50M                                                 0.000       6.736 r       clk_50M (port)   
                                   net (fanout=1)        0.000       6.736         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.947 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       9.562         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.656 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953      10.609         nt_vout_clk      
                                                                           r       wav_display_1/v_data[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      10.609                          
 clock uncertainty                                      -0.150      10.459                          

 Setup time                                             -0.346      10.113                          

 Data required time                                                 10.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.113                          
 Data arrival time                                                   9.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.744                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : wav_display_1/v_data[8]/R (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      1.467       4.387         nt_vout_clk      
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.411 f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.314         wav_display_1/q [0]
                                                                                   wav_display_1/N160_9/I0 (GTP_LUT5)
                                   td                    0.217       7.531 r       wav_display_1/N160_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.995         wav_display_1/_N23307
                                                                                   wav_display_1/N160_11/I4 (GTP_LUT5)
                                   td                    0.185       8.180 r       wav_display_1/N160_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.644         wav_display_1/_N23309
                                                                                   wav_display_1/N160_12/I4 (GTP_LUT5)
                                   td                    0.172       8.816 f       wav_display_1/N160_12/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       9.369         wav_display_1/N160
                                                                           f       wav_display_1/v_data[8]/R (GTP_DFF_R)

 Data arrival time                                                   9.369         Logic Levels: 3  
                                                                                   Logic: 2.598ns(52.148%), Route: 2.384ns(47.852%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 clk_50M                                                 0.000       6.736 r       clk_50M (port)   
                                   net (fanout=1)        0.000       6.736         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.947 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       9.562         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.656 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953      10.609         nt_vout_clk      
                                                                           r       wav_display_1/v_data[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      10.609                          
 clock uncertainty                                      -0.150      10.459                          

 Setup time                                             -0.346      10.113                          

 Data required time                                                 10.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.113                          
 Data arrival time                                                   9.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.744                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : wav_display_1/v_data[10]/R (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      1.467       4.387         nt_vout_clk      
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.411 f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.314         wav_display_1/q [0]
                                                                                   wav_display_1/N160_9/I0 (GTP_LUT5)
                                   td                    0.217       7.531 r       wav_display_1/N160_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.995         wav_display_1/_N23307
                                                                                   wav_display_1/N160_11/I4 (GTP_LUT5)
                                   td                    0.185       8.180 r       wav_display_1/N160_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.644         wav_display_1/_N23309
                                                                                   wav_display_1/N160_12/I4 (GTP_LUT5)
                                   td                    0.172       8.816 f       wav_display_1/N160_12/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       9.369         wav_display_1/N160
                                                                           f       wav_display_1/v_data[10]/R (GTP_DFF_R)

 Data arrival time                                                   9.369         Logic Levels: 3  
                                                                                   Logic: 2.598ns(52.148%), Route: 2.384ns(47.852%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 clk_50M                                                 0.000       6.736 r       clk_50M (port)   
                                   net (fanout=1)        0.000       6.736         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.947 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       9.562         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.656 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953      10.609         nt_vout_clk      
                                                                           r       wav_display_1/v_data[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      10.609                          
 clock uncertainty                                      -0.150      10.459                          

 Setup time                                             -0.346      10.113                          

 Data required time                                                 10.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.113                          
 Data arrival time                                                   9.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.744                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/pattern_vg_1080p/b_out[0]/CLK (GTP_DFF)
Endpoint    : grid_display_1/timing_gen_xy_m0/de_d0/D (GTP_DFF)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       hdmi_color/pattern_vg_1080p/b_out[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.196 f       hdmi_color/pattern_vg_1080p/b_out[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.660         hdmi_r_out[7]    
                                                                           f       grid_display_1/timing_gen_xy_m0/de_d0/D (GTP_DFF)

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       grid_display_1/timing_gen_xy_m0/de_d0/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.000       3.873                          

 Hold time                                               0.047       3.920                          

 Data required time                                                  3.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.920                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/pattern_vg_1080p/hs_out/CLK (GTP_DFF)
Endpoint    : grid_display_1/timing_gen_xy_m0/hs_d0/D (GTP_DFF)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       hdmi_color/pattern_vg_1080p/hs_out/CLK (GTP_DFF)

                                   tco                   0.323       4.196 f       hdmi_color/pattern_vg_1080p/hs_out/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.660         hdmi_hs_out      
                                                                           f       grid_display_1/timing_gen_xy_m0/hs_d0/D (GTP_DFF)

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       grid_display_1/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.000       3.873                          

 Hold time                                               0.047       3.920                          

 Data required time                                                  3.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.920                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_1/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)
Endpoint    : grid_display_1/timing_gen_xy_m0/hs_d1/D (GTP_DFF)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       grid_display_1/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)

                                   tco                   0.323       4.196 f       grid_display_1/timing_gen_xy_m0/hs_d0/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.660         grid_display_1/timing_gen_xy_m0/hs_d0
                                                                           f       grid_display_1/timing_gen_xy_m0/hs_d1/D (GTP_DFF)

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       grid_display_1/timing_gen_xy_m0/hs_d1/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.000       3.873                          

 Hold time                                               0.047       3.920                          

 Data required time                                                  3.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.920                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/sync_vg_1080p/de_out/R (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 clk_50M                                                 0.000   77261.910 r       clk_50M (port)   
                                   net (fanout=1)        0.000   77261.910         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.121 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   77264.736         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   77264.825 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958   77265.783         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   77266.112 r       hdmi_color/rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826   77266.938         hdmi_color/rstn_1ms [1]
                                                                                   hdmi_color/ms72xx_ctl/N0_1/I0 (GTP_LUT5)
                                   td                    0.299   77267.237 f       hdmi_color/ms72xx_ctl/N0_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   77267.237         hdmi_color/ms72xx_ctl/_N24133
                                                                                   hdmi_color/ms72xx_ctl/N0_2/I0 (GTP_MUX2LUT6)
                                   td                    0.000   77267.237 f       hdmi_color/ms72xx_ctl/N0_2/Z (GTP_MUX2LUT6)
                                   net (fanout=15)       0.641   77267.878         hdmi_color/ms72xx_ctl/N0
                                                                           f       hdmi_color/sync_vg_1080p/de_out/R (GTP_DFF_R)

 Data arrival time                                               77267.878         Logic Levels: 2  
                                                                                   Logic: 0.628ns(29.976%), Route: 1.467ns(70.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 clk_50M                                                 0.000   77261.920 r       clk_50M (port)   
                                   net (fanout=1)        0.000   77261.920         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.131 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   77264.746         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   77264.840 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953   77265.793         nt_vout_clk      
                                                                           r       hdmi_color/sync_vg_1080p/de_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   77265.793                          
 clock uncertainty                                      -0.150   77265.643                          

 Setup time                                             -0.346   77265.297                          

 Data required time                                              77265.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77265.297                          
 Data arrival time                                               77267.878                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.581                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/sync_vg_1080p/hs_out/R (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 clk_50M                                                 0.000   77261.910 r       clk_50M (port)   
                                   net (fanout=1)        0.000   77261.910         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.121 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   77264.736         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   77264.825 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958   77265.783         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   77266.112 r       hdmi_color/rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826   77266.938         hdmi_color/rstn_1ms [1]
                                                                                   hdmi_color/ms72xx_ctl/N0_1/I0 (GTP_LUT5)
                                   td                    0.299   77267.237 f       hdmi_color/ms72xx_ctl/N0_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   77267.237         hdmi_color/ms72xx_ctl/_N24133
                                                                                   hdmi_color/ms72xx_ctl/N0_2/I0 (GTP_MUX2LUT6)
                                   td                    0.000   77267.237 f       hdmi_color/ms72xx_ctl/N0_2/Z (GTP_MUX2LUT6)
                                   net (fanout=15)       0.641   77267.878         hdmi_color/ms72xx_ctl/N0
                                                                           f       hdmi_color/sync_vg_1080p/hs_out/R (GTP_DFF_R)

 Data arrival time                                               77267.878         Logic Levels: 2  
                                                                                   Logic: 0.628ns(29.976%), Route: 1.467ns(70.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 clk_50M                                                 0.000   77261.920 r       clk_50M (port)   
                                   net (fanout=1)        0.000   77261.920         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.131 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   77264.746         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   77264.840 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953   77265.793         nt_vout_clk      
                                                                           r       hdmi_color/sync_vg_1080p/hs_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   77265.793                          
 clock uncertainty                                      -0.150   77265.643                          

 Setup time                                             -0.346   77265.297                          

 Data required time                                              77265.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77265.297                          
 Data arrival time                                               77267.878                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.581                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/sync_vg_1080p/v_count[0]/R (GTP_DFF_RE)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 clk_50M                                                 0.000   77261.910 r       clk_50M (port)   
                                   net (fanout=1)        0.000   77261.910         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.121 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   77264.736         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   77264.825 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958   77265.783         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329   77266.112 r       hdmi_color/rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826   77266.938         hdmi_color/rstn_1ms [1]
                                                                                   hdmi_color/ms72xx_ctl/N0_1/I0 (GTP_LUT5)
                                   td                    0.299   77267.237 f       hdmi_color/ms72xx_ctl/N0_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   77267.237         hdmi_color/ms72xx_ctl/_N24133
                                                                                   hdmi_color/ms72xx_ctl/N0_2/I0 (GTP_MUX2LUT6)
                                   td                    0.000   77267.237 f       hdmi_color/ms72xx_ctl/N0_2/Z (GTP_MUX2LUT6)
                                   net (fanout=15)       0.641   77267.878         hdmi_color/ms72xx_ctl/N0
                                                                           f       hdmi_color/sync_vg_1080p/v_count[0]/R (GTP_DFF_RE)

 Data arrival time                                               77267.878         Logic Levels: 2  
                                                                                   Logic: 0.628ns(29.976%), Route: 1.467ns(70.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 clk_50M                                                 0.000   77261.920 r       clk_50M (port)   
                                   net (fanout=1)        0.000   77261.920         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   77263.131 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   77264.746         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   77264.840 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953   77265.793         nt_vout_clk      
                                                                           r       hdmi_color/sync_vg_1080p/v_count[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   77265.793                          
 clock uncertainty                                      -0.150   77265.643                          

 Setup time                                             -0.346   77265.297                          

 Data required time                                              77265.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77265.297                          
 Data arrival time                                               77267.878                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.581                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/sync_vg_1080p/h_count[8]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.196 f       hdmi_color/rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826       5.022         hdmi_color/rstn_1ms [0]
                                                                                   hdmi_color/sync_vg_1080p/h_count[8]_1/I0 (GTP_LUT5)
                                   td                    0.265       5.287 r       hdmi_color/sync_vg_1080p/h_count[8]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.287         hdmi_color/sync_vg_1080p/_N24140
                                                                                   hdmi_color/sync_vg_1080p/h_count[8]_3/I1 (GTP_MUX2LUT6)
                                   td                    0.000       5.287 r       hdmi_color/sync_vg_1080p/h_count[8]_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.287         hdmi_color/sync_vg_1080p/h_count[8]_1
                                                                           r       hdmi_color/sync_vg_1080p/h_count[8]/D (GTP_DFF_R)

 Data arrival time                                                   5.287         Logic Levels: 2  
                                                                                   Logic: 0.588ns(41.584%), Route: 0.826ns(58.416%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       hdmi_color/sync_vg_1080p/h_count[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.150       4.023                          

 Hold time                                               0.039       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   5.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.225                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/sync_vg_1080p/h_count[9]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.196 f       hdmi_color/rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826       5.022         hdmi_color/rstn_1ms [0]
                                                                                   hdmi_color/sync_vg_1080p/h_count[9]_1/I0 (GTP_LUT5)
                                   td                    0.265       5.287 r       hdmi_color/sync_vg_1080p/h_count[9]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.287         hdmi_color/sync_vg_1080p/_N24142
                                                                                   hdmi_color/sync_vg_1080p/h_count[9]_3/I1 (GTP_MUX2LUT6)
                                   td                    0.000       5.287 r       hdmi_color/sync_vg_1080p/h_count[9]_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.287         hdmi_color/sync_vg_1080p/h_count[9]_1
                                                                           r       hdmi_color/sync_vg_1080p/h_count[9]/D (GTP_DFF_R)

 Data arrival time                                                   5.287         Logic Levels: 2  
                                                                                   Logic: 0.588ns(41.584%), Route: 0.826ns(58.416%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       hdmi_color/sync_vg_1080p/h_count[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.150       4.023                          

 Hold time                                               0.039       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   5.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.225                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/sync_vg_1080p/h_count[10]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.196 f       hdmi_color/rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826       5.022         hdmi_color/rstn_1ms [0]
                                                                                   hdmi_color/sync_vg_1080p/h_count[10]_1/I0 (GTP_LUT5)
                                   td                    0.265       5.287 r       hdmi_color/sync_vg_1080p/h_count[10]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.287         hdmi_color/sync_vg_1080p/_N24146
                                                                                   hdmi_color/sync_vg_1080p/h_count[10]_3/I1 (GTP_MUX2LUT6)
                                   td                    0.000       5.287 r       hdmi_color/sync_vg_1080p/h_count[10]_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.287         hdmi_color/sync_vg_1080p/h_count[10]_1
                                                                           r       hdmi_color/sync_vg_1080p/h_count[10]/D (GTP_DFF_R)

 Data arrival time                                                   5.287         Logic Levels: 2  
                                                                                   Logic: 0.588ns(41.584%), Route: 0.826ns(58.416%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       hdmi_color/sync_vg_1080p/h_count[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.150       4.023                          

 Hold time                                               0.039       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   5.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.225                          
====================================================================================================

====================================================================================================

Startpoint  : par_hor[1]/CLK (GTP_DFF_R)
Endpoint    : wav_display_1/rdaddress[9]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       262.694     262.694 r                        
 clk_50M                                                 0.000     262.694 r       clk_50M (port)   
                                   net (fanout=1)        0.000     262.694         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     263.905 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     265.520         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     265.614 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771     266.385         clk_118_8        
                                                                           r       par_hor[1]/CLK (GTP_DFF_R)

                                   tco                   0.329     266.714 r       par_hor[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464     267.178         par_hor[1]       
                                                                                   wav_display_1/N40_2/I2 (GTP_LUT5CARRY)
                                   td                    0.366     267.544 f       wav_display_1/N40_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.544         wav_display_1/_N3098
                                                                                   wav_display_1/N40_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.574 r       wav_display_1/N40_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.574         wav_display_1/_N3099
                                                                                   wav_display_1/N40_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.604 r       wav_display_1/N40_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.604         wav_display_1/_N3100
                                                                                   wav_display_1/N40_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.634 r       wav_display_1/N40_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.634         wav_display_1/_N3101
                                                                                   wav_display_1/N40_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.664 r       wav_display_1/N40_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.664         wav_display_1/_N3102
                                                                                   wav_display_1/N40_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.694 r       wav_display_1/N40_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.694         wav_display_1/_N3103
                                                                                   wav_display_1/N40_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.724 r       wav_display_1/N40_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.724         wav_display_1/_N3104
                                                                                   wav_display_1/N40_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.754 r       wav_display_1/N40_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.754         wav_display_1/_N3105
                                                                                   wav_display_1/N40_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236     267.990 r       wav_display_1/N40_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.990         wav_display_1/N40 [9]
                                                                           r       wav_display_1/rdaddress[9]/D (GTP_DFF_R)

 Data arrival time                                                 267.990         Logic Levels: 9  
                                                                                   Logic: 1.141ns(71.090%), Route: 0.464ns(28.910%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       262.704     262.704 r                        
 clk_50M                                                 0.000     262.704 r       clk_50M (port)   
                                   net (fanout=1)        0.000     262.704         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     263.915 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     265.530         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     265.624 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953     266.577         nt_vout_clk      
                                                                           r       wav_display_1/rdaddress[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     266.577                          
 clock uncertainty                                      -0.150     266.427                          

 Setup time                                              0.034     266.461                          

 Data required time                                                266.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                266.461                          
 Data arrival time                                                 267.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.529                          
====================================================================================================

====================================================================================================

Startpoint  : par_hor[1]/CLK (GTP_DFF_R)
Endpoint    : wav_display_1/rdaddress[8]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       262.694     262.694 r                        
 clk_50M                                                 0.000     262.694 r       clk_50M (port)   
                                   net (fanout=1)        0.000     262.694         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     263.905 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     265.520         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     265.614 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771     266.385         clk_118_8        
                                                                           r       par_hor[1]/CLK (GTP_DFF_R)

                                   tco                   0.329     266.714 r       par_hor[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464     267.178         par_hor[1]       
                                                                                   wav_display_1/N40_2/I2 (GTP_LUT5CARRY)
                                   td                    0.366     267.544 f       wav_display_1/N40_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.544         wav_display_1/_N3098
                                                                                   wav_display_1/N40_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.574 r       wav_display_1/N40_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.574         wav_display_1/_N3099
                                                                                   wav_display_1/N40_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.604 r       wav_display_1/N40_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.604         wav_display_1/_N3100
                                                                                   wav_display_1/N40_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.634 r       wav_display_1/N40_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.634         wav_display_1/_N3101
                                                                                   wav_display_1/N40_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.664 r       wav_display_1/N40_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.664         wav_display_1/_N3102
                                                                                   wav_display_1/N40_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.694 r       wav_display_1/N40_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.694         wav_display_1/_N3103
                                                                                   wav_display_1/N40_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.724 r       wav_display_1/N40_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.724         wav_display_1/_N3104
                                                                                   wav_display_1/N40_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236     267.960 r       wav_display_1/N40_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.960         wav_display_1/N40 [8]
                                                                           r       wav_display_1/rdaddress[8]/D (GTP_DFF_R)

 Data arrival time                                                 267.960         Logic Levels: 8  
                                                                                   Logic: 1.111ns(70.540%), Route: 0.464ns(29.460%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       262.704     262.704 r                        
 clk_50M                                                 0.000     262.704 r       clk_50M (port)   
                                   net (fanout=1)        0.000     262.704         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     263.915 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     265.530         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     265.624 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953     266.577         nt_vout_clk      
                                                                           r       wav_display_1/rdaddress[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     266.577                          
 clock uncertainty                                      -0.150     266.427                          

 Setup time                                              0.034     266.461                          

 Data required time                                                266.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                266.461                          
 Data arrival time                                                 267.960                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.499                          
====================================================================================================

====================================================================================================

Startpoint  : par_hor[1]/CLK (GTP_DFF_R)
Endpoint    : wav_display_1/rdaddress[7]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       262.694     262.694 r                        
 clk_50M                                                 0.000     262.694 r       clk_50M (port)   
                                   net (fanout=1)        0.000     262.694         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     263.905 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     265.520         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     265.614 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771     266.385         clk_118_8        
                                                                           r       par_hor[1]/CLK (GTP_DFF_R)

                                   tco                   0.329     266.714 r       par_hor[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464     267.178         par_hor[1]       
                                                                                   wav_display_1/N40_2/I2 (GTP_LUT5CARRY)
                                   td                    0.366     267.544 f       wav_display_1/N40_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.544         wav_display_1/_N3098
                                                                                   wav_display_1/N40_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.574 r       wav_display_1/N40_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.574         wav_display_1/_N3099
                                                                                   wav_display_1/N40_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.604 r       wav_display_1/N40_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.604         wav_display_1/_N3100
                                                                                   wav_display_1/N40_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.634 r       wav_display_1/N40_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.634         wav_display_1/_N3101
                                                                                   wav_display_1/N40_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.664 r       wav_display_1/N40_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.664         wav_display_1/_N3102
                                                                                   wav_display_1/N40_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     267.694 r       wav_display_1/N40_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.694         wav_display_1/_N3103
                                                                                   wav_display_1/N40_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236     267.930 r       wav_display_1/N40_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     267.930         wav_display_1/N40 [7]
                                                                           r       wav_display_1/rdaddress[7]/D (GTP_DFF_R)

 Data arrival time                                                 267.930         Logic Levels: 7  
                                                                                   Logic: 1.081ns(69.968%), Route: 0.464ns(30.032%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       262.704     262.704 r                        
 clk_50M                                                 0.000     262.704 r       clk_50M (port)   
                                   net (fanout=1)        0.000     262.704         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     263.915 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     265.530         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     265.624 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953     266.577         nt_vout_clk      
                                                                           r       wav_display_1/rdaddress[7]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     266.577                          
 clock uncertainty                                      -0.150     266.427                          

 Setup time                                              0.034     266.461                          

 Data required time                                                266.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                266.461                          
 Data arrival time                                                 267.930                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.469                          
====================================================================================================

====================================================================================================

Startpoint  : par_hor[0]/CLK (GTP_DFF_S)
Endpoint    : wav_display_1/rdaddress[0]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       par_hor[0]/CLK (GTP_DFF_S)

                                   tco                   0.323       4.014 f       par_hor[0]/Q (GTP_DFF_S)
                                   net (fanout=2)        0.553       4.567         par_hor[0]       
                                                                                   wav_display_1/N40_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.817 r       wav_display_1/N40_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.817         wav_display_1/N40 [0]
                                                                           r       wav_display_1/rdaddress[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.817         Logic Levels: 1  
                                                                                   Logic: 0.573ns(50.888%), Route: 0.553ns(49.112%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       wav_display_1/rdaddress[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.150       4.023                          

 Hold time                                               0.039       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.755                          
====================================================================================================

====================================================================================================

Startpoint  : par_hor[0]/CLK (GTP_DFF_S)
Endpoint    : wav_display_1/rdaddress[1]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       par_hor[0]/CLK (GTP_DFF_S)

                                   tco                   0.323       4.014 f       par_hor[0]/Q (GTP_DFF_S)
                                   net (fanout=2)        0.553       4.567         par_hor[0]       
                                                                                   wav_display_1/N40_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.817 r       wav_display_1/N40_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.817         wav_display_1/N40 [1]
                                                                           r       wav_display_1/rdaddress[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.817         Logic Levels: 1  
                                                                                   Logic: 0.573ns(50.888%), Route: 0.553ns(49.112%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       wav_display_1/rdaddress[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.150       4.023                          

 Hold time                                               0.039       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.755                          
====================================================================================================

====================================================================================================

Startpoint  : par_hor[2]/CLK (GTP_DFF_R)
Endpoint    : wav_display_1/rdaddress[2]/D (GTP_DFF_R)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       par_hor[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.014 f       par_hor[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.478         par_hor[2]       
                                                                                   wav_display_1/N40_3/I1 (GTP_LUT5CARRY)
                                   td                    0.390       4.868 r       wav_display_1/N40_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.868         wav_display_1/N40 [2]
                                                                           r       wav_display_1/rdaddress[2]/D (GTP_DFF_R)

 Data arrival time                                                   4.868         Logic Levels: 1  
                                                                                   Logic: 0.713ns(60.578%), Route: 0.464ns(39.422%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       wav_display_1/rdaddress[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.150       4.023                          

 Hold time                                               0.039       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_addr[0]/CLK (GTP_DFF)
Endpoint    : rom_addr[13]/D (GTP_DFF_C)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.790
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       u_rom_addr[0]/CLK (GTP_DFF)

                                   tco                   0.329       4.020 r       u_rom_addr[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.484         u_rom_addr[0]    
                                                                                   N189_1/I1 (GTP_LUT5CARRY)
                                   td                    0.366       4.850 f       N189_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.850         _N2033           
                                                                                   N189_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.880 r       N189_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.880         _N2034           
                                                                                   N189_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.910 r       N189_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.910         _N2035           
                                                                                   N189_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.940 r       N189_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.940         _N2036           
                                                                                   N189_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.970 r       N189_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.970         _N2037           
                                                                                   N189_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.000 r       N189_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.000         _N2038           
                                                                                   N189_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.030 r       N189_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.030         _N2039           
                                                                                   N189_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.060 r       N189_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         _N2040           
                                                                                   N189_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.090 r       N189_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.090         _N2041           
                                                                                   N189_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.120 r       N189_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.120         _N2042           
                                                                                   N189_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.150 r       N189_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.150         _N2043           
                                                                                   N189_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.180 r       N189_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.180         _N2044           
                                                                                   N189_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.210 r       N189_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.210         _N2045           
                                                                                   N189_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.446 r       N189_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.446         N269[13]         
                                                                           r       rom_addr[13]/D (GTP_DFF_C)

 Data arrival time                                                   5.446         Logic Levels: 14 
                                                                                   Logic: 1.291ns(73.561%), Route: 0.464ns(26.439%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         4.237       4.237 f                        
 clk_50M                                                 0.000       4.237 f       clk_50M (port)   
                                   net (fanout=1)        0.000       4.237         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312       5.549 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       7.164         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       7.256 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000       7.256         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000       7.256 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771       8.027         N268             
                                                                           r       rom_addr[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.027                          
 clock uncertainty                                      -0.150       7.877                          

 Setup time                                              0.034       7.911                          

 Data required time                                                  7.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.911                          
 Data arrival time                                                   5.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_addr[0]/CLK (GTP_DFF)
Endpoint    : rom_addr[12]/D (GTP_DFF_C)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.790
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       u_rom_addr[0]/CLK (GTP_DFF)

                                   tco                   0.329       4.020 r       u_rom_addr[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.484         u_rom_addr[0]    
                                                                                   N189_1/I1 (GTP_LUT5CARRY)
                                   td                    0.366       4.850 f       N189_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.850         _N2033           
                                                                                   N189_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.880 r       N189_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.880         _N2034           
                                                                                   N189_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.910 r       N189_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.910         _N2035           
                                                                                   N189_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.940 r       N189_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.940         _N2036           
                                                                                   N189_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.970 r       N189_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.970         _N2037           
                                                                                   N189_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.000 r       N189_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.000         _N2038           
                                                                                   N189_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.030 r       N189_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.030         _N2039           
                                                                                   N189_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.060 r       N189_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         _N2040           
                                                                                   N189_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.090 r       N189_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.090         _N2041           
                                                                                   N189_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.120 r       N189_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.120         _N2042           
                                                                                   N189_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.150 r       N189_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.150         _N2043           
                                                                                   N189_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.180 r       N189_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.180         _N2044           
                                                                                   N189_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.416 r       N189_13/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.416         N269[12]         
                                                                           r       rom_addr[12]/D (GTP_DFF_C)

 Data arrival time                                                   5.416         Logic Levels: 13 
                                                                                   Logic: 1.261ns(73.101%), Route: 0.464ns(26.899%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         4.237       4.237 f                        
 clk_50M                                                 0.000       4.237 f       clk_50M (port)   
                                   net (fanout=1)        0.000       4.237         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312       5.549 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       7.164         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       7.256 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000       7.256         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000       7.256 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771       8.027         N268             
                                                                           r       rom_addr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.027                          
 clock uncertainty                                      -0.150       7.877                          

 Setup time                                              0.034       7.911                          

 Data required time                                                  7.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.911                          
 Data arrival time                                                   5.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_addr[0]/CLK (GTP_DFF)
Endpoint    : rom_addr[11]/D (GTP_DFF_C)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.790
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       u_rom_addr[0]/CLK (GTP_DFF)

                                   tco                   0.329       4.020 r       u_rom_addr[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.484         u_rom_addr[0]    
                                                                                   N189_1/I1 (GTP_LUT5CARRY)
                                   td                    0.366       4.850 f       N189_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.850         _N2033           
                                                                                   N189_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.880 r       N189_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.880         _N2034           
                                                                                   N189_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.910 r       N189_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.910         _N2035           
                                                                                   N189_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.940 r       N189_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.940         _N2036           
                                                                                   N189_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.970 r       N189_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.970         _N2037           
                                                                                   N189_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.000 r       N189_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.000         _N2038           
                                                                                   N189_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.030 r       N189_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.030         _N2039           
                                                                                   N189_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.060 r       N189_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         _N2040           
                                                                                   N189_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.090 r       N189_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.090         _N2041           
                                                                                   N189_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.120 r       N189_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.120         _N2042           
                                                                                   N189_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.150 r       N189_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.150         _N2043           
                                                                                   N189_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.386 r       N189_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.386         N269[11]         
                                                                           r       rom_addr[11]/D (GTP_DFF_C)

 Data arrival time                                                   5.386         Logic Levels: 12 
                                                                                   Logic: 1.231ns(72.625%), Route: 0.464ns(27.375%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         4.237       4.237 f                        
 clk_50M                                                 0.000       4.237 f       clk_50M (port)   
                                   net (fanout=1)        0.000       4.237         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312       5.549 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       7.164         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       7.256 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000       7.256         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000       7.256 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771       8.027         N268             
                                                                           r       rom_addr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.027                          
 clock uncertainty                                      -0.150       7.877                          

 Setup time                                              0.034       7.911                          

 Data required time                                                  7.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.911                          
 Data arrival time                                                   5.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.525                          
====================================================================================================

====================================================================================================

Startpoint  : rom_data_out[0]/CLK (GTP_DFF)
Endpoint    : data_wave[0]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       rom_data_out[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.014 f       rom_data_out[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       4.567         nt_da_data_out[0]
                                                                                   N262_2[0]/I1 (GTP_LUT4)
                                   td                    0.285       4.852 f       N262_2[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.852         N262[0]          
                                                                           f       data_wave[0]/D (GTP_DFF)

 Data arrival time                                                   4.852         Logic Levels: 1  
                                                                                   Logic: 0.608ns(52.369%), Route: 0.553ns(47.631%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       data_wave[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Hold time                                               0.047       3.738                          

 Data required time                                                  3.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.738                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.114                          
====================================================================================================

====================================================================================================

Startpoint  : rom_data_out[1]/CLK (GTP_DFF)
Endpoint    : data_wave[1]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       rom_data_out[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.014 f       rom_data_out[1]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       4.567         nt_da_data_out[1]
                                                                                   N262_2[1]/I1 (GTP_LUT4)
                                   td                    0.285       4.852 f       N262_2[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.852         N262[1]          
                                                                           f       data_wave[1]/D (GTP_DFF)

 Data arrival time                                                   4.852         Logic Levels: 1  
                                                                                   Logic: 0.608ns(52.369%), Route: 0.553ns(47.631%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       data_wave[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Hold time                                               0.047       3.738                          

 Data required time                                                  3.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.738                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.114                          
====================================================================================================

====================================================================================================

Startpoint  : rom_data_out[2]/CLK (GTP_DFF)
Endpoint    : data_wave[2]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       rom_data_out[2]/CLK (GTP_DFF)

                                   tco                   0.323       4.014 f       rom_data_out[2]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       4.567         nt_da_data_out[2]
                                                                                   N262_2[2]/I1 (GTP_LUT4)
                                   td                    0.285       4.852 f       N262_2[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.852         N262[2]          
                                                                           f       data_wave[2]/D (GTP_DFF)

 Data arrival time                                                   4.852         Logic Levels: 1  
                                                                                   Logic: 0.608ns(52.369%), Route: 0.553ns(47.631%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771       3.691         clk_118_8        
                                                                           r       data_wave[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Hold time                                               0.047       3.738                          

 Data required time                                                  3.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.738                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.114                          
====================================================================================================

====================================================================================================

Startpoint  : mode_3_wave[1]/CLK (GTP_DFF_CE)
Endpoint    : rom_data_out[0]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                         7330.000    7330.000 f                        
 clk_50M                                                 0.000    7330.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000    7330.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    7331.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000    7331.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000    7331.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204    7334.516         N234             
                                                                           r       mode_3_wave[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329    7334.845 r       mode_3_wave[1]/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.745    7335.590         mode_3_wave[1]   
                                                                                   N147_2[0]/I3 (GTP_LUT5M)
                                   td                    0.433    7336.023 f       N147_2[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    7336.023         N147[0]          
                                                                           f       rom_data_out[0]/D (GTP_DFF)

 Data arrival time                                                7336.023         Logic Levels: 1  
                                                                                   Logic: 0.762ns(50.564%), Route: 0.745ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      7330.010    7330.010 r                        
 clk_50M                                                 0.000    7330.010 r       clk_50M (port)   
                                   net (fanout=1)        0.000    7330.010         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    7331.221 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    7332.836         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    7332.930 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    7333.701         clk_118_8        
                                                                           r       rom_data_out[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000    7333.701                          
 clock uncertainty                                      -0.150    7333.551                          

 Setup time                                              0.034    7333.585                          

 Data required time                                               7333.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                               7333.585                          
 Data arrival time                                                7336.023                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.438                          
====================================================================================================

====================================================================================================

Startpoint  : mode_3_wave[1]/CLK (GTP_DFF_CE)
Endpoint    : rom_data_out[1]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                         7330.000    7330.000 f                        
 clk_50M                                                 0.000    7330.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000    7330.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    7331.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000    7331.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000    7331.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204    7334.516         N234             
                                                                           r       mode_3_wave[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329    7334.845 r       mode_3_wave[1]/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.745    7335.590         mode_3_wave[1]   
                                                                                   N147_2[1]/I3 (GTP_LUT5M)
                                   td                    0.433    7336.023 f       N147_2[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    7336.023         N147[1]          
                                                                           f       rom_data_out[1]/D (GTP_DFF)

 Data arrival time                                                7336.023         Logic Levels: 1  
                                                                                   Logic: 0.762ns(50.564%), Route: 0.745ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      7330.010    7330.010 r                        
 clk_50M                                                 0.000    7330.010 r       clk_50M (port)   
                                   net (fanout=1)        0.000    7330.010         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    7331.221 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    7332.836         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    7332.930 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    7333.701         clk_118_8        
                                                                           r       rom_data_out[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000    7333.701                          
 clock uncertainty                                      -0.150    7333.551                          

 Setup time                                              0.034    7333.585                          

 Data required time                                               7333.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                               7333.585                          
 Data arrival time                                                7336.023                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.438                          
====================================================================================================

====================================================================================================

Startpoint  : mode_3_wave[1]/CLK (GTP_DFF_CE)
Endpoint    : rom_data_out[2]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                         7330.000    7330.000 f                        
 clk_50M                                                 0.000    7330.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000    7330.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    7331.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000    7331.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000    7331.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204    7334.516         N234             
                                                                           r       mode_3_wave[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329    7334.845 r       mode_3_wave[1]/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.745    7335.590         mode_3_wave[1]   
                                                                                   N147_2[2]/I3 (GTP_LUT5M)
                                   td                    0.433    7336.023 f       N147_2[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    7336.023         N147[2]          
                                                                           f       rom_data_out[2]/D (GTP_DFF)

 Data arrival time                                                7336.023         Logic Levels: 1  
                                                                                   Logic: 0.762ns(50.564%), Route: 0.745ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      7330.010    7330.010 r                        
 clk_50M                                                 0.000    7330.010 r       clk_50M (port)   
                                   net (fanout=1)        0.000    7330.010         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    7331.221 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    7332.836         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    7332.930 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    7333.701         clk_118_8        
                                                                           r       rom_data_out[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000    7333.701                          
 clock uncertainty                                      -0.150    7333.551                          

 Setup time                                              0.034    7333.585                          

 Data required time                                               7333.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                               7333.585                          
 Data arrival time                                                7336.023                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.438                          
====================================================================================================

====================================================================================================

Startpoint  : mode_7_hor[0]/CLK (GTP_DFF_CE)
Endpoint    : par_hor[0]/D (GTP_DFF_S)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                        12550.000   12550.000 f                        
 clk_50M                                                 0.000   12550.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000   12550.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312   12551.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000   12551.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000   12551.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204   12554.516         N234             
                                                                           r       mode_7_hor[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323   12554.839 f       mode_7_hor[0]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693   12555.532         mode_7_hor[0]    
                                                                                   N209/I0 (GTP_LUT1)
                                   td                    0.172   12555.704 f       N209/Z (GTP_LUT1)
                                   net (fanout=1)        0.000   12555.704         N135[0]          
                                                                           f       par_hor[0]/D (GTP_DFF_S)

 Data arrival time                                               12555.704         Logic Levels: 1  
                                                                                   Logic: 0.495ns(41.667%), Route: 0.693ns(58.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     12549.994   12549.994 r                        
 clk_50M                                                 0.000   12549.994 r       clk_50M (port)   
                                   net (fanout=1)        0.000   12549.994         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   12551.205 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   12552.820         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   12552.914 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   12553.685         clk_118_8        
                                                                           r       par_hor[0]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000   12553.685                          
 clock uncertainty                                       0.150   12553.835                          

 Hold time                                               0.047   12553.882                          

 Data required time                                              12553.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                              12553.882                          
 Data arrival time                                               12555.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.822                          
====================================================================================================

====================================================================================================

Startpoint  : mode_7_hor[1]/CLK (GTP_DFF_CE)
Endpoint    : par_hor[1]/D (GTP_DFF_R)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                        12550.000   12550.000 f                        
 clk_50M                                                 0.000   12550.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000   12550.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312   12551.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000   12551.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000   12551.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204   12554.516         N234             
                                                                           r       mode_7_hor[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323   12554.839 f       mode_7_hor[1]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670   12555.509         mode_7_hor[1]    
                                                                                   N135_sum1/I1 (GTP_LUT2)
                                   td                    0.217   12555.726 f       N135_sum1/Z (GTP_LUT2)
                                   net (fanout=2)        0.000   12555.726         N135[1]          
                                                                           f       par_hor[1]/D (GTP_DFF_R)

 Data arrival time                                               12555.726         Logic Levels: 1  
                                                                                   Logic: 0.540ns(44.628%), Route: 0.670ns(55.372%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     12549.994   12549.994 r                        
 clk_50M                                                 0.000   12549.994 r       clk_50M (port)   
                                   net (fanout=1)        0.000   12549.994         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   12551.205 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   12552.820         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   12552.914 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   12553.685         clk_118_8        
                                                                           r       par_hor[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   12553.685                          
 clock uncertainty                                       0.150   12553.835                          

 Hold time                                               0.047   12553.882                          

 Data required time                                              12553.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                              12553.882                          
 Data arrival time                                               12555.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.844                          
====================================================================================================

====================================================================================================

Startpoint  : mode_7_hor[1]/CLK (GTP_DFF_CE)
Endpoint    : par_hor[2]/D (GTP_DFF_R)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (falling edge)                        12550.000   12550.000 f                        
 clk_50M                                                 0.000   12550.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000   12550.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312   12551.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000   12551.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000   12551.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204   12554.516         N234             
                                                                           r       mode_7_hor[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323   12554.839 f       mode_7_hor[1]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670   12555.509         mode_7_hor[1]    
                                                                                   N229/I1 (GTP_LUT2)
                                   td                    0.217   12555.726 f       N229/Z (GTP_LUT2)
                                   net (fanout=1)        0.000   12555.726         N229             
                                                                           f       par_hor[2]/D (GTP_DFF_R)

 Data arrival time                                               12555.726         Logic Levels: 1  
                                                                                   Logic: 0.540ns(44.628%), Route: 0.670ns(55.372%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     12549.994   12549.994 r                        
 clk_50M                                                 0.000   12549.994 r       clk_50M (port)   
                                   net (fanout=1)        0.000   12549.994         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   12551.205 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   12552.820         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094   12552.914 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771   12553.685         clk_118_8        
                                                                           r       par_hor[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000   12553.685                          
 clock uncertainty                                       0.150   12553.835                          

 Hold time                                               0.047   12553.882                          

 Data required time                                              12553.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                              12553.882                          
 Data arrival time                                               12555.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : rom_data_out[0]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4720.000    4720.000 r                        
 clk_50M                                                 0.000    4720.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4720.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4721.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4722.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4722.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    4724.127         clk_125M         
                                                                           r       u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.063    4726.190 f       u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.903    4727.093         rom_data_out_tri[0]
                                                                                   N147_2[0]/I2 (GTP_LUT5M)
                                   td                    0.430    4727.523 f       N147_2[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    4727.523         N147[0]          
                                                                           f       rom_data_out[0]/D (GTP_DFF)

 Data arrival time                                                4727.523         Logic Levels: 1  
                                                                                   Logic: 2.493ns(73.410%), Route: 0.903ns(26.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4720.018    4720.018 r                        
 clk_50M                                                 0.000    4720.018 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4720.018         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4721.229 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4722.844         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4722.938 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    4723.709         clk_118_8        
                                                                           r       rom_data_out[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000    4723.709                          
 clock uncertainty                                      -0.150    4723.559                          

 Setup time                                              0.034    4723.593                          

 Data required time                                               4723.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4723.593                          
 Data arrival time                                                4727.523                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : rom_data_out[1]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4720.000    4720.000 r                        
 clk_50M                                                 0.000    4720.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4720.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4721.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4722.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4722.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    4724.127         clk_125M         
                                                                           r       u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.063    4726.190 f       u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.903    4727.093         rom_data_out_tri[1]
                                                                                   N147_2[1]/I2 (GTP_LUT5M)
                                   td                    0.430    4727.523 f       N147_2[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    4727.523         N147[1]          
                                                                           f       rom_data_out[1]/D (GTP_DFF)

 Data arrival time                                                4727.523         Logic Levels: 1  
                                                                                   Logic: 2.493ns(73.410%), Route: 0.903ns(26.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4720.018    4720.018 r                        
 clk_50M                                                 0.000    4720.018 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4720.018         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4721.229 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4722.844         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4722.938 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    4723.709         clk_118_8        
                                                                           r       rom_data_out[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000    4723.709                          
 clock uncertainty                                      -0.150    4723.559                          

 Setup time                                              0.034    4723.593                          

 Data required time                                               4723.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4723.593                          
 Data arrival time                                                4727.523                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : rom_data_out[2]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4720.000    4720.000 r                        
 clk_50M                                                 0.000    4720.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4720.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4721.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4722.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4722.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    4724.127         clk_125M         
                                                                           r       u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.063    4726.190 f       u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=1)        0.903    4727.093         rom_data_out_tri[2]
                                                                                   N147_2[2]/I2 (GTP_LUT5M)
                                   td                    0.430    4727.523 f       N147_2[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    4727.523         N147[2]          
                                                                           f       rom_data_out[2]/D (GTP_DFF)

 Data arrival time                                                4727.523         Logic Levels: 1  
                                                                                   Logic: 2.493ns(73.410%), Route: 0.903ns(26.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4720.018    4720.018 r                        
 clk_50M                                                 0.000    4720.018 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4720.018         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4721.229 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4722.844         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4722.938 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    4723.709         clk_118_8        
                                                                           r       rom_data_out[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000    4723.709                          
 clock uncertainty                                      -0.150    4723.559                          

 Setup time                                              0.034    4723.593                          

 Data required time                                               4723.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4723.593                          
 Data arrival time                                                4727.523                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : rom_data_out[0]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      5864.000    5864.000 r                        
 clk_50M                                                 0.000    5864.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    5864.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    5865.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    5866.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    5866.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    5868.127         clk_125M         
                                                                           r       u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.045    5870.172 r       u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.903    5871.075         rom_data_out_squ[0]
                                                                                   N147_2[0]/I0 (GTP_LUT5M)
                                   td                    0.250    5871.325 r       N147_2[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    5871.325         N147[0]          
                                                                           r       rom_data_out[0]/D (GTP_DFF)

 Data arrival time                                                5871.325         Logic Levels: 1  
                                                                                   Logic: 2.295ns(71.764%), Route: 0.903ns(28.236%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      5864.008    5864.008 r                        
 clk_50M                                                 0.000    5864.008 r       clk_50M (port)   
                                   net (fanout=1)        0.000    5864.008         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    5865.219 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    5866.834         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    5866.928 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    5867.699         clk_118_8        
                                                                           r       rom_data_out[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000    5867.699                          
 clock uncertainty                                       0.150    5867.849                          

 Hold time                                               0.039    5867.888                          

 Data required time                                               5867.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                               5867.888                          
 Data arrival time                                                5871.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : rom_data_out[1]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      5864.000    5864.000 r                        
 clk_50M                                                 0.000    5864.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    5864.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    5865.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    5866.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    5866.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    5868.127         clk_125M         
                                                                           r       u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.045    5870.172 r       u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.903    5871.075         rom_data_out_squ[1]
                                                                                   N147_2[1]/I0 (GTP_LUT5M)
                                   td                    0.250    5871.325 r       N147_2[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    5871.325         N147[1]          
                                                                           r       rom_data_out[1]/D (GTP_DFF)

 Data arrival time                                                5871.325         Logic Levels: 1  
                                                                                   Logic: 2.295ns(71.764%), Route: 0.903ns(28.236%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      5864.008    5864.008 r                        
 clk_50M                                                 0.000    5864.008 r       clk_50M (port)   
                                   net (fanout=1)        0.000    5864.008         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    5865.219 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    5866.834         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    5866.928 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    5867.699         clk_118_8        
                                                                           r       rom_data_out[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000    5867.699                          
 clock uncertainty                                       0.150    5867.849                          

 Hold time                                               0.039    5867.888                          

 Data required time                                               5867.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                               5867.888                          
 Data arrival time                                                5871.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : rom_data_out[2]/D (GTP_DFF)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      5864.000    5864.000 r                        
 clk_50M                                                 0.000    5864.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    5864.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    5865.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    5866.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    5866.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    5868.127         clk_125M         
                                                                           r       u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.045    5870.172 r       u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=1)        0.903    5871.075         rom_data_out_squ[2]
                                                                                   N147_2[2]/I0 (GTP_LUT5M)
                                   td                    0.250    5871.325 r       N147_2[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000    5871.325         N147[2]          
                                                                           r       rom_data_out[2]/D (GTP_DFF)

 Data arrival time                                                5871.325         Logic Levels: 1  
                                                                                   Logic: 2.295ns(71.764%), Route: 0.903ns(28.236%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      5864.008    5864.008 r                        
 clk_50M                                                 0.000    5864.008 r       clk_50M (port)   
                                   net (fanout=1)        0.000    5864.008         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    5865.219 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    5866.834         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    5866.928 r       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.771    5867.699         clk_118_8        
                                                                           r       rom_data_out[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000    5867.699                          
 clock uncertainty                                       0.150    5867.849                          

 Hold time                                               0.039    5867.888                          

 Data required time                                               5867.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                               5867.888                          
 Data arrival time                                                5871.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.437                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[0]/CLK (GTP_DFF_C)
Endpoint    : a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[3] (GTP_DRM9K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                      4647.989    4647.989 f                        
 clk_50M                                                 0.000    4647.989 f       clk_50M (port)   
                                   net (fanout=1)        0.000    4647.989         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    4649.301 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4650.916         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092    4651.008 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000    4651.008         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000    4651.008 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771    4651.779         N268             
                                                                           r       rom_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323    4652.102 f       rom_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=10)       1.273    4653.375         rom_addr[0]      
                                                                           f       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[3] (GTP_DRM9K)

 Data arrival time                                                4653.375         Logic Levels: 0  
                                                                                   Logic: 0.323ns(20.238%), Route: 1.273ns(79.762%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4648.000    4648.000 r                        
 clk_50M                                                 0.000    4648.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4648.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4649.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4650.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4650.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    4652.127         clk_125M         
                                                                           r       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000    4652.127                          
 clock uncertainty                                      -0.150    4651.977                          

 Setup time                                             -0.032    4651.945                          

 Data required time                                               4651.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4651.945                          
 Data arrival time                                                4653.375                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.430                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[1]/CLK (GTP_DFF_C)
Endpoint    : a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[4] (GTP_DRM9K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                      4647.989    4647.989 f                        
 clk_50M                                                 0.000    4647.989 f       clk_50M (port)   
                                   net (fanout=1)        0.000    4647.989         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    4649.301 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4650.916         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092    4651.008 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000    4651.008         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000    4651.008 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771    4651.779         N268             
                                                                           r       rom_addr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323    4652.102 f       rom_addr[1]/Q (GTP_DFF_C)
                                   net (fanout=10)       1.273    4653.375         rom_addr[1]      
                                                                           f       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[4] (GTP_DRM9K)

 Data arrival time                                                4653.375         Logic Levels: 0  
                                                                                   Logic: 0.323ns(20.238%), Route: 1.273ns(79.762%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4648.000    4648.000 r                        
 clk_50M                                                 0.000    4648.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4648.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4649.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4650.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4650.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    4652.127         clk_125M         
                                                                           r       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000    4652.127                          
 clock uncertainty                                      -0.150    4651.977                          

 Setup time                                             -0.032    4651.945                          

 Data required time                                               4651.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4651.945                          
 Data arrival time                                                4653.375                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.430                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[2]/CLK (GTP_DFF_C)
Endpoint    : a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5] (GTP_DRM9K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                      4647.989    4647.989 f                        
 clk_50M                                                 0.000    4647.989 f       clk_50M (port)   
                                   net (fanout=1)        0.000    4647.989         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    4649.301 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4650.916         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092    4651.008 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000    4651.008         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000    4651.008 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771    4651.779         N268             
                                                                           r       rom_addr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323    4652.102 f       rom_addr[2]/Q (GTP_DFF_C)
                                   net (fanout=10)       1.273    4653.375         rom_addr[2]      
                                                                           f       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5] (GTP_DRM9K)

 Data arrival time                                                4653.375         Logic Levels: 0  
                                                                                   Logic: 0.323ns(20.238%), Route: 1.273ns(79.762%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      4648.000    4648.000 r                        
 clk_50M                                                 0.000    4648.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    4648.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    4649.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    4650.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4650.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    4652.127         clk_125M         
                                                                           r       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000    4652.127                          
 clock uncertainty                                      -0.150    4651.977                          

 Setup time                                             -0.032    4651.945                          

 Data required time                                               4651.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4651.945                          
 Data arrival time                                                4653.375                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.430                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[3]/CLK (GTP_DFF_C)
Endpoint    : a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRA[6] (GTP_DRM9K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                      2360.009    2360.009 f                        
 clk_50M                                                 0.000    2360.009 f       clk_50M (port)   
                                   net (fanout=1)        0.000    2360.009         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    2361.321 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2362.936         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092    2363.028 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000    2363.028         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000    2363.028 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771    2363.799         N268             
                                                                           r       rom_addr[3]/CLK (GTP_DFF_C)

                                   tco                   0.323    2364.122 f       rom_addr[3]/Q (GTP_DFF_C)
                                   net (fanout=9)        1.259    2365.381         rom_addr[3]      
                                                                           f       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRA[6] (GTP_DRM9K)

 Data arrival time                                                2365.381         Logic Levels: 0  
                                                                                   Logic: 0.323ns(20.417%), Route: 1.259ns(79.583%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      2360.000    2360.000 r                        
 clk_50M                                                 0.000    2360.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2360.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2361.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2362.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2362.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    2364.127         clk_125M         
                                                                           r       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    2364.127                          
 clock uncertainty                                       0.150    2364.277                          

 Hold time                                               0.185    2364.462                          

 Data required time                                               2364.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2364.462                          
 Data arrival time                                                2365.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.919                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[4]/CLK (GTP_DFF_C)
Endpoint    : a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRA[7] (GTP_DRM9K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                      2360.009    2360.009 f                        
 clk_50M                                                 0.000    2360.009 f       clk_50M (port)   
                                   net (fanout=1)        0.000    2360.009         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    2361.321 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2362.936         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092    2363.028 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000    2363.028         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000    2363.028 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771    2363.799         N268             
                                                                           r       rom_addr[4]/CLK (GTP_DFF_C)

                                   tco                   0.323    2364.122 f       rom_addr[4]/Q (GTP_DFF_C)
                                   net (fanout=9)        1.259    2365.381         rom_addr[4]      
                                                                           f       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRA[7] (GTP_DRM9K)

 Data arrival time                                                2365.381         Logic Levels: 0  
                                                                                   Logic: 0.323ns(20.417%), Route: 1.259ns(79.583%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      2360.000    2360.000 r                        
 clk_50M                                                 0.000    2360.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2360.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2361.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2362.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2362.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    2364.127         clk_125M         
                                                                           r       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    2364.127                          
 clock uncertainty                                       0.150    2364.277                          

 Hold time                                               0.185    2364.462                          

 Data required time                                               2364.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2364.462                          
 Data arrival time                                                2365.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.919                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[5]/CLK (GTP_DFF_C)
Endpoint    : a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRA[8] (GTP_DRM9K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                      2360.009    2360.009 f                        
 clk_50M                                                 0.000    2360.009 f       clk_50M (port)   
                                   net (fanout=1)        0.000    2360.009         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312    2361.321 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2362.936         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092    2363.028 f       u_pll_adda/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=25)       0.000    2363.028         clk_118_8        
                                                                                   N268/I (GTP_INV) 
                                   td                    0.000    2363.028 r       N268/Z (GTP_INV) 
                                   net (fanout=14)       0.771    2363.799         N268             
                                                                           r       rom_addr[5]/CLK (GTP_DFF_C)

                                   tco                   0.323    2364.122 f       rom_addr[5]/Q (GTP_DFF_C)
                                   net (fanout=9)        1.259    2365.381         rom_addr[5]      
                                                                           f       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRA[8] (GTP_DRM9K)

 Data arrival time                                                2365.381         Logic Levels: 0  
                                                                                   Logic: 0.323ns(20.417%), Route: 1.259ns(79.583%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      2360.000    2360.000 r                        
 clk_50M                                                 0.000    2360.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2360.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2361.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2362.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    2362.920 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=6)        1.207    2364.127         clk_125M         
                                                                           r       a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    2364.127                          
 clock uncertainty                                       0.150    2364.277                          

 Hold time                                               0.185    2364.462                          

 Data required time                                               2364.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2364.462                          
 Data arrival time                                                2365.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.919                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348       6.092         sys_rst          
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.092         Logic Levels: 0  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            20.000      20.000 r                        
 clk_50M                                                 0.000      20.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      20.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      22.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281      23.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000      23.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296      24.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.403                          
 clock uncertainty                                      -0.050      24.353                          

 Recovery time                                          -0.118      24.235                          

 Data required time                                                 24.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.235                          
 Data arrival time                                                   6.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348       6.086         sys_rst          
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.086         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.330%), Route: 1.348ns(80.670%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   ad_clk_7/I1 (GTP_LUT5)
                                   td                    0.281       3.107 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.107         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000       3.107 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.403         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.403                          
 clock uncertainty                                       0.000       4.403                          

 Removal time                                           -0.053       4.350                          

 Data required time                                                  4.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.350                          
 Data arrival time                                                   6.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.690  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           180.000     180.000 r                        
 clk_50M                                                 0.000     180.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     180.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     181.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204     184.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.329     184.744 r       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348     186.092         sys_rst          
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                 186.092         Logic Levels: 0  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                      -0.150     204.955                          

 Recovery time                                          -0.118     204.837                          

 Data required time                                                204.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.837                          
 Data arrival time                                                 186.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.690  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.105
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204     204.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323     204.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348     206.086         sys_rst          
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                 206.086         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.330%), Route: 1.348ns(80.670%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       200.000     200.000 r                        
 clk_50M                                                 0.000     200.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     200.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     202.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     202.917 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     203.381         clk_5M           
                                                                                   ad_clk_5/I3 (GTP_LUT5)
                                   td                    0.428     203.809 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     203.809         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000     203.809 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     205.105         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     205.105                          
 clock uncertainty                                       0.150     205.255                          

 Removal time                                           -0.053     205.202                          

 Data required time                                                205.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.202                          
 Data arrival time                                                 206.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.697  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            80.000      80.000 r                        
 clk_50M                                                 0.000      80.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      80.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      84.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.329      84.744 r       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348      86.092         sys_rst          
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                  86.092         Logic Levels: 0  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     105.112                          
 clock uncertainty                                      -0.150     104.962                          

 Recovery time                                          -0.118     104.844                          

 Data required time                                                104.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.844                          
 Data arrival time                                                  86.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.697  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                           100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204     104.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323     104.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348     106.086         sys_rst          
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                 106.086         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.330%), Route: 1.348ns(80.670%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50M                                                 0.000     100.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     102.826         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     102.924 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     103.388         clk_10M          
                                                                                   ad_clk_7/I3 (GTP_LUT5)
                                   td                    0.428     103.816 r       ad_clk_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     103.816         _N4925           
                                                                                   ad_clk_6/I1 (GTP_MUX2LUT6)
                                   td                    0.000     103.816 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296     105.112         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000     105.112                          
 clock uncertainty                                       0.150     105.262                          

 Removal time                                           -0.053     105.209                          

 Data required time                                                105.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.209                          
 Data arrival time                                                 106.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                         33220.000   33220.000 r                        
 clk_50M                                                 0.000   33220.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000   33220.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   33221.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204   33224.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.329   33224.744 r       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348   33226.092         sys_rst          
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                               33226.092         Logic Levels: 0  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     33220.040   33220.040 r                        
 clk_50M                                                 0.000   33220.040 r       clk_50M (port)   
                                   net (fanout=1)        0.000   33220.040         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211   33221.251 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615   33222.866         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   33222.955 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553   33223.508         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420   33223.928 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000   33223.928         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000   33223.928 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296   33225.224         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000   33225.224                          
 clock uncertainty                                      -0.150   33225.074                          

 Recovery time                                          -0.118   33224.956                          

 Data required time                                              33224.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                              33224.956                          
 Data arrival time                                               33226.092                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          2000.000    2000.000 r                        
 clk_50M                                                 0.000    2000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    2000.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204    2004.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323    2004.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348    2006.086         sys_rst          
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                2006.086         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.330%), Route: 1.348ns(80.670%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1999.982    1999.982 r                        
 clk_50M                                                 0.000    1999.982 r       clk_50M (port)   
                                   net (fanout=1)        0.000    1999.982         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    2001.193 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    2002.808         nt_clk_50M       
                                                                                   u_pll_adda/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    2002.897 r       u_pll_adda/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=2)        0.553    2003.450         clk_29_7         
                                                                                   ad_clk_5/I2 (GTP_LUT5)
                                   td                    0.420    2003.870 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    2003.870         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000    2003.870 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296    2005.166         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    2005.166                          
 clock uncertainty                                       0.150    2005.316                          

 Removal time                                           -0.053    2005.263                          

 Data required time                                               2005.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2005.263                          
 Data arrival time                                                2006.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                            80.000      80.000 r                        
 clk_50M                                                 0.000      80.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000      80.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204      84.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.329      84.744 r       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348      86.092         sys_rst          
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                  86.092         Logic Levels: 0  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        83.330      83.330 r                        
 clk_50M                                                 0.000      83.330 r       clk_50M (port)   
                                   net (fanout=1)        0.000      83.330         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211      84.541 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615      86.156         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      86.254 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      86.718         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281      86.999 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      86.999         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000      86.999 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296      88.295         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      88.295                          
 clock uncertainty                                      -0.150      88.145                          

 Recovery time                                          -0.118      88.027                          

 Data required time                                                 88.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.027                          
 Data arrival time                                                  86.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.935                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348       6.086         sys_rst          
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.086         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.330%), Route: 1.348ns(80.670%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_pll_fft_256/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.924 r       u_pll_fft_256/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       3.388         clk_60M          
                                                                                   ad_clk_5/I1 (GTP_LUT5)
                                   td                    0.281       3.669 r       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       3.669         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       3.669 r       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.296       4.965         nt_ad_clk        
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.150       5.115                          

 Removal time                                           -0.053       5.062                          

 Data required time                                                  5.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.062                          
 Data arrival time                                                   6.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.024                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.202 r       hdmi_color/rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826       5.028         hdmi_color/rstn_1ms [1]
                                                                                   hdmi_color/ms72xx_ctl/N0_1/I0 (GTP_LUT5)
                                   td                    0.299       5.327 f       hdmi_color/ms72xx_ctl/N0_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.327         hdmi_color/ms72xx_ctl/_N24133
                                                                                   hdmi_color/ms72xx_ctl/N0_2/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.327 f       hdmi_color/ms72xx_ctl/N0_2/Z (GTP_MUX2LUT6)
                                   net (fanout=15)       0.641       5.968         hdmi_color/ms72xx_ctl/N0
                                                                           f       hdmi_color/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   5.968         Logic Levels: 2  
                                                                                   Logic: 0.628ns(29.976%), Route: 1.467ns(70.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 clk_50M                                                 0.000     100.210 r       clk_50M (port)   
                                   net (fanout=1)        0.000     100.210         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.421 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615     103.036         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.125 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958     104.083         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.083                          
 clock uncertainty                                      -0.150     103.933                          

 Recovery time                                          -0.542     103.391                          

 Data required time                                                103.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.391                          
 Data arrival time                                                   5.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.423                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.196 f       hdmi_color/rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826       5.022         hdmi_color/rstn_1ms [0]
                                                                                   hdmi_color/ms72xx_ctl/N0_2/S (GTP_MUX2LUT6)
                                   td                    0.116       5.138 f       hdmi_color/ms72xx_ctl/N0_2/Z (GTP_MUX2LUT6)
                                   net (fanout=15)       0.641       5.779         hdmi_color/ms72xx_ctl/N0
                                                                           f       hdmi_color/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   5.779         Logic Levels: 1  
                                                                                   Logic: 0.439ns(23.033%), Route: 1.467ns(76.967%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.000       3.873                          

 Removal time                                           -0.251       3.622                          

 Data required time                                                  3.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.622                          
 Data arrival time                                                   5.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/timing_gen_xy_m0/x_cnt[0]/C (GTP_DFF_C)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          3240.000    3240.000 r                        
 clk_50M                                                 0.000    3240.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    3240.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204    3244.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323    3244.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       0.834    3245.572         sys_rst          
                                                                           f       wav_display_1/timing_gen_xy_m0/x_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                3245.572         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 clk_50M                                                 0.000    3240.016 r       clk_50M (port)   
                                   net (fanout=1)        0.000    3240.016         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.227 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    3242.842         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3242.936 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953    3243.889         nt_vout_clk      
                                                                           r       wav_display_1/timing_gen_xy_m0/x_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    3243.889                          
 clock uncertainty                                      -0.150    3243.739                          

 Recovery time                                          -0.542    3243.197                          

 Data required time                                               3243.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3243.197                          
 Data arrival time                                                3245.572                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/timing_gen_xy_m0/x_cnt[1]/C (GTP_DFF_C)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          3240.000    3240.000 r                        
 clk_50M                                                 0.000    3240.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    3240.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204    3244.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323    3244.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       0.834    3245.572         sys_rst          
                                                                           f       wav_display_1/timing_gen_xy_m0/x_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                3245.572         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 clk_50M                                                 0.000    3240.016 r       clk_50M (port)   
                                   net (fanout=1)        0.000    3240.016         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.227 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    3242.842         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3242.936 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953    3243.889         nt_vout_clk      
                                                                           r       wav_display_1/timing_gen_xy_m0/x_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    3243.889                          
 clock uncertainty                                      -0.150    3243.739                          

 Recovery time                                          -0.542    3243.197                          

 Data required time                                               3243.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3243.197                          
 Data arrival time                                                3245.572                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/timing_gen_xy_m0/x_cnt[2]/C (GTP_DFF_C)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                          3240.000    3240.000 r                        
 clk_50M                                                 0.000    3240.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000    3240.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204    3244.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323    3244.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       0.834    3245.572         sys_rst          
                                                                           f       wav_display_1/timing_gen_xy_m0/x_cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                3245.572         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 clk_50M                                                 0.000    3240.016 r       clk_50M (port)   
                                   net (fanout=1)        0.000    3240.016         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211    3241.227 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615    3242.842         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3242.936 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953    3243.889         nt_vout_clk      
                                                                           r       wav_display_1/timing_gen_xy_m0/x_cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    3243.889                          
 clock uncertainty                                      -0.150    3243.739                          

 Recovery time                                          -0.542    3243.197                          

 Data required time                                               3243.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3243.197                          
 Data arrival time                                                3245.572                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.387
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       1.348       6.086         sys_rst          
                                                                           f       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.086         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.330%), Route: 1.348ns(80.670%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      1.467       4.387         nt_vout_clk      
                                                                           r       wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.387                          
 clock uncertainty                                       0.150       4.537                          

 Removal time                                           -0.026       4.511                          

 Data required time                                                  4.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.511                          
 Data arrival time                                                   6.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/timing_gen_xy_m0/x_cnt[0]/C (GTP_DFF_C)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       0.834       5.572         sys_rst          
                                                                           f       wav_display_1/timing_gen_xy_m0/x_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.572         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       wav_display_1/timing_gen_xy_m0/x_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.150       4.023                          

 Removal time                                           -0.251       3.772                          

 Data required time                                                  3.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.772                          
 Data arrival time                                                   5.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_rst/key_flag/CLK (GTP_DFF)
Endpoint    : wav_display_1/timing_gen_xy_m0/x_cnt[1]/C (GTP_DFF_C)
Path Group  : clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      3.204       4.415         nt_clk_50M       
                                                                           r       u_key_rst/key_flag/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       u_key_rst/key_flag/Q (GTP_DFF)
                                   net (fanout=66)       0.834       5.572         sys_rst          
                                                                           f       wav_display_1/timing_gen_xy_m0/x_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.572         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       hdmi_color/u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=132)      0.953       3.873         nt_vout_clk      
                                                                           r       wav_display_1/timing_gen_xy_m0/x_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.873                          
 clock uncertainty                                       0.150       4.023                          

 Removal time                                           -0.251       3.772                          

 Data required time                                                  3.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.772                          
 Data arrival time                                                   5.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.800                          
====================================================================================================

====================================================================================================

Startpoint  : mode_6_ad_clk[2]/CLK (GTP_DFF_CE)
Endpoint    : ad_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M (rising edge)                             0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      0.000       1.312         nt_clk_50M       
                                                                                   N234/I (GTP_INV) 
                                   td                    0.000       1.312 r       N234/Z (GTP_INV) 
                                   net (fanout=12)       3.204       4.516         N234             
                                                                           r       mode_6_ad_clk[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.845 r       mode_6_ad_clk[2]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       5.515         mode_6_ad_clk[2] 
                                                                                   ad_clk_5/I0 (GTP_LUT5)
                                   td                    0.215       5.730 f       ad_clk_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.730         _N4927           
                                                                                   ad_clk_6/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.730 f       ad_clk_6/Z (GTP_MUX2LUT6)
                                   net (fanout=42)       1.409       7.139         nt_ad_clk        
                                                                                   ad_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803       9.942 f       ad_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.942         ad_clk           
 ad_clk                                                                    f       ad_clk (port)    

 Data arrival time                                                   9.942         Logic Levels: 3  
                                                                                   Logic: 3.347ns(61.684%), Route: 2.079ns(38.316%)
====================================================================================================

====================================================================================================

Startpoint  : u_picosoc/simpleuart/send_pattern[0]/CLK (GTP_DFF_SE)
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   u_picosoc/u_pll_pico/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.920 r       u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1591)     2.428       5.348         u_picosoc/sys_clk
                                                                           r       u_picosoc/simpleuart/send_pattern[0]/CLK (GTP_DFF_SE)

                                   tco                   0.323       5.671 f       u_picosoc/simpleuart/send_pattern[0]/Q (GTP_DFF_SE)
                                   net (fanout=1)        1.091       6.762         nt_uart_tx       
                                                                                   uart_tx_obuf/I (GTP_OUTBUF)
                                   td                    2.803       9.565 f       uart_tx_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.565         uart_tx          
 uart_tx                                                                   f       uart_tx (port)   

 Data arrival time                                                   9.565         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      1.615       2.826         nt_clk_50M       
                                                                                   hdmi_color/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.915 r       hdmi_color/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=135)      0.958       3.873         hdmi_color/cfg_clk
                                                                           r       hdmi_color/rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.202 r       hdmi_color/rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=17)       0.826       5.028         hdmi_color/rstn_1ms [1]
                                                                                   hdmi_color/N58_7/I0 (GTP_LUT5)
                                   td                    0.299       5.327 f       hdmi_color/N58_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.327         hdmi_color/_N24165
                                                                                   hdmi_color/N58_8/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.327 f       hdmi_color/N58_8/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        1.180       6.507         nt_rstn_out      
                                                                                   rstn_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803       9.310 f       rstn_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.310         rstn_out         
 rstn_out                                                                  f       rstn_out (port)  

 Data arrival time                                                   9.310         Logic Levels: 3  
                                                                                   Logic: 3.431ns(63.105%), Route: 2.006ns(36.895%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_tx_sda                                              0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.000       0.000         nt_iic_tx_sda    
                                                                                   hdmi_color.ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       hdmi_color.ms72xx_ctl.iic_tx_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N11             
                                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_picosoc/simpleuart/recv_pattern[7]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx                                                 0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.000       0.000         uart_rx          
                                                                                   uart_rx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        1.232       2.443         nt_uart_rx       
                                                                           r       u_picosoc/simpleuart/recv_pattern[7]/D (GTP_DFF_RE)

 Data arrival time                                                   2.443         Logic Levels: 1  
                                                                                   Logic: 1.211ns(49.570%), Route: 1.232ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[0] (port)
Endpoint    : data_wave[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data_in[0]                                           0.000       0.000 r       ad_data_in[0] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_in[0]    
                                                                                   ad_data_in_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_in_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_ad_data_in[0] 
                                                                                   N262_2[0]/I2 (GTP_LUT4)
                                   td                    0.420       2.722 r       N262_2[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       2.722         N262[0]          
                                                                           r       data_wave[0]/D (GTP_DFF)

 Data arrival time                                                   2.722         Logic Levels: 2  
                                                                                   Logic: 1.631ns(59.919%), Route: 1.091ns(40.081%)
====================================================================================================

{clk_50M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width                           wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           High Pulse Width                          wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.380       10.000          0.620           Low Pulse Width                           mode_2_adda[0]/CLK
====================================================================================================

{clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 99.102      100.000         0.898           High Pulse Width                          wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 99.102      100.000         0.898           Low Pulse Width                           wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 99.380      100.000         0.620           Low Pulse Width                           wav_display_1/sample_cnt[0]/CLK
====================================================================================================

{clk_50M|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 49.102      50.000          0.898           Low Pulse Width                           wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 49.380      50.000          0.620           Low Pulse Width                           wav_display_1/sample_cnt[0]/CLK
====================================================================================================

{clk_50M|u_pll_adda/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 16.051      16.949          0.898           High Pulse Width                          wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 16.051      16.949          0.898           Low Pulse Width                           wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 16.329      16.949          0.620           Low Pulse Width                           wav_display_1/sample_cnt[0]/CLK
====================================================================================================

{clk_50M|u_pll_fft_256/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 7.435       8.333           0.898           High Pulse Width                          wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 7.435       8.333           0.898           Low Pulse Width                           wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 7.713       8.333           0.620           Low Pulse Width                           wav_display_1/sample_cnt[0]/CLK
====================================================================================================

{clk_50M|u_picosoc/u_pll_pico/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.100       4.000           1.900           High Pulse Width                          u_picosoc/cpu/cpuregs/regs_0/WCLK
 2.100       4.000           1.900           Low Pulse Width                           u_picosoc/cpu/cpuregs/regs_0/WCLK
 2.100       4.000           1.900           High Pulse Width                          u_picosoc/cpu/cpuregs/regs_1_0/WCLK
====================================================================================================

{clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.207      50.105          0.898           High Pulse Width                          hdmi_color/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/CLKA
 49.207      50.105          0.898           Low Pulse Width                           hdmi_color/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/CLKA
 49.207      50.105          0.898           Low Pulse Width                           hdmi_color/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/CLKB
====================================================================================================

{clk_50M|hdmi_color/u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.470       3.368           0.898           High Pulse Width                          wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 2.470       3.368           0.898           Low Pulse Width                           wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 2.748       3.368           0.620           Low Pulse Width                           grid_display_1/grid_x[0]/CLK
====================================================================================================

{clk_50M|u_pll_adda/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.339       4.237           0.898           High Pulse Width                          a_sin_wave/u_rom/U_ipml_rom_rom_sin_wave/U_ipml_spram_rom_sin_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 3.339       4.237           0.898           Low Pulse Width                           a_sin_wave/u_rom/U_ipml_rom_rom_sin_wave/U_ipml_spram_rom_sin_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 3.339       4.237           0.898           High Pulse Width                          a_sin_wave/u_rom/U_ipml_rom_rom_sin_wave/U_ipml_spram_rom_sin_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{clk_50M|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.102       4.000           0.898           High Pulse Width                          a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 3.102       4.000           0.898           Low Pulse Width                           a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 3.102       4.000           0.898           High Pulse Width                          a_sawtooth_wave/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                      
+--------------------------------------------------------------------------------------------------------------+
| Input      | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/compile/ad_da_hdmi_top_comp.adf               
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/ad9280_ad9708_HDMI.fdc                        
| Output     | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/synthesize/ad_da_hdmi_top_syn.adf             
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/synthesize/ad_da_hdmi_top_syn.vm              
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/synthesize/ad_da_hdmi_top_controlsets.txt     
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/synthesize/snr.db                             
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/synthesize/ad_da_hdmi_top.snr                 
+--------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 410 MB
Total CPU  time to synthesize completion : 0h:0m:18s
Process Total CPU  time to synthesize completion : 0h:0m:18s
Total real time to synthesize completion : 0h:0m:23s
