JDF G
// Created by Project Navigator ver 1.0
PROJECT AES3out
DESIGN aes3out
DEVFAM spartan3
DEVFAMTIME 0
DEVICE xc3s200
DEVICETIME 0
DEVPKG vq100
DEVPKGTIME 0
DEVSPEED -4
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE bitencode.vhd
SOURCE AES3.vhd
SOURCE ..\..\vhdl\distRAM_dualport.vhd
STIMULUS aes3test.vhd
SOURCE input.vhd
SOURCE AES3reader.vhd
DEPASSOC aes3 aes3out.ucf
[Normal]
p_parGenSimModel=xstvhd, spartan3, VHDL.t_placeAndRouteDes, 1108152618, True
[STATUS-ALL]
aes3.bitFile=WARNINGS,1108474630
aes3.ncdFile=WARNINGS,1108474614
aes3.ngcFile=WARNINGS,1108474594
aes3.ngdFile=WARNINGS,1108474610
[STRATEGY-LIST]
Normal=True
