/*******************************************************************************
*              (c), Copyright 2001, Marvell International Ltd.                 *
* THIS CODE IS A REFERENCE CODE FOR MARVELL SWITCH PRODUCTS.  IT IS PROVIDED   *
* "AS IS" WITH NO WARRANTIES, EXPRESSED, IMPLIED OR OTHERWISE, REGARDING ITS   *
* ACCURACY, COMPLETENESS OR PERFORMANCE.                                       *
* CUSTOMERS ARE FREE TO MODIFY IT AND USE IT ONLY IN THEIR PRODUCTION          *
* SOFTWARE RELEASES WITH MARVELL SWITCH CHIPSETS.                              *
*******************************************************************************/
/**
********************************************************************************
* @file userEventHandler.h
*
* @brief Application-Demo Request Driven event handler
*
* @version   16
********************************************************************************
*/

#ifndef __userEventHandlerh
#define __userEventHandlerh

#include <cpss/generic/events/cpssGenEventUnifyTypes.h>
#include <cpss/generic/events/cpssGenEventRequests.h>
#include <cpss/extServices/cpssExtServices.h>
#include <extUtils/rxEventHandler/rxEventHandler.h>
#include <extUtils/common/cpssEnablerUtils.h>
#include <cpssAppUtilsEvents.h>


#ifdef CHX_FAMILY
#include <cpss/dxCh/dxChxGen/networkIf/cpssDxChNetIf.h>
#endif
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

#ifndef MAX_NUM_DEVICES
#define MAX_NUM_DEVICES 128
#endif


#ifdef CHX_FAMILY
#define FEC_COUNTERS_MAX_CNS    256
typedef struct {
    GT_U32 fecCeEventCounters[FEC_COUNTERS_MAX_CNS];
    GT_U32 fecNceEventCounters[FEC_COUNTERS_MAX_CNS];
}FEC_COUNTERS_STC;

extern FEC_COUNTERS_STC *uniFecEventCounters[MAX_NUM_DEVICES];
#endif

typedef GT_STATUS EVENT_COUNTER_INCREMENT_FUNC
(
    IN  GT_U8   devNum,
    IN GT_U32   uniEvCounter,
    IN GT_U32   evExtData
);

/****************************************************************************/
/* App-Demo (priority 0 Lowest) default events                              */
/****************************************************************************/
#define APP_DEMO_P0_UNI_EV_DEFAULT { CPSS_PP_SLV_WRITE_ERR_E                    \
                                    ,CPSS_PP_MAS_WRITE_ERR_E                    \
                                    ,CPSS_PP_ADDR_ERR_E                         \
                                    ,CPSS_PP_MAS_ABORT_E                        \
                                    ,CPSS_PP_TARGET_ABORT_E                     \
                                    ,CPSS_PP_SLV_READ_ERR_E                     \
                                    ,CPSS_PP_RETRY_CNTR_E                       \
                                    ,CPSS_PP_MISC_C2C_W_FAR_END_UP_E            \
                                    ,CPSS_PP_MISC_C2C_N_FAR_END_UP_E            \
                                    ,CPSS_PP_MISC_C2C_DATA_ERR_E                \
                                    ,CPSS_PP_MISC_MSG_TIME_OUT_E                \
                                    ,CPSS_PP_MISC_ILLEGAL_ADDR_E                \
                                    ,CPSS_PP_INTERNAL_PHY_E                     \
                                    ,CPSS_PP_GPP_E                              \
                                    ,CPSS_PP_BM_MAX_BUFF_REACHED_E              \
                                    ,CPSS_PP_BM_INVALID_ADDRESS_E               \
                                    ,CPSS_PP_BM_RX_MEM_READ_ECC_ERROR_E         \
                                    ,CPSS_PP_BM_VLT_ECC_ERR_E                   \
                                    ,CPSS_PP_BM_MISC_E                          \
                                    ,CPSS_PP_PORT_SYNC_STATUS_CHANGED_E         \
                                    ,CPSS_PP_PORT_RX_FIFO_OVERRUN_E             \
                                    ,CPSS_PP_PORT_TX_FIFO_UNDERRUN_E            \
                                    ,CPSS_PP_PORT_TX_FIFO_OVERRUN_E             \
                                    ,CPSS_PP_PORT_TX_UNDERRUN_E                 \
                                    ,CPSS_PP_PORT_ADDRESS_OUT_OF_RANGE_E        \
                                    ,CPSS_PP_TQ_WATCHDOG_EX_PORT_E              \
                                    ,CPSS_PP_TQ_TXQ2_FLUSH_PORT_E               \
                                    ,CPSS_PP_TQ_TXQ2_MG_FLUSH_E                 \
                                    ,CPSS_PP_TQ_ONE_ECC_ERROR_E                 \
                                    ,CPSS_PP_TQ_TWO_ECC_ERROR_E                 \
                                    ,CPSS_PP_TQ_MG_READ_ERR_E                   \
                                    ,CPSS_PP_TQ_TOTAL_DESC_UNDERFLOW_E          \
                                    ,CPSS_PP_TQ_TOTAL_DESC_OVERFLOW_E           \
                                    ,CPSS_PP_TQ_SNIFF_DESC_DROP_E               \
                                    ,CPSS_PP_TQ_MLL_PARITY_ERR_E                \
                                    ,CPSS_PP_TQ_MC_FIFO_OVERRUN_E               \
                                    ,CPSS_PP_TQ_RED_REACHED_PORT_E              \
                                    ,CPSS_PP_TQ_MISC_E                          \
                                    ,CPSS_PP_EB_MG_ADDR_OUT_OF_RANGE_E          \
                                    ,CPSS_PP_EB_NA_NOT_LEARNED_SECURITY_BREACH_E\
                                    ,CPSS_PP_EB_VLAN_SECURITY_BREACH_E          \
                                    ,CPSS_PP_EB_VLAN_TBL_OP_DONE_E              \
                                    ,CPSS_PP_EB_INGRESS_FILTER_PCKT_E           \
                                    ,CPSS_PP_EB_NA_FIFO_FULL_E                  \
                                    ,CPSS_PP_EB_SA_MSG_DISCARDED_E              \
                                    ,CPSS_PP_MAC_SFLOW_E                        \
                                    ,CPSS_PP_MAC_NUM_OF_HOP_EXP_E               \
                                    ,CPSS_PP_MAC_TBL_READ_ECC_ERR_E             \
                                    ,CPSS_PP_MAC_NA_LEARNED_E                   \
                                    ,CPSS_PP_MAC_NA_NOT_LEARNED_E               \
                                    ,CPSS_PP_MAC_NA_FROM_CPU_LEARNED_E          \
                                    ,CPSS_PP_MAC_MG_ADDR_OUT_OF_RANGE_E         \
                                    ,CPSS_PP_MAC_FIFO_2_CPU_EXCEEDED_E          \
                                    ,CPSS_PP_LX_LB_ERR_E                        \
                                    ,CPSS_PP_LX_TCB_CNTR_E                      \
                                    ,CPSS_PP_LX_IPV4_MC_ERR_E                   \
                                    ,CPSS_PP_LX_IPV4_LPM_ERR_E                  \
                                    ,CPSS_PP_LX_IPV4_ROUTE_ERR_E                \
                                    ,CPSS_PP_LX_IPV4_CNTR_E                     \
                                    ,CPSS_PP_LX_L3_L7_ERR_ADDR_E                \
                                    ,CPSS_PP_LX_TRUNK_ADDR_OUT_OF_RANGE_E       \
                                    ,CPSS_PP_LX_IPV4_REFRESH_AGE_OVERRUN_E      \
                                    ,CPSS_PP_LX_PCE_PAR_ERR_E                   \
                                    ,CPSS_PP_LX_TC_2_RF_CNTR_ALRM_E             \
                                    ,CPSS_PP_LX_TC_2_RF_PLC_ALRM_E              \
                                    ,CPSS_PP_LX_TC_2_RF_TBL_ERR_E               \
                                    ,CPSS_PP_LX_CTRL_MEM_2_RF_ERR_E             \
                                    ,CPSS_PP_RX_CNTR_OVERFLOW_E                 \
                                    ,CPSS_PP_MAC_PACKET_RSSI_LESS_THAN_THRESH_E \
                                    ,CPSS_PP_MAC_UPD_AVG_RSSI_LESS_THAN_THRESH_E\
                                    ,CPSS_FA_UC_PRIO_BUF_FULL_E                 \
                                    ,CPSS_FA_MC_PRIO_BUF_FULL_E                 \
                                    ,CPSS_FA_UC_RX_BUF_FULL_E                   \
                                    ,CPSS_FA_MC_RX_BUF_FULL_E                   \
                                    ,CPSS_FA_WD_FPORT_GRP_E                     \
                                    ,CPSS_FA_MC_WD_EXP_E                        \
                                    ,CPSS_FA_GLBL_DESC_FULL_E                   \
                                    ,CPSS_FA_MAC_UPD_THRS_E                     \
                                    ,CPSS_FA_DROP_DEV_EN_E                      \
                                    ,CPSS_FA_MISC_I2C_TIMEOUT_E                 \
                                    ,CPSS_FA_MISC_STATUS_E                      \
                                    ,CPSS_XBAR_GPORT_INVALID_TRG_DROP_CNT_INC_E \
                                    ,CPSS_XBAR_GPORT_DIAG_CELL_RX_CNTR_INC_E    \
                                    ,CPSS_XBAR_MISC_E                           \
                                    ,CPSS_XBAR_HOST_SEND_CELL_E                 \
                                    ,CPSS_XBAR_HG_ALIGNMENT_LOCK_CHANGE_E       \
                                    ,CPSS_XBAR_HG_LANE_COMMA_ALIGN_CHANGE_E     \
                                    ,CPSS_XBAR_HG_PING_E                        \
                                    ,CPSS_XBAR_SXBAR_INV_ADDR_E                 \
                                    ,CPSS_XBAR_S_INV_ADDR_E                     \
                                    ,CPSS_XBAR_G_INV_ADDR_E                     \
                                    ,CPSS_XBAR_MC_INV_ADDR_E                    \
                                    ,CPSS_XBAR_SD_INV_ADDR_E                    \
                                    ,CPSS_PP_MISC_PEX_ADDR_UNMAPPED_E           \
                                    ,CPSS_PP_MISC_GENXS_READ_DMA_DONE_E         \
                                    ,CPSS_PP_BM_TRIGGER_AGING_DONE_E            \
                                    ,CPSS_PP_GOP_COUNT_COPY_DONE_E              \
                                    ,CPSS_PP_GOP_COUNT_EXPIRED_E                \
                                    ,CPSS_PP_EB_TCC_E                           \
                                    ,CPSS_PP_BUF_MEM_MAC_ERROR_E                \
                                    ,CPSS_PP_BUF_MEM_ONE_ECC_ERROR_E            \
                                    ,CPSS_PP_BUF_MEM_TWO_OR_MORE_ECC_ERRORS_E   \
                                    ,CPSS_PP_POLICER_ADDR_OUT_OF_MEMORY_E       \
                                    ,CPSS_PP_POLICER_DATA_ERR_E                 \
                                    ,CPSS_PP_POLICER_IPFIX_WRAP_AROUND_E        \
                                    ,CPSS_PP_POLICER_IPFIX_ALARM_E              \
                                    ,CPSS_PP_POLICER_IPFIX_ALARMED_ENTRIES_FIFO_WRAP_AROUND_E \
                                    ,CPSS_PP_PCL_TCC_ECC_ERR_E                  \
                                    ,CPSS_PP_PCL_MG_ADDR_OUT_OF_RANGE_E         \
                                    ,CPSS_PP_PCL_LOOKUP_DATA_ERROR_E            \
                                    ,CPSS_PP_PCL_ACTION_ERROR_DETECTED_E        \
                                    ,CPSS_PP_PCL_MG_LOOKUP_RESULTS_READY_E      \
                                    ,CPSS_PP_PCL_INLIF_TABLE_DATA_ERROR_E       \
                                    ,CPSS_PP_PCL_CONFIG_TABLE_DATA_ERROR_E      \
                                    ,CPSS_PP_PCL_LOOKUP_FIFO_FULL_E             \
                                    ,CPSS_PP_CNC_WRAPAROUND_BLOCK_E             \
                                    ,CPSS_PP_CNC_DUMP_FINISHED_E                \
                                    ,CPSS_PP_SCT_RATE_LIMITER_E                 \
                                    ,CPSS_PP_EGRESS_SFLOW_E                     \
                                    ,CPSS_PP_INGRESS_SFLOW_SAMPLED_CNTR_E       \
                                    ,CPSS_PP_EGRESS_SFLOW_SAMPLED_CNTR_E        \
                                    ,CPSS_PP_TTI_CPU_ADDRESS_OUT_OF_RANGE_E     \
                                    ,CPSS_PP_TTI_ACCESS_DATA_ERROR_E            \
                                    ,CPSS_PP_TCC_TCAM_ERROR_DETECTED_E          \
                                    ,CPSS_PP_TCC_TCAM_BIST_FAILED_E             \
                                    ,CPSS_PP_BCN_COUNTER_WRAP_AROUND_ERR_E      \
                                    ,CPSS_PP_GTS_GLOBAL_FIFO_FULL_E             \
                                    ,CPSS_PP_GTS_VALID_TIME_SAMPLE_MESSAGE_E    \
                                    ,CPSS_PP_TX_END_E                           \
                                    ,CPSS_PP_TX_ERR_QUEUE_E                     \
                                    ,CPSS_PP_BM_EMPTY_CLEAR_E                   \
                                    ,CPSS_PP_BM_PORT_RX_BUFFERS_CNT_UNDERRUN_E  \
                                    ,CPSS_PP_BM_PORT_RX_BUFFERS_CNT_OVERRUN_E   \
                                    ,CPSS_PP_BM_WRONG_SRC_PORT_E                \
                                    ,CPSS_PP_BM_MC_INC_OVERFLOW_E               \
                                    ,CPSS_PP_BM_MC_INC_UNDERRUN_E               \
                                    ,CPSS_PP_CRITICAL_HW_ERROR_E                \
                                    ,CPSS_PP_PEX_HIT_DEFAULT_WIN_ERR_E          \
                                    ,CPSS_PP_DATA_INTEGRITY_ERROR_E         \
                                    ,CPSS_PP_MAC_BANK_LEARN_COUNTERS_OVERFLOW_E \
                                    ,CPSS_PP_PORT_EEE_E                         \
                                    ,CPSS_PP_OAM_EXCEPTION_KEEPALIVE_AGING_E    \
                                    ,CPSS_PP_OAM_EXCEPTION_EXCESS_KEEPALIVE_E   \
                                    ,CPSS_PP_OAM_EXCEPTION_INVALID_KEEPALIVE_E  \
                                    ,CPSS_PP_OAM_EXCEPTION_RDI_STATUS_E         \
                                    ,CPSS_PP_OAM_EXCEPTION_TX_PERIOD_E          \
                                    ,CPSS_PP_OAM_EXCEPTION_MEG_LEVEL_E          \
                                    ,CPSS_PP_OAM_EXCEPTION_SOURCE_INTERFACE_E   \
                                    ,CPSS_PP_OAM_ILLEGAL_ENTRY_INDEX_E          \
                                    ,CPSS_SRVCPU_PORT_LINK_STATUS_CHANGED_E     \
                                    ,CPSS_SRVCPU_PORT_802_3_AP_E                \
                                    ,CPSS_SRVCPU_PORT_REMOTE_FAULT_TX_CHANGE_E  \
                                    ,CPSS_SRVCPU_PORT_AP_DISABLE_E              \
                                    ,CPSS_PP_PIPE_PCP_E                         \
                                    ,CPSS_PP_PHA_E                              \
                                    ,CPSS_PP_PTP_TAI_INCOMING_TRIGGER_E         \
                                    ,CPSS_PP_PTP_TAI_GENERATION_E               \
                                    ,CPSS_PP_TQ_PORT_MICRO_BURST_E              \
                                    ,CPSS_PP_PORT_PTP_MIB_FRAGMENT_E            \
                                    ,CPSS_PP_LMU_LATENCY_EXCEED_THRESHOLD_E     \
                                    ,CPSS_PP_TQ_PORT_HR_CROSSED_THRESHOLD_E     \
                                    ,CPSS_PP_PCL_ACTION_TRIGGERED_E             \
                                    ,CPSS_PP_MACSEC_SA_EXPIRED_E                \
                                    ,CPSS_PP_MACSEC_SA_PN_FULL_E                \
                                    ,CPSS_PP_MACSEC_EGRESS_SEQ_NUM_ROLLOVER_E   \
                                    ,CPSS_PP_MACSEC_STATISTICS_SUMMARY_E        \
                                    ,CPSS_PP_MACSEC_TRANSFORM_ENGINE_ERR_E      \
                                    ,CPSS_PP_EM_AUTO_LEARN_INDIRECT_ADDRESS_OUT_OF_RANGE_EVENT_E        \
                                    ,CPSS_PP_EM_AUTO_LEARN_FLOW_ID_ALLOCATION_FAILED_EVENT_E            \
                                    ,CPSS_PP_EM_AUTO_LEARN_FLOW_ID_RANGE_FULL_EVENT_E                   \
                                    ,CPSS_PP_EM_AUTO_LEARN_FLOW_ID_THRESHOLD_CROSSED_EVENT_E            \
                                    ,CPSS_PP_EM_AUTO_LEARN_FLOW_ID_EMPTY_EVENT_E                        \
                                    ,CPSS_PP_EM_AUTO_LEARN_COLLISION_EVENT_E                            \
                                    ,CPSS_PP_EM_AUTO_LEARN_ILLEGAL_ADDRESS_ACCESS_EVENT_E               \
                                    ,CPSS_PP_EM_AUTO_LEARN_ILLEGAL_TABLE_OVERLAP_EVENT_E                \
                                    ,CPSS_PP_EM_AUTO_LEARN_CHANNEL_0_SHM_ANSWER_FIFO_OVERFLOW_EVENT_E   \
                                    ,CPSS_PP_EM_AUTO_LEARN_CHANNEL_1_SHM_ANSWER_FIFO_OVERFLOW_EVENT_E   \
                                    ,CPSS_PP_HSR_PRP_PNT_NUM_OF_READY_ENTRIES_E                         \
                                    ,CPSS_PP_CM3_WD_E                                                   \
                                    ,CPSS_PP_CM3_DOORBELL_E                                             \
                                    ,CPSS_PP_STREAM_LATENT_ERROR_E                                      \
                                    }

#define APP_DEMO_P1_UNI_EV_DEFAULT { CPSS_PP_RX_BUFFER_QUEUE0_E                 \
                                    ,CPSS_PP_RX_ERR_QUEUE0_E                    \
                                    ,CPSS_PP_RX_BUFFER_QUEUE1_E                 \
                                    ,CPSS_PP_RX_ERR_QUEUE1_E                    \
                                    }

#define APP_DEMO_P2_UNI_EV_DEFAULT { CPSS_PP_RX_BUFFER_QUEUE2_E                 \
                                    ,CPSS_PP_RX_ERR_QUEUE2_E                    \
                                    ,CPSS_PP_RX_BUFFER_QUEUE3_E                 \
                                    ,CPSS_PP_RX_ERR_QUEUE3_E                    \
                                    }

#define APP_DEMO_P3_UNI_EV_DEFAULT { CPSS_PP_RX_BUFFER_QUEUE4_E                 \
                                    ,CPSS_PP_RX_ERR_QUEUE4_E                    \
                                    }

#define APP_DEMO_P4_UNI_EV_DEFAULT { CPSS_PP_RX_BUFFER_QUEUE5_E                 \
                                    ,CPSS_PP_RX_ERR_QUEUE5_E                    \
                                    }

#define APP_DEMO_P5_UNI_EV_DEFAULT { CPSS_PP_RX_BUFFER_QUEUE6_E                 \
                                    ,CPSS_PP_RX_ERR_QUEUE6_E                    \
                                    }

#define APP_DEMO_P6_UNI_EV_DEFAULT { CPSS_PP_RX_BUFFER_QUEUE7_E                 \
                                    ,CPSS_PP_RX_ERR_QUEUE7_E                    \
                                    /*MG1*/                                     \
                                    ,CPSS_PP_MG1_RX_BUFFER_QUEUE0_E             \
                                    ,CPSS_PP_MG1_RX_BUFFER_QUEUE1_E             \
                                    ,CPSS_PP_MG1_RX_BUFFER_QUEUE2_E             \
                                    ,CPSS_PP_MG1_RX_BUFFER_QUEUE3_E             \
                                    ,CPSS_PP_MG1_RX_BUFFER_QUEUE4_E             \
                                    ,CPSS_PP_MG1_RX_BUFFER_QUEUE5_E             \
                                    ,CPSS_PP_MG1_RX_BUFFER_QUEUE6_E             \
                                    ,CPSS_PP_MG1_RX_BUFFER_QUEUE7_E             \
                                    ,CPSS_PP_MG1_RX_ERR_QUEUE0_E                \
                                    ,CPSS_PP_MG1_RX_ERR_QUEUE1_E                \
                                    ,CPSS_PP_MG1_RX_ERR_QUEUE2_E                \
                                    ,CPSS_PP_MG1_RX_ERR_QUEUE3_E                \
                                    ,CPSS_PP_MG1_RX_ERR_QUEUE4_E                \
                                    ,CPSS_PP_MG1_RX_ERR_QUEUE5_E                \
                                    ,CPSS_PP_MG1_RX_ERR_QUEUE6_E                \
                                    ,CPSS_PP_MG1_RX_ERR_QUEUE7_E                \
                                    /*MG2*/                                     \
                                    ,CPSS_PP_MG2_RX_BUFFER_QUEUE0_E             \
                                    ,CPSS_PP_MG2_RX_BUFFER_QUEUE1_E             \
                                    ,CPSS_PP_MG2_RX_BUFFER_QUEUE2_E             \
                                    ,CPSS_PP_MG2_RX_BUFFER_QUEUE3_E             \
                                    ,CPSS_PP_MG2_RX_BUFFER_QUEUE4_E             \
                                    ,CPSS_PP_MG2_RX_BUFFER_QUEUE5_E             \
                                    ,CPSS_PP_MG2_RX_BUFFER_QUEUE6_E             \
                                    ,CPSS_PP_MG2_RX_BUFFER_QUEUE7_E             \
                                    ,CPSS_PP_MG2_RX_ERR_QUEUE0_E                \
                                    ,CPSS_PP_MG2_RX_ERR_QUEUE1_E                \
                                    ,CPSS_PP_MG2_RX_ERR_QUEUE2_E                \
                                    ,CPSS_PP_MG2_RX_ERR_QUEUE3_E                \
                                    ,CPSS_PP_MG2_RX_ERR_QUEUE4_E                \
                                    ,CPSS_PP_MG2_RX_ERR_QUEUE5_E                \
                                    ,CPSS_PP_MG2_RX_ERR_QUEUE6_E                \
                                    ,CPSS_PP_MG2_RX_ERR_QUEUE7_E                \
                                    /*MG3*/                                     \
                                    ,CPSS_PP_MG3_RX_BUFFER_QUEUE0_E             \
                                    ,CPSS_PP_MG3_RX_BUFFER_QUEUE1_E             \
                                    ,CPSS_PP_MG3_RX_BUFFER_QUEUE2_E             \
                                    ,CPSS_PP_MG3_RX_BUFFER_QUEUE3_E             \
                                    ,CPSS_PP_MG3_RX_BUFFER_QUEUE4_E             \
                                    ,CPSS_PP_MG3_RX_BUFFER_QUEUE5_E             \
                                    ,CPSS_PP_MG3_RX_BUFFER_QUEUE6_E             \
                                    ,CPSS_PP_MG3_RX_BUFFER_QUEUE7_E             \
                                    ,CPSS_PP_MG3_RX_ERR_QUEUE0_E                \
                                    ,CPSS_PP_MG3_RX_ERR_QUEUE1_E                \
                                    ,CPSS_PP_MG3_RX_ERR_QUEUE2_E                \
                                    ,CPSS_PP_MG3_RX_ERR_QUEUE3_E                \
                                    ,CPSS_PP_MG3_RX_ERR_QUEUE4_E                \
                                    ,CPSS_PP_MG3_RX_ERR_QUEUE5_E                \
                                    ,CPSS_PP_MG3_RX_ERR_QUEUE6_E                \
                                    ,CPSS_PP_MG3_RX_ERR_QUEUE7_E                \
                                    /* CPU SDMA [4..15] - queues 32..127 : 'RX_BUFFER' */ \
                                    ,CPSS_PP_RX_BUFFER_QUEUE32_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE33_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE34_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE35_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE36_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE37_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE38_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE39_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE40_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE41_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE42_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE43_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE44_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE45_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE46_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE47_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE48_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE49_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE50_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE51_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE52_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE53_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE54_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE55_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE56_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE57_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE58_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE59_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE60_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE61_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE62_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE63_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE64_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE65_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE66_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE67_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE68_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE69_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE70_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE71_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE72_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE73_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE74_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE75_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE76_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE77_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE78_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE79_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE80_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE81_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE82_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE83_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE84_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE85_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE86_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE87_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE88_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE89_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE90_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE91_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE92_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE93_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE94_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE95_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE96_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE97_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE98_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE99_E                \
                                    ,CPSS_PP_RX_BUFFER_QUEUE100_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE101_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE102_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE103_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE104_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE105_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE106_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE107_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE108_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE109_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE110_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE111_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE112_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE113_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE114_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE115_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE116_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE117_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE118_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE119_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE120_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE121_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE122_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE123_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE124_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE125_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE126_E               \
                                    ,CPSS_PP_RX_BUFFER_QUEUE127_E               \
                                     /* CPU SDMA [4..15] - queues 32..127 : 'RX_ERR' */ \
                                    ,CPSS_PP_RX_ERR_QUEUE32_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE33_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE34_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE35_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE36_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE37_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE38_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE39_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE40_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE41_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE42_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE43_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE44_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE45_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE46_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE47_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE48_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE49_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE50_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE51_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE52_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE53_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE54_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE55_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE56_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE57_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE58_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE59_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE60_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE61_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE62_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE63_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE64_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE65_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE66_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE67_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE68_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE69_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE70_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE71_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE72_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE73_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE74_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE75_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE76_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE77_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE78_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE79_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE80_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE81_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE82_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE83_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE84_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE85_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE86_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE87_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE88_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE89_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE90_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE91_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE92_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE93_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE94_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE95_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE96_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE97_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE98_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE99_E                   \
                                    ,CPSS_PP_RX_ERR_QUEUE100_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE101_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE102_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE103_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE104_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE105_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE106_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE107_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE108_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE109_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE110_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE111_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE112_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE113_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE114_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE115_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE116_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE117_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE118_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE119_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE120_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE121_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE122_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE123_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE124_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE125_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE126_E                  \
                                    ,CPSS_PP_RX_ERR_QUEUE127_E                  \
                                   }


#define APP_DEMO_P6_UNI_EV_SINGLE_RX_TASK_MODE { CPSS_PP_RX_BUFFER_QUEUE0_E     \
                                                ,CPSS_PP_RX_BUFFER_QUEUE1_E     \
                                                ,CPSS_PP_RX_BUFFER_QUEUE2_E     \
                                                ,CPSS_PP_RX_BUFFER_QUEUE3_E     \
                                                ,CPSS_PP_RX_BUFFER_QUEUE4_E     \
                                                ,CPSS_PP_RX_BUFFER_QUEUE5_E     \
                                                ,CPSS_PP_RX_BUFFER_QUEUE6_E     \
                                                ,CPSS_PP_RX_BUFFER_QUEUE7_E     \
                                                ,CPSS_PP_RX_ERR_QUEUE0_E        \
                                                ,CPSS_PP_RX_ERR_QUEUE1_E        \
                                                ,CPSS_PP_RX_ERR_QUEUE2_E        \
                                                ,CPSS_PP_RX_ERR_QUEUE3_E        \
                                                ,CPSS_PP_RX_ERR_QUEUE4_E        \
                                                ,CPSS_PP_RX_ERR_QUEUE5_E        \
                                                ,CPSS_PP_RX_ERR_QUEUE6_E        \
                                                ,CPSS_PP_RX_ERR_QUEUE7_E        \
                                               }

#define APP_DEMO_P7_UNI_EV_DEFAULT { CPSS_PP_EB_AUQ_PENDING_E                   \
                                    ,CPSS_PP_EB_AUQ_ALMOST_FULL_E               \
                                    ,CPSS_PP_EB_AUQ_FULL_E                      \
                                    ,CPSS_PP_EB_AUQ_OVER_E                      \
                                    ,CPSS_PP_EB_FUQ_PENDING_E                   \
                                    ,CPSS_PP_EB_FUQ_FULL_E                      \
                                    ,CPSS_PP_EB_SECURITY_BREACH_UPDATE_E        \
                                    ,CPSS_PP_MAC_TBL_OP_DONE_E                  \
                                    ,CPSS_PP_MAC_MESSAGE_TO_CPU_READY_E         \
                                                                                \
/* the event of CPSS_PP_MAC_AGE_VIA_TRIGGER_ENDED_E must be last one on this */ \
/* list because we will remove it on ExMx systems                           */  \
                                    ,CPSS_PP_MAC_AGE_VIA_TRIGGER_ENDED_E        \
                                    }

#define APP_DEMO_P7_UNI_EV_NO_AUQ_PENDING { CPSS_PP_EB_AUQ_OVER_E               \
                                    ,CPSS_PP_EB_FUQ_PENDING_E                   \
                                    ,CPSS_PP_EB_FUQ_FULL_E                      \
                                    ,CPSS_PP_EB_SECURITY_BREACH_UPDATE_E        \
                                    ,CPSS_PP_MAC_TBL_OP_DONE_E                  \
                                                                                \
/* the event of CPSS_PP_MAC_AGE_VIA_TRIGGER_ENDED_E must be last one on this */ \
/* list because we will remove it on ExMx systems                           */  \
                                    ,CPSS_PP_MAC_AGE_VIA_TRIGGER_ENDED_E        \
                                    }
/* Currently not used */
#define APP_DEMO_P8_UNI_EV_DEFAULT { CPSS_UNI_RSRVD_EVENT_E }

/****************************************************************************/
/* App-Demo (priority 9 Highest) default events                             */
/****************************************************************************/
#define APP_DEMO_P9_UNI_EV_DEFAULT { CPSS_PP_PORT_LINK_STATUS_CHANGED_E         \
                                    /* AN_COMPLETED and LINK_STATUS are in same register */ \
                                    /* AN_COMPLETED should be after LINK_STATUS to avoid */ \
                                    /* LINK_STATUS interrupt lost during init            */ \
                                    ,CPSS_PP_PORT_AN_COMPLETED_E                \
                                    ,CPSS_XBAR_HG_LANE_SYNCH_CHANGE_E           \
                                    ,CPSS_XBAR_HG_PING_RECEIVED_E               \
                                    ,CPSS_XBAR_HOST_RX_FIFO_PEND_E              \
                                    /* for XCAT2 B1, acutally means "Signal Detect change" */   \
                                    ,CPSS_PP_PORT_PRBS_ERROR_QSGMII_E           \
                                    /* for Lion2 & Puma 3, has two meanings: "sigdet */ \
                                    /* change" and "gb lock change" */          \
                                    ,CPSS_PP_PORT_MMPCS_SIGNAL_DETECT_CHANGE_E  \
                                    ,CPSS_PP_PORT_PCS_GB_LOCK_SYNC_CHANGE_E     \
                                    ,CPSS_PP_PORT_PCS_ALIGN_LOCK_LOST_E         \
                                    /* for Lion2 RXAUI link up WA */            \
                                    ,CPSS_PP_PORT_LANE_SYNC_STATUS_CHANGED_E    \
                                    ,CPSS_PP_PORT_AN_HCD_FOUND_E                \
                                    ,CPSS_PP_PORT_AN_RESTART_E                  \
                                    ,CPSS_PP_PORT_AN_PARALLEL_DETECT_E         \
                                    ,CPSS_PP_PORT_LANE_FEC_ERROR_E              \
                                    }

#define APP_DEMO_SKIP_ARR   {       CPSS_PP_EB_AUQ_ALMOST_FULL_E                \
                                   ,CPSS_PP_MAC_NUM_OF_HOP_EXP_E                \
                                   ,CPSS_PP_MAC_FIFO_2_CPU_EXCEEDED_E           \
                                   ,CPSS_PP_MAC_NA_NOT_LEARNED_E                \
                                   ,CPSS_PP_EB_NA_FIFO_FULL_E                   \
                                   ,CPSS_PP_MAC_NA_LEARNED_E                    \
                                   ,CPSS_PP_MAC_MESSAGE_TO_CPU_READY_E          \
                            }


#define APP_DEMO_PROCESS_NUMBER     10
#define APP_DEMO_SINGLE_RX_TASK_NUMBER 6
#define BUFF_LEN    20
#define APP_DEMO_MSGQ_SIZE 500

/* number of packets to get from the queue in one round */
#define APP_DEMO_SINGLE_RX_TASK_P0_WEIGHT 20
#define APP_DEMO_SINGLE_RX_TASK_P1_WEIGHT 20
#define APP_DEMO_SINGLE_RX_TASK_P2_WEIGHT 20
#define APP_DEMO_SINGLE_RX_TASK_P3_WEIGHT 20
#define APP_DEMO_SINGLE_RX_TASK_P4_WEIGHT 20
#define APP_DEMO_SINGLE_RX_TASK_P5_WEIGHT 20
#define APP_DEMO_SINGLE_RX_TASK_P6_WEIGHT 20
#define APP_DEMO_SINGLE_RX_TASK_P7_WEIGHT 20

typedef struct
{
    GT_U8                       devNum;
    GT_U8                       queue;
    GT_U32                      numOfBuff;
    GT_U8*                      packetBuffs[BUFF_LEN];
    GT_U32                      buffLenArr[BUFF_LEN];
#ifdef CHX_FAMILY
    CPSS_DXCH_NET_RX_PARAMS_STC dxChNetRxParams;
#endif
} APP_DEMO_RX_PACKET_PARAMS;

extern CPSS_OS_MUTEX rxMutex;

/*******************************************************************************
* RX_PACKET_RECEIVE_CB_FUN
*
* DESCRIPTION:
*       Function called to handle incoming Rx packet in the CPU
*
* @note   APPLICABLE DEVICES:      xCat3; AC5; Lion2; Bobcat2; Caelum; Aldrin; AC3X; Bobcat3; Aldrin2; Falcon; AC5P; AC5X; Harrier; Ironman; Pipe.
* @note   NOT APPLICABLE DEVICES:  None.
*
* INPUTS:
*       devNum       - Device number.
*       queueIdx     - The queue from which this packet was received.
*       numOfBuffPtr - Num of used buffs in packetBuffs.
*       packetBuffs  - The received packet buffers list.
*       buffLen      - List of buffer lengths for packetBuffs.
*       rxParamsPtr  - (pointer to)information parameters of received packets
*
* RETURNS:
*       GT_OK - no error
*
* COMMENTS:
*
*******************************************************************************/
typedef GT_STATUS (*RX_PACKET_RECEIVE_CB_FUN)
(
    IN GT_U8            devNum,
    IN GT_U8            queueIdx,
    IN GT_U32           numOfBuff,
    IN GT_U8            *packetBuffs[],
    IN GT_U32           buffLen[],
    IN GT_VOID          *rxParamsPtr
);

/**
* @internal appDemoPrintLinkChangeFlagSet function
* @endinternal
*
* @brief   function to allow set the flag of : printLinkChangeEnabled
*
* @param[in] enable                   - enable/disable the printings of 'link change'
*
* @retval GT_OK                    - on success
*/
GT_STATUS appDemoPrintLinkChangeFlagSet
(
    IN GT_U32   enable
);
/**
* @internal appDemoPrintLinkChangeFlagGet function
* @endinternal
*
* @brief   function to get the flag of : printLinkChangeEnabled
*
* @retval printLinkChangeEnabled - do we print link status change info
*/
GT_BOOL appDemoPrintLinkChangeFlagGet(void);

/**
* @internal appDemoAllowProcessingOfAuqMessages function
* @endinternal
*
* @brief   function to allow set the flag of : allowProcessingOfAuqMessages
*
* @param[in] enable                   - enable/disable the processing of the AUQ messages
*
* @retval GT_OK                    - on success
*
* @note flag that state the tasks may process events that relate to AUQ messages.
*       this flag allow us to stop processing those messages , by that the AUQ may
*       be full, or check AU storm prevention, and other.
*
*/
GT_STATUS   appDemoAllowProcessingOfAuqMessages
(
    GT_BOOL     enable
);

/**
* @internal appDemoTraceAuqFlagSet function
* @endinternal
*
* @brief   function to allow set the flag of : traceAuq
*
* @param[in] enable                   - enable/disable the printings of indication of AUQ/FUQ messages:
*                                      "+",    CPSS_NA_E
*                                      "qa",   CPSS_QA_E should not be
*                                      "qr",   CPSS_QR_E
*                                      "-",    CPSS_AA_E
*                                      "t",    CPSS_TA_E
*                                      "sa",   CPSS_SA_E should not be
*                                      "qi",   CPSS_QI_E should not be
*                                      "f"     CPSS_FU_E
*
* @retval GT_OK                    - on success
*/
GT_STATUS appDemoTraceAuqFlagSet
(
    IN GT_U32   enable
);


/**
* @internal appDemoEventHandlerPreInit function
* @endinternal
*
* @brief   Pre init for the event handler tasks
*
* @retval GT_OK                    - on success,
* @retval GT_FAIL                  - otherwise.
*/
GT_STATUS appDemoEventHandlerPreInit
(
    IN GT_VOID
);

/**
* @internal appDemoDeviceEventHandlerPreInit function
* @endinternal
*
* @brief   Pre init for the event handler tasks
*
* @retval GT_OK                    - on success,
* @retval GT_FAIL                  - otherwise.
*/
GT_STATUS appDemoDeviceEventHandlerPreInit
(
    IN GT_U8 dev
);

/**
* @internal appDemoEventRequestDrvnModeInit function
* @endinternal
*
* @brief   This routine spawns the App Demo event handlers.
*
* @retval GT_OK                    - on success,
* @retval GT_FAIL                  - otherwise.
*/
GT_STATUS appDemoEventRequestDrvnModeInit
(
    IN GT_VOID
);

/**
* @internal appDemoDeviceEventRequestDrvnModeInit function
* @endinternal
*
* @brief   This routine spawns the App Demo event handlers.
*
* @retval GT_OK                    - on success,
* @retval GT_FAIL                  - otherwise.
*/
GT_STATUS appDemoDeviceEventRequestDrvnModeInit
(
    IN GT_U8 devIdx
);

/*******************************************************************************
* APP_DEMO_CPSS_EVENT_BIND_FUNC
*
* DESCRIPTION:
*       This routine binds a user process to unified event. The routine returns
*       a handle that is used when the application wants to wait for the event
*       (cpssEventSelect), receive the event(cpssEventRecv) or transmit a packet
*       using the Network Interface.
*
*       NOTE : the function does not mask/unmask the HW events in any device.
*              This is Application responsibility to unmask the relevant events
*              on the needed devices , using function cpssEventDeviceMaskSet
*
* @note   APPLICABLE DEVICES:      xCat3; AC5; Lion2; Bobcat2; Caelum; Aldrin; AC3X; Bobcat3; Aldrin2; Falcon; AC5P; AC5X; Harrier; Ironman; Pipe.
* @note   NOT APPLICABLE DEVICES:  None.
*
* INPUTS:
*       uniEventArr - The unified event list.
*       arrLength   - The unified event list length.
*
* OUTPUTS:
*       hndlPtr     - (pointer to) The user handle for the bounded events.
*
* RETURNS:
*       GT_OK   - on success
*       GT_FAIL - on failure
*       GT_BAD_PTR  - one of the parameters is NULL pointer
*       GT_OUT_OF_CPU_MEM - failed to allocate CPU memory,
*       GT_FULL - when trying to set the "tx buffer queue unify event"
*                 (CPSS_PP_TX_BUFFER_QUEUE_E) with other events in the same
*                 handler
*       GT_ALREADY_EXIST - one of the unified events already bound to another
*                 handler (not applicable to CPSS_PP_TX_BUFFER_QUEUE_E)
*
* COMMENTS:
*       None.
*
*******************************************************************************/
typedef GT_STATUS (*APP_DEMO_CPSS_EVENT_BIND_FUNC)
(
    IN  CPSS_UNI_EV_CAUSE_ENT uniEventArr[],
    IN  GT_U32               arrLength,
    OUT GT_U32               *hndlPtr
);

/*******************************************************************************
* APP_DEMO_CPSS_EVENT_SELECT_FUNC
*
* DESCRIPTION:
*       This function waiting for one of the events ,relate to the handler,
*       to happen , and gets a list of events (in array of bitmaps format) that
*       occurred .
*
* @note   APPLICABLE DEVICES:      xCat3; AC5; Lion2; Bobcat2; Caelum; Aldrin; AC3X; Bobcat3; Aldrin2; Falcon; AC5P; AC5X; Harrier; Ironman; Pipe.
* @note   NOT APPLICABLE DEVICES:  None.
*
* INPUTS:
*       hndl                - The user handle for the bounded events.
*       timeoutPtr          - (pointer to) Wait timeout in milliseconds
*                             NULL pointer means wait forever.
*       evBitmapArrLength   - The bitmap array length (in words).
*
* OUTPUTS:
*       evBitmapArr         - The bitmap array of the received events.
*
* RETURNS:
*       GT_OK  - success
*       GT_FAIL - general failure
*       GT_TIMEOUT - when the "time out" requested by the caller expired and no
*                    event occurred during this period
*       GT_BAD_PARAM - bad hndl parameter , the hndl parameter is not legal
*                     (was not returned by cpssEventBind(...))
*       GT_BAD_PTR  - evBitmapArr parameter is NULL pointer
*                     (and evBitmapArrLength != 0)
*
* COMMENTS:
*       None.
*
*******************************************************************************/
typedef GT_STATUS (*APP_DEMO_CPSS_EVENT_SELECT_FUNC)
(
    IN  GT_UINTPTR           hndl,
    IN  GT_U32              *timeoutPtr,
    OUT GT_U32              evBitmapArr[],
    IN  GT_U32              evBitmapArrLength
);

/*******************************************************************************
* APP_DEMO_CPSS_EVENT_RECV_FUNC
*
* DESCRIPTION:
*       This function gets general information about the selected unified event.
*       The function retrieve information about the device number that relate to
*       the event , and extra info about port number / priority queue that
*       relate to the event.
*       The function retrieve the info about the first occurrence of this event
*       in the queue.
*
* @note   APPLICABLE DEVICES:      xCat3; AC5; Lion2; Bobcat2; Caelum; Aldrin; AC3X; Bobcat3; Aldrin2; Falcon; AC5P; AC5X; Harrier; Ironman; Pipe.
* @note   NOT APPLICABLE DEVICES:  None.
*
* INPUTS:
*       hndl        - The user handle for the bounded events.
*       evCause     - The specified unify event that info about it's first
*                     waiting occurrence required.
* OUTPUTS:
*       evExtDataPtr- (pointer to)The additional date (port num / priority
*                     queue number) the event was received upon.
*       evDevPtr    - (pointer to)The device the event was received upon
*
* RETURNS:
*       GT_OK  - success
*       GT_FAIL - general failure
*       GT_NO_MORE   - There is no more info to retrieve about the specified
*                      event .
*       GT_BAD_PARAM - bad hndl parameter ,
*                      or hndl bound to CPSS_PP_TX_BUFFER_QUEUE_E --> not allowed
*                      use dedicated "get tx ended info" function instead
*       GT_BAD_PTR  - one of the parameters is NULL pointer
* COMMENTS:
*       None.
*
*******************************************************************************/
typedef GT_STATUS (*APP_DEMO_CPSS_EVENT_RECV_FUNC)
(
    IN  GT_UINTPTR            hndl,
    IN  CPSS_UNI_EV_CAUSE_ENT evCause,
    OUT GT_UINTPTR          *evExtDataPtr,
    OUT GT_U8               *evDevPtr
);

/*******************************************************************************
* appDemoCpssEventDeviceMaskSet
*
* DESCRIPTION:
*       This routine mask/unmasks an unified event on specific device.
*
* @note   APPLICABLE DEVICES:      xCat3; AC5; Lion2; Bobcat2; Caelum; Aldrin; AC3X; Bobcat3; Aldrin2; Falcon; AC5P; AC5X; Harrier; Ironman; Pipe.
* @note   NOT APPLICABLE DEVICES:  None.
*
* INPUTS:
*       devNum - device number - PP/FA/Xbar device number -
*                depend on the uniEvent
*                if the uniEvent is in range of PP events , then devNum relate
*                to PP
*                if the uniEvent is in range of FA events , then devNum relate
*                to FA
*                if the uniEvent is in range of XBAR events , then devNum relate
*                to XBAR
*       uniEvent   - The unified event.
*       operation  - the operation : mask / unmask
*
* OUTPUTS:
*       None
*
* RETURNS:
*       GT_OK  - on success
*       GT_FAIL - on failure.
*       GT_BAD_PARAM - bad unify event value or bad device number
*
* COMMENTS:
*
*       The OS interrupts and the ExtDrv interrupts are locked during the
*       operation of the function.
*
*******************************************************************************/
typedef GT_STATUS (*APP_DEMO_CPSS_EVENT_DEVICE_MASK_SET_FUNC)
(
    IN GT_U8                    devNum,
    IN CPSS_UNI_EV_CAUSE_ENT    uniEvent,
    IN CPSS_EVENT_MASK_SET_ENT  operation
);

/**
* @internal appDemoEventFatalErrorEnable function
* @endinternal
*
* @brief   Set fatal error handling type.
*
* @param[in] fatalErrorType           - fatal error handling type
*
* @retval GT_OK                    - on success
* @retval GT_BAD_PARAM             - on wrong fatalErrorType
*/
GT_STATUS appDemoEventFatalErrorEnable
(
    CPSS_ENABLER_FATAL_ERROR_TYPE fatalErrorType
);

/**
* @internal appDemoAuMessageNumberDump function
* @endinternal
*
* @brief   Get number of Au messages.
*
* @retval GT_OK                    - on success
*/
GT_STATUS appDemoAuMessageNumberDump
(
    GT_VOID
);

/**
* @internal appDemoDeviceEventRequestDrvnModeReset function
* @endinternal
*
* @brief   This routine destroys event handlers tasks, delete message queues, clean
*         bindings for App Demo event handlers.
*
* @retval GT_OK                    - on success,
* @retval GT_FAIL                  - otherwise.
*/
GT_STATUS appDemoDeviceEventRequestDrvnModeReset
(
    IN GT_U8 devNum
);

/**
* @internal appDemoEventRequestDrvnModeReset function
* @endinternal
*
* @brief   This routine destroys event handlers tasks, delete message queues, clean
*         bindings for App Demo event handlers.
*
* @retval GT_OK                    - on success,
* @retval GT_FAIL                  - otherwise.
*/
GT_STATUS appDemoEventRequestDrvnModeReset
(
    IN GT_VOID
);

/**
* @internal appDemoDeviceEventMaskSet function
* @endinternal
*
* @brief   This routine masks/unmask events specific to device.
*
* @param[in] devNum                - device number
* @param[in] operation             - type of mask/unmask to do on the events
*
* @retval GT_OK                    - on success,
* @retval GT_FAIL                  - otherwise.
*/
GT_STATUS appDemoDeviceEventMaskSet
(
    IN GT_U8                       devNum,
    IN CPSS_EVENT_MASK_SET_ENT     operation
);

GT_STATUS appDemoEventsDataBaseGet
(
    OUT APP_UTILS_UNI_EVENT_COUNTER_STC ***eventCounterBlockGet
);

/**
* @internal appDemoEventsToTestsHandlerBind function
* @endinternal
*
* @brief   This routine creates new event handler for the unified event list.
*
* @param[in] cpssUniEventArr[]        - The CPSS unified event list.
* @param[in] arrLength                - The unified event list length.
* @param[in] operation                - type of  mask/unmask to do on the events
*                                       GT_OK on success, or
*                                       GT_FAIL if failed.
*/
GT_STATUS appDemoEventsToTestsHandlerBind
(
    IN  CPSS_UNI_EV_CAUSE_ENT       cpssUniEventArr[],
    IN  GT_U32                      arrLength,
    IN  CPSS_EVENT_MASK_SET_ENT     operation
);
#ifdef PTP_PLUGIN_SUPPORT
typedef void (*APP_DEMO_LINK_CHNG_FUNC)
(
    GT_U8   devNum,
    GT_U32  portNum
);
void appDemoRegisterLinkChngFunc (APP_DEMO_LINK_CHNG_FUNC funcPtr);
#endif

/**
* @internal appDemoGenEventLegacyCounterEnable function
* @endinternal
*
* @brief   Emulates old counters functionality. In this mode there will be no dynamic allocation per event/extended data, and
*          the counters will be incremented per event type.
*
* @param[in] enable   - enable/disable 'old' counting mode
*                       GT_TRUE     - emulate legacy mode
*                       GT_FALSE    - the new count mode is active
*
*/
GT_VOID appDemoGenEventLegacyCounterEnable
(
    IN GT_BOOL   enable
);

/**
* @internal appDemoEventsToTestsHandlerUnbind function
* @endinternal
*
* @brief   This routine unbind the unified event list and remove
*          the event handler made in appDemoEventsToTestsHandlerbind .
*
* @param[in] cpssUniEventArr[]        - The CPSS unified event list.
* @param[in] arrLength                - The unified event list length.
*/
GT_STATUS appDemoEventsToTestsHandlerUnbind
(
    IN  CPSS_UNI_EV_CAUSE_ENT       cpssUniEventArr[],
    IN  GT_U32                      arrLength
);

/**
* @internal appDemoDeviceSkipEventMaskSet function
* @endinternal
*
* @brief   This routine masks/unmask skip events specific to device.
*
* @param[in] devNum                - device number
* @param[in] operation             - type of mask/unmask to do on the events
*
* @retval GT_OK                    - on success,
* @retval GT_BAD_PARAM             - on bad parameter
* @retval GT_FAIL                  - otherwise.
*/
GT_STATUS appDemoDeviceSkipEventMaskSet
(
    IN GT_U8                       devNum,
    IN CPSS_EVENT_MASK_SET_ENT     operation
);

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* __userEventHandlerh */



