/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [27:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [38:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = !(celloutsig_0_2z ? celloutsig_0_3z[1] : celloutsig_0_2z);
  assign celloutsig_0_22z = !(celloutsig_0_5z ? celloutsig_0_20z[5] : celloutsig_0_0z[13]);
  assign celloutsig_1_3z = !(celloutsig_1_2z ? in_data[122] : celloutsig_1_0z);
  assign celloutsig_0_2z = !(in_data[49] ? celloutsig_0_0z[5] : in_data[53]);
  assign celloutsig_1_12z = celloutsig_1_2z | ~(celloutsig_1_8z);
  assign celloutsig_1_19z = celloutsig_1_12z | ~(celloutsig_1_15z[5]);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_1z);
  assign celloutsig_1_14z = celloutsig_1_13z[12] ^ celloutsig_1_4z[3];
  assign celloutsig_1_9z = celloutsig_1_1z ^ in_data[177];
  assign celloutsig_0_5z = { celloutsig_0_1z[3], celloutsig_0_4z, celloutsig_0_2z } <= { celloutsig_0_1z[3:2], celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_0z[12:10], celloutsig_0_3z } <= celloutsig_0_7z[6:1];
  assign celloutsig_0_13z = celloutsig_0_3z <= celloutsig_0_0z[12:10];
  assign celloutsig_1_6z = { in_data[107:103], celloutsig_1_3z, celloutsig_1_1z } <= { in_data[146:142], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[185:173], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z } <= { in_data[134:120], celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[142] & ~(in_data[179]);
  assign celloutsig_1_13z = { in_data[143:125], celloutsig_1_11z } % { 1'h1, in_data[176:169], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_1z = in_data[85:79] % { 1'h1, in_data[92:87] };
  assign celloutsig_0_20z = { celloutsig_0_7z[3:2], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, celloutsig_0_19z[6:2] };
  assign celloutsig_1_15z = - { celloutsig_1_4z[12:4], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_3z = - in_data[34:32];
  assign celloutsig_0_7z = - { celloutsig_0_1z[5:0], celloutsig_0_4z };
  assign celloutsig_0_15z = - { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_1_4z = - { in_data[180:168], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_3z[0], celloutsig_0_3z } !== { celloutsig_0_1z[6:4], celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[157:153], celloutsig_1_0z } !== in_data[186:181];
  assign celloutsig_1_11z = | { in_data[173:171], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_12z = | { celloutsig_0_0z[19:18], celloutsig_0_8z };
  assign celloutsig_1_2z = | { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = ^ { in_data[125:113], celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_15z[3:2], celloutsig_0_12z } >> celloutsig_0_11z[2:0];
  assign celloutsig_0_11z = { celloutsig_0_7z[4:2], celloutsig_0_4z } <<< { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_0z[9:1] <<< { celloutsig_0_3z[2:1], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 28'h0000000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[89:62];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
