tst r0, r1 
mvnne r2, r3 
lsr r1, r2, r3 
mvn r0, r1 
mov r3, r0 
