//////////////////////////////////////////////////////////////////////////
//
// EP5CLIB.TTL: TTL descriptions of Lattice Semiconductor ECP3 Library.
//
// Revision: ep5clib.ttl 1.7
//
//////////////////////////////////////////////////////////////////////////


// ECP2 components renamed in ECP3 without changes to component interface.

CCU2C = CCU2B;

LUT4 = ORCALUT4;
LUT5 = ORCALUT5;
LUT6 = ORCALUT6;
LUT7 = ORCALUT7;
LUT8 = ORCALUT8;

DPR16X4A = DPR16X4C;
SPR16X4A = SPR16X4C;
DPR16X4B = DPR16X4C;
SPR16X4B = SPR16X4C;

ROM16X1A = ROM16X1;
ROM32X1A = ROM32X1;
ROM64X1A = ROM64X1;
ROM128X1A = ROM128X1;
ROM256X1A = ROM256X1;

SEDAA = SEDCA;
SEDAB = SEDCB;


// ECP2 components not supported in ECP3

// Replaced by CIDDLLB
CIDDLLA = CIDDLLA { CLKI=NOT_USED; CLKFB; RSTN; ALUHOLD; SMIADDR0; SMIADDR1; SMIADDR2; SMIADDR3; SMIADDR4; SMIADDR5; SMIADDR6; SMIADDR7; SMIADDR8; SMIADDR9; SMIRD; SMIWR; SMICLK; SMIWDATA; SMIRSTN; CLKOP; CLKOS; LOCK; SMIRDATA; };

// Replaced by CIMDLLB
CIMDLLA = CIMDLLA { CLKI=NOT_USED; CLKFB; RSTN; ALUHOLD; UDDCNTL; SMIADDR0; SMIADDR1; SMIADDR2; SMIADDR3; SMIADDR4; SMIADDR5; SMIADDR6; SMIADDR7; SMIADDR8; SMIADDR9; SMIRD; SMIWR; SMICLK; SMIWDATA; SMIRSTN; CLKOP; CLKOS; LOCK; DCNTL0; DCNTL1; DCNTL2; DCNTL3; DCNTL4; DCNTL5; DCNTL6; DCNTL7; DCNTL8; SMIRDATA; };

// Replaced by DLLDELB
DLLDELA = DLLDELA { CLKI=NOT_USED; DCNTL0; DCNTL1; DCNTL2; DCNTL3; DCNTL4; DCNTL5; DCNTL6; DCNTL7; DCNTL8; CLKO; };

// Replaced by DQSBUFD, DQSBUFE
DQSBUFB = DQSBUFB { DQSI=NOT_USED; CLK; READ; DQSDEL; DQSO; DDRCLKPOL; DQSC; PRMBDET; };

DQSBUFC = DQSBUFC { DQSI=NOT_USED; CLK; READ; DQSDEL; XCLK; DQSO; DDRCLKPOL; DQSC; PRMBDET; DQSXFER; DATAVALID; };

// Replaced by DQSDLLB
DQSDLL = DQSDLL { CLK=NOT_USED; RST; UDDCNTL; LOCK; DQSDEL; };

// Replaced by EHXPLLF
EHXPLLD = EHXPLLD { CLKI=NOT_USED; CLKFB; RST; RSTK; DPAMODE; DRPAI0; DRPAI1; DRPAI2; DRPAI3; DFPAI0; DFPAI1; DFPAI2; DFPAI3; DDAMODE; DDAIZR; DDAILAG; DDAIDEL0; DDAIDEL1; DDAIDEL2; CLKOP; CLKOS; CLKOK; LOCK; CLKINTFB; };

// Not supported
IDDRXB = IDDRXB { D=NOT_USED; ECLK; SCLK; CE; LSR; DDRCLKPOL; QA; QB; };

// Not supported
IDDRXC = IDDRXC { D=NOT_USED; CLK; CE; RST; QA; QB; };

// Not supported
IDDRX2B = IDDRX2B { D=NOT_USED; ECLK; SCLK; RST; CE; QA0; QB0; QA1; QB1; };

// Not supported
IDDRMX1A = IDDRMX1A { D=NOT_USED; ECLK; SCLK; RST; CE; DDRCLKPOL; QA; QB; };

// Not supported
IDDRFXA = IDDRFXA { D=NOT_USED; CLK1; CLK2; CE; RST; QA; QB; };

// Not supported
IDDRMFX1A = IDDRMFX1A { D=NOT_USED; ECLK; CLK1; CLK2; CE; RST; DDRCLKPOL; QA; QB; };

// Replaced by JTAGF
JTAGC = JTAGC { TCK=NOT_USED; TMS; TDI; ITCK; ITMS; ITDI; IJTAGEN; JTDO1; JTDO2; TDO; ITDO; JTDI; JTCK; JRTI1; JRTI2; JSHIFT; JUPDATE; JRSTN; JCE1; JCE2; };

// Not supported
ODDRXB = ODDRXB { DA=NOT_USED; DB; CLK; LSR; Q; };

// Not supported
ODDRXC = ODDRXC { DA=NOT_USED; DB; CLK; RST; Q; };

// Not supported
ODDRMXA = ODDRMXA { DA=NOT_USED; DB; CLK; RST; DQSXFER; Q; };

// Not supported
ODDRX2B = ODDRX2B { DA0=NOT_USED; DB0; DA1; DB1; ECLK; SCLK; RST; Q; };

// Not supported from Diamond 3.0
SPIM = SPIM { SEL=NOT_USED; A0; A1; A2; A3; A4; A5; A6; A7; };

// Tristate for DDR_MEM and DDR2_MEM.
OFD1S3AX = FD1S3AX ( DOUT GSR=DISABLED FFMODE=FF ) {
           D; SCLK=CK; Q;
};

// Replaced by OSDF
OSCD = OSCD { CFGCLK=NOT_USED; };

// Replaced by TRDLLB
TRDLLA = TRDLLA { CLKI=NOT_USED; RSTN; ALUHOLD; UDDCNTL; SMIADDR0; SMIADDR1; SMIADDR2; SMIADDR3; SMIADDR4; SMIADDR5; SMIADDR6; SMIADDR7; SMIADDR8; SMIADDR9; SMIRD; SMIWR; SMICLK; SMIWDATA; SMIRSTN; CLKOP; CLKOS; LOCK; DCNTL0; DCNTL1; DCNTL2; DCNTL3; DCNTL4; DCNTL5; DCNTL6; DCNTL7; DCNTL8; SMIRDATA; };

// Replaced by PCSD
PCSC = PCSC { SCISELCH0=NOT_USED; SCIENCH0; FF_RXI_CLK_0; FF_TXI_CLK_0; FF_EBRD_CLK_0; FF_RX_F_CLK_0; FF_RX_H_CLK_0; FF_RX_Q_CLK_0; FF_TX_D_0_0; FF_TX_D_0_1; FF_TX_D_0_2; FF_TX_D_0_3; FF_TX_D_0_4; FF_TX_D_0_5; FF_TX_D_0_6; FF_TX_D_0_7; FF_TX_D_0_8; FF_TX_D_0_9; FF_TX_D_0_10; FF_TX_D_0_11; FF_TX_D_0_12; FF_TX_D_0_13; FF_TX_D_0_14; FF_TX_D_0_15; FF_TX_D_0_16; FF_TX_D_0_17; FF_TX_D_0_18; FF_TX_D_0_19; FF_TX_D_0_20; FF_TX_D_0_21; FF_TX_D_0_22; FF_TX_D_0_23; FF_RX_D_0_0; FF_RX_D_0_1; FF_RX_D_0_2; FF_RX_D_0_3; FF_RX_D_0_4; FF_RX_D_0_5; FF_RX_D_0_6; FF_RX_D_0_7; FF_RX_D_0_8; FF_RX_D_0_9; FF_RX_D_0_10; FF_RX_D_0_11; FF_RX_D_0_12; FF_RX_D_0_13; FF_RX_D_0_14; FF_RX_D_0_15; FF_RX_D_0_16; FF_RX_D_0_17; FF_RX_D_0_18; FF_RX_D_0_19; FF_RX_D_0_20; FF_RX_D_0_21; FF_RX_D_0_22; FF_RX_D_0_23; FFC_RRST_0; FFC_SIGNAL_DETECT_0; FFC_SB_PFIFO_LP_0; FFC_SB_INV_RX_0; FFC_PFIFO_CLR_0; FFC_PCIE_CT_0; FFC_PCI_DET_EN_0; FFC_FB_LOOPBACK_0; FFC_ENABLE_CGALIGN_0; FFC_EI_EN_0; FFC_LANE_TX_RST_0; FFC_LANE_RX_RST_0; FFC_TXPWDNB_0; FFC_RXPWDNB_0; FFS_RLOS_LO_0; FFS_PCIE_DONE_0; FFS_PCIE_CON_0; FFS_LS_SYNC_STATUS_0; FFS_CC_UNDERRUN_0; FFS_CC_OVERRUN_0; FFS_RLOL_0; FFS_RXFBFIFO_ERROR_0; FFS_TXFBFIFO_ERROR_0; OOB_OUT_0; SCISELCH1; SCIENCH1; FF_RXI_CLK_1; FF_TXI_CLK_1; FF_EBRD_CLK_1; FF_RX_F_CLK_1; FF_RX_H_CLK_1; FF_RX_Q_CLK_1; FF_TX_D_1_0; FF_TX_D_1_1; FF_TX_D_1_2; FF_TX_D_1_3; FF_TX_D_1_4; FF_TX_D_1_5; FF_TX_D_1_6; FF_TX_D_1_7; FF_TX_D_1_8; FF_TX_D_1_9; FF_TX_D_1_10; FF_TX_D_1_11; FF_TX_D_1_12; FF_TX_D_1_13; FF_TX_D_1_14; FF_TX_D_1_15; FF_TX_D_1_16; FF_TX_D_1_17; FF_TX_D_1_18; FF_TX_D_1_19; FF_TX_D_1_20; FF_TX_D_1_21; FF_TX_D_1_22; FF_TX_D_1_23; FF_RX_D_1_0; FF_RX_D_1_1; FF_RX_D_1_2; FF_RX_D_1_3; FF_RX_D_1_4; FF_RX_D_1_5; FF_RX_D_1_6; FF_RX_D_1_7; FF_RX_D_1_8; FF_RX_D_1_9; FF_RX_D_1_10; FF_RX_D_1_11; FF_RX_D_1_12; FF_RX_D_1_13; FF_RX_D_1_14; FF_RX_D_1_15; FF_RX_D_1_16; FF_RX_D_1_17; FF_RX_D_1_18; FF_RX_D_1_19; FF_RX_D_1_20; FF_RX_D_1_21; FF_RX_D_1_22; FF_RX_D_1_23; FFC_RRST_1; FFC_SIGNAL_DETECT_1; FFC_SB_PFIFO_LP_1; FFC_SB_INV_RX_1; FFC_PFIFO_CLR_1; FFC_PCIE_CT_1; FFC_PCI_DET_EN_1; FFC_FB_LOOPBACK_1; FFC_ENABLE_CGALIGN_1; FFC_EI_EN_1; FFC_LANE_TX_RST_1; FFC_LANE_RX_RST_1; FFC_TXPWDNB_1; FFC_RXPWDNB_1; FFS_RLOS_LO_1; FFS_PCIE_DONE_1; FFS_PCIE_CON_1; FFS_LS_SYNC_STATUS_1; FFS_CC_UNDERRUN_1; FFS_CC_OVERRUN_1; FFS_RLOL_1; FFS_RXFBFIFO_ERROR_1; FFS_TXFBFIFO_ERROR_1; OOB_OUT_1; SCISELCH2; SCIENCH2; FF_RXI_CLK_2; FF_TXI_CLK_2; FF_EBRD_CLK_2; FF_RX_F_CLK_2; FF_RX_H_CLK_2; FF_RX_Q_CLK_2; FF_TX_D_2_0; FF_TX_D_2_1; FF_TX_D_2_2; FF_TX_D_2_3; FF_TX_D_2_4; FF_TX_D_2_5; FF_TX_D_2_6; FF_TX_D_2_7; FF_TX_D_2_8; FF_TX_D_2_9; FF_TX_D_2_10; FF_TX_D_2_11; FF_TX_D_2_12; FF_TX_D_2_13; FF_TX_D_2_14; FF_TX_D_2_15; FF_TX_D_2_16; FF_TX_D_2_17; FF_TX_D_2_18; FF_TX_D_2_19; FF_TX_D_2_20; FF_TX_D_2_21; FF_TX_D_2_22; FF_TX_D_2_23; FF_RX_D_2_0; FF_RX_D_2_1; FF_RX_D_2_2; FF_RX_D_2_3; FF_RX_D_2_4; FF_RX_D_2_5; FF_RX_D_2_6; FF_RX_D_2_7; FF_RX_D_2_8; FF_RX_D_2_9; FF_RX_D_2_10; FF_RX_D_2_11; FF_RX_D_2_12; FF_RX_D_2_13; FF_RX_D_2_14; FF_RX_D_2_15; FF_RX_D_2_16; FF_RX_D_2_17; FF_RX_D_2_18; FF_RX_D_2_19; FF_RX_D_2_20; FF_RX_D_2_21; FF_RX_D_2_22; FF_RX_D_2_23; FFC_RRST_2; FFC_SIGNAL_DETECT_2; FFC_SB_PFIFO_LP_2; FFC_SB_INV_RX_2; FFC_PFIFO_CLR_2; FFC_PCIE_CT_2; FFC_PCI_DET_EN_2; FFC_FB_LOOPBACK_2; FFC_ENABLE_CGALIGN_2; FFC_EI_EN_2; FFC_LANE_TX_RST_2; FFC_LANE_RX_RST_2; FFC_TXPWDNB_2; FFC_RXPWDNB_2; FFS_RLOS_LO_2; FFS_PCIE_DONE_2; FFS_PCIE_CON_2; FFS_LS_SYNC_STATUS_2; FFS_CC_UNDERRUN_2; FFS_CC_OVERRUN_2; FFS_RLOL_2; FFS_RXFBFIFO_ERROR_2; FFS_TXFBFIFO_ERROR_2; OOB_OUT_2; SCISELCH3; SCIENCH3; FF_RXI_CLK_3; FF_TXI_CLK_3; FF_EBRD_CLK_3; FF_RX_F_CLK_3; FF_RX_H_CLK_3; FF_RX_Q_CLK_3; FF_TX_D_3_0; FF_TX_D_3_1; FF_TX_D_3_2; FF_TX_D_3_3; FF_TX_D_3_4; FF_TX_D_3_5; FF_TX_D_3_6; FF_TX_D_3_7; FF_TX_D_3_8; FF_TX_D_3_9; FF_TX_D_3_10; FF_TX_D_3_11; FF_TX_D_3_12; FF_TX_D_3_13; FF_TX_D_3_14; FF_TX_D_3_15; FF_TX_D_3_16; FF_TX_D_3_17; FF_TX_D_3_18; FF_TX_D_3_19; FF_TX_D_3_20; FF_TX_D_3_21; FF_TX_D_3_22; FF_TX_D_3_23; FF_RX_D_3_0; FF_RX_D_3_1; FF_RX_D_3_2; FF_RX_D_3_3; FF_RX_D_3_4; FF_RX_D_3_5; FF_RX_D_3_6; FF_RX_D_3_7; FF_RX_D_3_8; FF_RX_D_3_9; FF_RX_D_3_10; FF_RX_D_3_11; FF_RX_D_3_12; FF_RX_D_3_13; FF_RX_D_3_14; FF_RX_D_3_15; FF_RX_D_3_16; FF_RX_D_3_17; FF_RX_D_3_18; FF_RX_D_3_19; FF_RX_D_3_20; FF_RX_D_3_21; FF_RX_D_3_22; FF_RX_D_3_23; FFC_RRST_3; FFC_SIGNAL_DETECT_3; FFC_SB_PFIFO_LP_3; FFC_SB_INV_RX_3; FFC_PFIFO_CLR_3; FFC_PCIE_CT_3; FFC_PCI_DET_EN_3; FFC_FB_LOOPBACK_3; FFC_ENABLE_CGALIGN_3; FFC_EI_EN_3; FFC_LANE_TX_RST_3; FFC_LANE_RX_RST_3; FFC_TXPWDNB_3; FFC_RXPWDNB_3; FFS_RLOS_LO_3; FFS_PCIE_DONE_3; FFS_PCIE_CON_3; FFS_LS_SYNC_STATUS_3; FFS_CC_UNDERRUN_3; FFS_CC_OVERRUN_3; FFS_RLOL_3; FFS_RXFBFIFO_ERROR_3; FFS_TXFBFIFO_ERROR_3; OOB_OUT_3; SCIWDATA0; SCIWDATA1; SCIWDATA2; SCIWDATA3; SCIWDATA4; SCIWDATA5; SCIWDATA6; SCIWDATA7; SCIADDR0; SCIADDR1; SCIADDR2; SCIADDR3; SCIADDR4; SCIADDR5; SCIENAUX; SCISELAUX; SCIRD; SCIWSTN; SCIRDATA0; SCIRDATA1; SCIRDATA2; SCIRDATA3; SCIRDATA4; SCIRDATA5; SCIRDATA6; SCIRDATA7; SCIINT; FFC_CK_CORE_RX; FFC_CK_CORE_TX; FFC_MACRO_RST; FFC_QUAD_RST; FFC_TRST; FF_TX_F_CLK; FF_TX_H_CLK; FF_TX_Q_CLK; CYAWSTN; REFCK2CORE; FFS_PLOL; CIN0; CIN1; CIN2; CIN3; CIN4; CIN5; CIN6; CIN7; CIN8; CIN9; CIN10; CIN11; COUT0; COUT1; COUT2; COUT3; COUT4; COUT5; COUT6; COUT7; COUT8; COUT9; COUT10; COUT11; COUT12; COUT13; COUT14; COUT15; COUT16; COUT17; COUT18; COUT19; HDINP0; HDINP1; HDINP2; HDINP3; HDINN0; HDINN1; HDINN2; HDINN3; HDOUTP0; HDOUTP1; HDOUTP2; HDOUTP3; HDOUTN0; HDOUTN1; HDOUTN2; HDOUTN3; REFCLKP; REFCLKN; };
