Protel Design System Design Rule Check
PCB File : C:\Users\Dylan Vogel\Files\Coding Projects\pcbs\payload\pay-optical.PcbDoc
Date     : 2018-06-11
Time     : 1:35:01 AM

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad C17_AC11-2(17.648mm,13.751mm) on Bottom Layer And Track (16.558mm,13.696mm)(17.644mm,13.696mm) on Bottom Layer Location : [X = 17.585mm][Y = 13.696mm]
   Violation between Short-Circuit Constraint: Between Pad C17_AC11-2(17.648mm,13.751mm) on Bottom Layer And Track (17.644mm,13.696mm)(17.953mm,13.386mm) on Bottom Layer Location : [X = 17.706mm][Y = 13.638mm]
   Violation between Short-Circuit Constraint: Between Pad C17_AC11-2(17.648mm,13.751mm) on Bottom Layer And Track (17.953mm,13.386mm)(19.55mm,13.386mm) on Bottom Layer Location : [X = 17.871mm][Y = 13.476mm]
   Violation between Short-Circuit Constraint: Between Pad C17_AC61-2(29.592mm,13.906mm) on Bottom Layer And Track (29.588mm,13.851mm)(29.897mm,13.541mm) on Bottom Layer Location : [X = 29.65mm][Y = 13.793mm]
   Violation between Short-Circuit Constraint: Between Pad C17_AC61-2(29.592mm,13.906mm) on Bottom Layer And Track (29.897mm,13.541mm)(31.494mm,13.541mm) on Bottom Layer Location : [X = 29.815mm][Y = 13.631mm]
   Violation between Short-Circuit Constraint: Between Pad C17_AC71-1(41.58mm,12.867mm) on Bottom Layer And Track (40.491mm,12.312mm)(41.045mm,12.867mm) on Bottom Layer Location : [X = 41.376mm][Y = 12.867mm]
   Violation between Short-Circuit Constraint: Between Pad C17_AC71-1(41.58mm,12.867mm) on Bottom Layer And Track (41.045mm,12.867mm)(41.58mm,12.867mm) on Bottom Layer Location : [X = 41.58mm][Y = 12.867mm]
   Violation between Short-Circuit Constraint: Between Pad C17_AC71-1(41.58mm,12.867mm) on Bottom Layer And Track (41.58mm,12.867mm)(42.628mm,12.867mm) on Bottom Layer Location : [X = 41.58mm][Y = 12.867mm]
   Violation between Short-Circuit Constraint: Between Pad C20_AC11-2(21.864mm,13.751mm) on Bottom Layer And Track (21.271mm,14.368mm)(21.864mm,13.776mm) on Bottom Layer Location : [X = 21.804mm][Y = 13.849mm]
   Violation between Short-Circuit Constraint: Between Pad C20_AC11-2(21.864mm,13.751mm) on Bottom Layer And Track (21.864mm,13.751mm)(21.864mm,13.776mm) on Bottom Layer Location : [X = 21.864mm][Y = 13.763mm]
   Violation between Short-Circuit Constraint: Between Pad C20_AC11-2(21.864mm,13.751mm) on Bottom Layer And Track (21.864mm,13.751mm)(21.946mm,13.669mm) on Bottom Layer Location : [X = 21.905mm][Y = 13.71mm]
   Violation between Short-Circuit Constraint: Between Pad C20_AC11-2(21.864mm,13.751mm) on Bottom Layer And Track (21.946mm,13.669mm)(22.982mm,13.669mm) on Bottom Layer Location : [X = 21.965mm][Y = 13.669mm]
   Violation between Short-Circuit Constraint: Between Pad C20_AC71-1(45.797mm,12.867mm) on Bottom Layer And Track (44.71mm,12.867mm)(45.797mm,12.867mm) on Bottom Layer Location : [X = 45.797mm][Y = 12.867mm]
   Violation between Short-Circuit Constraint: Between Pad C20_AC71-1(45.797mm,12.867mm) on Bottom Layer And Track (45.797mm,12.867mm)(46.433mm,12.867mm) on Bottom Layer Location : [X = 45.797mm][Y = 12.867mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC11-1(19.558mm,6.5mm) on Bottom Layer And Track (19.558mm,6.45mm)(21.077mm,6.45mm) on Bottom Layer Location : [X = 19.668mm][Y = 6.45mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC11-2(20.308mm,3.3mm) on Bottom Layer And Track (20.308mm,2.508mm)(20.308mm,3.3mm) on Bottom Layer Location : [X = 20.308mm][Y = 3.24mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC21-1(13.55mm,11.481mm) on Bottom Layer And Track (12.953mm,11.431mm)(13.55mm,11.431mm) on Bottom Layer Location : [X = 13.44mm][Y = 11.431mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC21-2(14.3mm,8.281mm) on Bottom Layer And Track (12.63mm,8.331mm)(14.3mm,8.331mm) on Bottom Layer Location : [X = 14.19mm][Y = 8.331mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC41-1(25.412mm,11.481mm) on Bottom Layer And Track (25.412mm,11.431mm)(26.122mm,12.141mm) on Bottom Layer Location : [X = 25.522mm][Y = 11.516mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC41-2(26.162mm,8.281mm) on Bottom Layer And Track (24.492mm,8.331mm)(26.162mm,8.331mm) on Bottom Layer Location : [X = 26.052mm][Y = 8.331mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC51-1(49.542mm,11.574mm) on Bottom Layer And Track (49.542mm,11.524mm)(50.196mm,11.524mm) on Bottom Layer Location : [X = 49.652mm][Y = 11.524mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC51-2(50.292mm,8.374mm) on Bottom Layer And Track (48.622mm,8.424mm)(50.292mm,8.424mm) on Bottom Layer Location : [X = 50.182mm][Y = 8.424mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC61-1(31.527mm,6.655mm) on Bottom Layer And Track (31.502mm,6.605mm)(31.527mm,6.605mm) on Bottom Layer Location : [X = 31.515mm][Y = 6.605mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC61-1(31.527mm,6.655mm) on Bottom Layer And Track (31.527mm,6.605mm)(33.021mm,6.605mm) on Bottom Layer Location : [X = 31.637mm][Y = 6.605mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC61-2(32.277mm,3.455mm) on Bottom Layer And Track (32.277mm,2.677mm)(32.277mm,3.455mm) on Bottom Layer Location : [X = 32.277mm][Y = 3.395mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC71-1(43.491mm,6.616mm) on Bottom Layer And Track (43.491mm,6.566mm)(45.009mm,6.566mm) on Bottom Layer Location : [X = 43.601mm][Y = 6.566mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC71-2(44.241mm,3.416mm) on Bottom Layer And Track (44.241mm,2.47mm)(44.241mm,3.416mm) on Bottom Layer Location : [X = 44.241mm][Y = 3.356mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC71-2(44.241mm,3.416mm) on Bottom Layer And Track (44.241mm,3.416mm)(44.241mm,3.466mm) on Bottom Layer Location : [X = 44.241mm][Y = 3.441mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC81-1(37.496mm,11.574mm) on Bottom Layer And Track (37.496mm,11.524mm)(37.496mm,12.452mm) on Bottom Layer Location : [X = 37.496mm][Y = 11.609mm]
   Violation between Short-Circuit Constraint: Between Pad D1_AC81-2(38.246mm,8.374mm) on Bottom Layer And Track (36.577mm,8.424mm)(38.246mm,8.424mm) on Bottom Layer Location : [X = 38.136mm][Y = 8.424mm]
   Violation between Short-Circuit Constraint: Between Pad D2_AC11-2(16.683mm,9.658mm) on Bottom Layer And Track (16.558mm,9.783mm)(16.558mm,12.196mm) on Bottom Layer Location : [X = 16.558mm][Y = 9.982mm]
   Violation between Short-Circuit Constraint: Between Pad D2_AC11-2(16.683mm,9.658mm) on Bottom Layer And Track (16.558mm,9.783mm)(16.683mm,9.658mm) on Bottom Layer Location : [X = 16.62mm][Y = 9.72mm]
   Violation between Short-Circuit Constraint: Between Pad D2_AC61-2(28.627mm,9.813mm) on Bottom Layer And Track (28.502mm,9.938mm)(28.502mm,12.351mm) on Bottom Layer Location : [X = 28.502mm][Y = 10.137mm]
   Violation between Short-Circuit Constraint: Between Pad D2_AC61-2(28.627mm,9.813mm) on Bottom Layer And Track (28.502mm,9.938mm)(28.627mm,9.813mm) on Bottom Layer Location : [X = 28.564mm][Y = 9.875mm]
   Violation between Short-Circuit Constraint: Between Pad D2_AC71-1(47.265mm,9.774mm) on Bottom Layer And Track (47.265mm,9.774mm)(47.265mm,11.519mm) on Bottom Layer Location : [X = 47.265mm][Y = 10.036mm]
   Violation between Short-Circuit Constraint: Between Pad R10_AC61-1(28.502mm,12.351mm) on Bottom Layer And Track (28.502mm,12.351mm)(29.057mm,12.906mm) on Bottom Layer Location : [X = 28.538mm][Y = 12.351mm]
   Violation between Short-Circuit Constraint: Between Pad R10_AC61-1(28.502mm,12.351mm) on Bottom Layer And Track (28.502mm,9.938mm)(28.502mm,12.351mm) on Bottom Layer Location : [X = 28.502mm][Y = 12.351mm]
   Violation between Short-Circuit Constraint: Between Pad R10_AC61-1(28.502mm,12.351mm) on Bottom Layer And Track (29.057mm,12.906mm)(29.592mm,12.906mm) on Bottom Layer Location : [X = 28.846mm][Y = 12.623mm]
   Violation between Short-Circuit Constraint: Between Pad R8_AC11-2(26.238mm,14.334mm) on Top Layer And Track (26.238mm,13.614mm)(26.238mm,14.334mm) on Top Layer Location : [X = 26.238mm][Y = 14.261mm]
   Violation between Short-Circuit Constraint: Between Pad R8_AC21-2(17.179mm,15.773mm) on Top Layer And Track (14.58mm,13.564mm)(16.789mm,15.773mm) on Top Layer Location : [X = 16.911mm][Y = 15.773mm]
   Violation between Short-Circuit Constraint: Between Pad R8_AC41-2(27.203mm,14.334mm) on Top Layer And Track (27.203mm,13.03mm)(27.203mm,14.334mm) on Top Layer Location : [X = 27.203mm][Y = 14.261mm]
   Violation between Short-Circuit Constraint: Between Pad R8_AC51-2(50.648mm,14.436mm) on Top Layer And Track (50.648mm,11.975mm)(50.648mm,14.436mm) on Top Layer Location : [X = 50.648mm][Y = 14.363mm]
   Violation between Short-Circuit Constraint: Between Pad R8_AC71-2(49.53mm,14.436mm) on Top Layer And Track (49.53mm,12.852mm)(49.53mm,14.436mm) on Top Layer Location : [X = 49.53mm][Y = 14.363mm]
   Violation between Short-Circuit Constraint: Between Pad U4_AC61-3(32.614mm,12.73mm) on Bottom Layer And Track (32.518mm,13.109mm)(32.721mm,12.906mm) on Bottom Layer Location : [X = 32.634mm][Y = 12.747mm]
   Violation between Short-Circuit Constraint: Between Pad U4_AC61-3(32.614mm,12.73mm) on Bottom Layer And Track (32.721mm,12.906mm)(33.808mm,12.906mm) on Bottom Layer Location : [X = 32.729mm][Y = 12.747mm]
   Violation between Short-Circuit Constraint: Between Pad U4_AC61-4(30.814mm,12.73mm) on Bottom Layer And Track (29.592mm,12.906mm)(30.639mm,12.906mm) on Bottom Layer Location : [X = 30.665mm][Y = 12.747mm]
   Violation between Short-Circuit Constraint: Between Pad U4_AC71-2(44.603mm,13.342mm) on Bottom Layer And Track (44.507mm,13.07mm)(44.71mm,12.867mm) on Bottom Layer Location : [X = 44.566mm][Y = 13.277mm]
   Violation between Short-Circuit Constraint: Between Pad U4_AC71-2(44.603mm,13.342mm) on Bottom Layer And Track (44.71mm,12.867mm)(45.797mm,12.867mm) on Bottom Layer Location : [X = 44.762mm][Y = 13.175mm]
Rule Violations :48

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetC17_AC11_1 Between Pad R10_AC11-1(16.558mm,12.196mm) on Bottom Layer And Pad C17_AC11-1(17.648mm,12.751mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC11_1 Between Pad C17_AC11-1(17.648mm,12.751mm) on Bottom Layer And Pad U4_AC11-4(18.87mm,12.575mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC11_2 Between Pad R10_AC11-2(16.558mm,13.696mm) on Bottom Layer And Pad C17_AC11-2(17.648mm,13.751mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC11_2 Between Pad C17_AC11-2(17.648mm,13.751mm) on Bottom Layer And Track (20.039mm,13.875mm)(20.67mm,13.875mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC21_1 Between Pad C17_AC21-1(16.388mm,2.265mm) on Bottom Layer And Pad R10_AC21-1(17.478mm,2.82mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC21_1 Between Pad U4_AC21-4(15.165mm,2.44mm) on Bottom Layer And Pad C17_AC21-1(16.388mm,2.265mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC21_2 Between Pad C17_AC21-2(16.388mm,1.265mm) on Bottom Layer And Pad R10_AC21-2(17.478mm,1.32mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC21_2 Between Pad U4_AC21-1(13.365mm,1.14mm) on Bottom Layer And Pad C17_AC21-2(16.388mm,1.265mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC41_1 Between Pad C17_AC41-1(28.25mm,2.265mm) on Bottom Layer And Pad R10_AC41-1(29.339mm,2.82mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC41_1 Between Pad U4_AC41-4(27.027mm,2.44mm) on Bottom Layer And Pad C17_AC41-1(28.25mm,2.265mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC41_2 Between Pad C17_AC41-2(28.25mm,1.265mm) on Bottom Layer And Pad R10_AC41-2(29.339mm,1.32mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC41_2 Between Pad U4_AC41-1(25.227mm,1.14mm) on Bottom Layer And Pad C17_AC41-2(28.25mm,1.265mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC51_1 Between Pad C17_AC51-1(52.38mm,2.358mm) on Bottom Layer And Pad R10_AC51-1(53.469mm,2.912mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC51_1 Between Pad U4_AC51-4(51.157mm,2.533mm) on Bottom Layer And Pad C17_AC51-1(52.38mm,2.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC51_2 Between Pad C17_AC51-2(52.38mm,1.358mm) on Bottom Layer And Pad R10_AC51-2(53.469mm,1.412mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC51_2 Between Pad U4_AC51-1(49.357mm,1.233mm) on Bottom Layer And Pad C17_AC51-2(52.38mm,1.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC61_1 Between Pad R10_AC61-1(28.502mm,12.351mm) on Bottom Layer And Pad C17_AC61-1(29.592mm,12.906mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC61_1 Between Pad C17_AC61-1(29.592mm,12.906mm) on Bottom Layer And Pad U4_AC61-4(30.814mm,12.73mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC71_1 Between Pad R10_AC71-1(40.491mm,12.312mm) on Bottom Layer And Pad C17_AC71-1(41.58mm,12.867mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC71_1 Between Pad C17_AC71-1(41.58mm,12.867mm) on Bottom Layer And Pad U4_AC71-4(42.803mm,12.692mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC81_1 Between Pad C17_AC81-1(40.334mm,2.358mm) on Bottom Layer And Pad R10_AC81-1(41.424mm,2.912mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC81_1 Between Pad U4_AC81-4(39.111mm,2.533mm) on Bottom Layer And Pad C17_AC81-1(40.334mm,2.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC81_2 Between Pad C17_AC81-2(40.334mm,1.358mm) on Bottom Layer And Pad R10_AC81-2(41.424mm,1.412mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC81_2 Between Pad U4_AC81-1(37.311mm,1.233mm) on Bottom Layer And Pad C17_AC81-2(40.334mm,1.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20_AC11-1(21.864mm,12.751mm) on Bottom Layer And Pad C21_AC11-1(22.982mm,12.269mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC11-3(20.67mm,12.575mm) on Bottom Layer And Pad C20_AC11-1(21.864mm,12.751mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C20_AC11-2(21.864mm,13.751mm) on Bottom Layer And Pad C21_AC11-2(22.982mm,13.669mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Track (19.363mm,14.368mm)(21.271mm,14.368mm) on Bottom Layer And Pad C20_AC11-2(21.864mm,13.751mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21_AC21-1(11.054mm,2.747mm) on Bottom Layer And Pad C20_AC21-1(12.171mm,2.265mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20_AC21-1(12.171mm,2.265mm) on Bottom Layer And Pad U4_AC21-3(13.365mm,2.44mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C21_AC21-2(11.054mm,1.347mm) on Bottom Layer And Pad C20_AC21-2(12.171mm,1.265mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C20_AC21-2(12.171mm,1.265mm) on Bottom Layer And Pad U4_AC21-5(15.165mm,1.14mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C21_AC31-2(10.75mm,12.502mm) on Bottom Layer And Pad C20_AC31-2(10.831mm,13.619mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C20_AC31-2(10.831mm,13.619mm) on Bottom Layer And Track (11.449mm,14.212mm)(11.449mm,16.12mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21_AC41-1(22.916mm,2.747mm) on Bottom Layer And Pad C20_AC41-1(24.033mm,2.265mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20_AC41-1(24.033mm,2.265mm) on Bottom Layer And Pad U4_AC41-3(25.227mm,2.44mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C21_AC41-2(22.916mm,1.347mm) on Bottom Layer And Pad C20_AC41-2(24.033mm,1.265mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C20_AC41-2(24.033mm,1.265mm) on Bottom Layer And Pad U4_AC41-5(27.027mm,1.14mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21_AC51-1(47.046mm,2.839mm) on Bottom Layer And Pad C20_AC51-1(48.163mm,2.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20_AC51-1(48.163mm,2.358mm) on Bottom Layer And Pad U4_AC51-3(49.357mm,2.533mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C21_AC51-2(47.046mm,1.439mm) on Bottom Layer And Pad C20_AC51-2(48.163mm,1.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C20_AC51-2(48.163mm,1.358mm) on Bottom Layer And Pad U4_AC51-5(51.157mm,1.233mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20_AC61-1(33.808mm,12.906mm) on Bottom Layer And Pad C21_AC61-1(34.926mm,12.424mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC61-3(32.614mm,12.73mm) on Bottom Layer And Pad C20_AC61-1(33.808mm,12.906mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20_AC71-1(45.797mm,12.867mm) on Bottom Layer And Pad C21_AC71-1(46.914mm,12.385mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC71-3(44.603mm,12.692mm) on Bottom Layer And Pad C20_AC71-1(45.797mm,12.867mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21_AC81-1(35mm,2.839mm) on Bottom Layer And Pad C20_AC81-1(36.118mm,2.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20_AC81-1(36.118mm,2.358mm) on Bottom Layer And Pad U4_AC81-3(37.311mm,2.533mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C21_AC81-2(35mm,1.439mm) on Bottom Layer And Pad C20_AC81-2(36.118mm,1.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C20_AC81-2(36.118mm,1.358mm) on Bottom Layer And Pad U4_AC81-5(39.111mm,1.233mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21_AC11-1(22.982mm,12.269mm) on Bottom Layer And Via (23.333mm,11.403mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C21_AC11-2(22.982mm,13.669mm) on Bottom Layer And Via (24.158mm,13.408mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (10.703mm,3.697mm) from Top Layer to Bottom Layer And Pad C21_AC21-1(11.054mm,2.747mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Track (9.878mm,1.608mm)(10.139mm,1.347mm) on Bottom Layer And Pad C21_AC21-2(11.054mm,1.347mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Via (10.489mm,11.326mm) from Top Layer to Bottom Layer And Pad C21_AC31-2(10.75mm,12.502mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (22.565mm,3.697mm) from Top Layer to Bottom Layer And Pad C21_AC41-1(22.916mm,2.747mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Via (21.74mm,1.608mm) from Top Layer to Bottom Layer And Pad C21_AC41-2(22.916mm,1.347mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (46.695mm,3.79mm) from Top Layer to Bottom Layer And Pad C21_AC51-1(47.046mm,2.839mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Via (45.87mm,1.7mm) from Top Layer to Bottom Layer And Pad C21_AC51-2(47.046mm,1.439mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21_AC61-1(34.926mm,12.424mm) on Bottom Layer And Via (35.277mm,11.558mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21_AC71-1(46.914mm,12.385mm) on Bottom Layer And Via (47.265mm,11.519mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Track (45.797mm,13.867mm)(45.797mm,13.892mm) on Bottom Layer And Pad C21_AC71-2(46.914mm,13.785mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Pad C21_AC71-2(46.914mm,13.785mm) on Bottom Layer And Via (48.09mm,13.524mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (34.649mm,3.79mm) from Top Layer to Bottom Layer And Pad C21_AC81-1(35mm,2.839mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V Between Via (33.824mm,1.404mm) from Top Layer to Bottom Layer And Pad C21_AC81-2(35mm,1.439mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC11_1 Between Pad D1_AC11-1(19.558mm,6.5mm) on Bottom Layer And Via (21.254mm,6.627mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (20.308mm,2.508mm) from Top Layer to Bottom Layer And Pad D1_AC11-2(20.308mm,3.3mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC21_1 Between Via (12.522mm,13.564mm) from Top Layer to Bottom Layer And Pad D1_AC21-1(13.55mm,11.481mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (12.63mm,8.331mm) from Top Layer to Bottom Layer And Pad D1_AC21-2(14.3mm,8.281mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC41_1 Between Pad D1_AC41-1(25.412mm,11.481mm) on Bottom Layer And Via (26.314mm,12.141mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (24.492mm,8.331mm) from Top Layer to Bottom Layer And Pad D1_AC41-2(26.162mm,8.281mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC51_1 Between Pad D1_AC51-1(49.542mm,11.574mm) on Bottom Layer And Via (50.648mm,11.975mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (48.622mm,8.424mm) from Top Layer to Bottom Layer And Pad D1_AC51-2(50.292mm,8.374mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC61_1 Between Pad D1_AC61-1(31.527mm,6.655mm) on Bottom Layer And Via (33.198mm,6.782mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (32.277mm,2.677mm) from Top Layer to Bottom Layer And Pad D1_AC61-2(32.277mm,3.455mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC71_1 Between Pad D1_AC71-1(43.491mm,6.616mm) on Bottom Layer And Via (45.187mm,6.743mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (44.241mm,2.47mm) from Top Layer to Bottom Layer And Pad D1_AC71-2(44.241mm,3.416mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC81_1 Between Pad D1_AC81-1(37.496mm,11.574mm) on Bottom Layer And Via (37.516mm,12.471mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (36.577mm,8.424mm) from Top Layer to Bottom Layer And Pad D1_AC81-2(38.246mm,8.374mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2_AC11-1(23.333mm,9.658mm) on Bottom Layer And Via (23.333mm,11.403mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC11_1 Between Pad R10_AC11-1(16.558mm,12.196mm) on Bottom Layer And Pad D2_AC11-2(16.683mm,9.658mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (10.703mm,3.697mm) from Top Layer to Bottom Layer And Pad D2_AC21-1(10.703mm,5.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC21_1 Between Pad D2_AC21-2(17.353mm,5.358mm) on Bottom Layer And Pad R10_AC21-1(17.478mm,2.82mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (22.565mm,3.697mm) from Top Layer to Bottom Layer And Pad D2_AC41-1(22.565mm,5.358mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC41_1 Between Pad D2_AC41-2(29.215mm,5.358mm) on Bottom Layer And Pad R10_AC41-1(29.339mm,2.82mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (46.695mm,3.79mm) from Top Layer to Bottom Layer And Pad D2_AC51-1(46.695mm,5.45mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC51_1 Between Pad D2_AC51-2(53.345mm,5.45mm) on Bottom Layer And Pad R10_AC51-1(53.469mm,2.912mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2_AC61-1(35.277mm,9.813mm) on Bottom Layer And Via (35.277mm,11.558mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC61_1 Between Pad R10_AC61-1(28.502mm,12.351mm) on Bottom Layer And Pad D2_AC61-2(28.627mm,9.813mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2_AC71-1(47.265mm,9.774mm) on Bottom Layer And Via (47.265mm,11.519mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC71_1 Between Pad R10_AC71-1(40.491mm,12.312mm) on Bottom Layer And Pad D2_AC71-2(40.615mm,9.774mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (34.649mm,3.79mm) from Top Layer to Bottom Layer And Pad D2_AC81-1(34.649mm,5.45mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC81_1 Between Pad D2_AC81-2(41.299mm,5.45mm) on Bottom Layer And Pad R10_AC81-1(41.424mm,2.912mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC11_2 Between Track (12.211mm,15.677mm)(12.211mm,18.016mm) on Bottom Layer And Pad R10_AC11-2(16.558mm,13.696mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC11_1 Between Via (21.254mm,6.627mm) from Top Layer to Bottom Layer And Pad R8_AC11-2(26.238mm,14.334mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC41_1 Between Via (26.314mm,12.141mm) from Top Layer to Bottom Layer And Pad R8_AC41-2(27.203mm,14.334mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC51_1 Between Via (50.648mm,11.975mm) from Top Layer to Bottom Layer And Pad R8_AC51-2(50.648mm,14.436mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC71_1 Between Via (45.187mm,6.743mm) from Top Layer to Bottom Layer And Pad R8_AC71-2(49.53mm,14.436mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC11-3(20.67mm,12.575mm) on Bottom Layer And Pad U4_AC11-2(20.67mm,13.225mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC21_2 Between Track (11.83mm,15.52mm)(11.83mm,18.255mm) on Bottom Layer And Pad U4_AC21-1(13.365mm,1.14mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC21-2(13.365mm,1.79mm) on Bottom Layer And Pad U4_AC21-3(13.365mm,2.44mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC41_2 Between Pad U4_AC41-1(25.227mm,1.14mm) on Bottom Layer And Track (23.813mm,14.23mm)(25.369mm,14.23mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC41-2(25.227mm,1.79mm) on Bottom Layer And Pad U4_AC41-3(25.227mm,2.44mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC51_2 Between Track (37.731mm,14.986mm)(48.613mm,14.986mm) on Bottom Layer And Pad U4_AC51-1(49.357mm,1.233mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC51-2(49.357mm,1.883mm) on Bottom Layer And Pad U4_AC51-3(49.357mm,2.533mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC61-3(32.614mm,12.73mm) on Bottom Layer And Pad U4_AC61-2(32.614mm,13.38mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC71-3(44.603mm,12.692mm) on Bottom Layer And Pad U4_AC71-2(44.603mm,13.342mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC81_2 Between Track (33.698mm,14.605mm)(37.034mm,14.605mm) on Bottom Layer And Pad U4_AC81-1(37.311mm,1.233mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4_AC81-2(37.311mm,1.883mm) on Bottom Layer And Pad U4_AC81-3(37.311mm,2.533mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC25_2 Between Via (116.975mm,9.5mm) from Top Layer to Bottom Layer And Track (117.453mm,1.398mm)(117.527mm,1.398mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC31_1 Between Track (2.89mm,14.02mm)(2.921mm,13.989mm) on Bottom Layer And Track (16.439mm,14.884mm)(17.204mm,14.884mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC21_1 Between Via (12.522mm,13.564mm) from Top Layer to Bottom Layer And Track (16.789mm,15.773mm)(17.179mm,15.773mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC61_2 Between Track (28.502mm,13.851mm)(29.588mm,13.851mm) on Bottom Layer And Track (31.983mm,14.03mm)(32.614mm,14.03mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC61_1 Between Via (33.198mm,6.782mm) from Top Layer to Bottom Layer And Track (39.421mm,15.723mm)(43.802mm,15.723mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC81_1 Between Via (37.516mm,12.471mm) from Top Layer to Bottom Layer And Track (39.497mm,15.037mm)(41.004mm,15.037mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC17_AC71_2 Between Track (40.491mm,13.812mm)(41.576mm,13.812mm) on Bottom Layer And Track (43.972mm,13.992mm)(44.603mm,13.992mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_AC13_1 Between Via (55mm,42.272mm) from Top Layer to Bottom Layer And Via (55.982mm,41.554mm) from Top Layer to Bottom Layer 
Rule Violations :117

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.127mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.203mm) (Max=6.35mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.102mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.102mm) Between Pad C12-1(81.201mm,23.9mm) on Top Layer And Pad U15-1(82.121mm,24.725mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.102mm) Between Pad C12-2(80.201mm,23.9mm) on Top Layer And Pad U15-5(79.321mm,24.725mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad C12-2(80.201mm,23.9mm) on Top Layer And Via (79.321mm,23.597mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.102mm) Between Pad C15-2(68.725mm,32.182mm) on Top Layer And Via (67.916mm,31.947mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.102mm) Between Pad C16-2(66.743mm,29.01mm) on Top Layer And Via (65.811mm,28.321mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.102mm) Between Pad C21_AC12-1(16.841mm,51.305mm) on Bottom Layer And Via (17.192mm,50.355mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC13-1(61.456mm,35.573mm) on Bottom Layer And Via (60.522mm,35.222mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC14-1(75.056mm,2.842mm) on Bottom Layer And Via (74.705mm,3.756mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC15-1(117.024mm,51.329mm) on Bottom Layer And Via (117.375mm,50.394mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.102mm) Between Pad C21_AC21-1(11.054mm,2.747mm) on Bottom Layer And Via (10.703mm,3.697mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC23-1(80.927mm,51.334mm) on Bottom Layer And Via (81.278mm,50.42mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC24-1(61.518mm,12.318mm) on Bottom Layer And Via (60.604mm,11.967mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC25-1(111.03mm,2.825mm) on Bottom Layer And Via (110.679mm,3.74mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC33-1(81.052mm,41.687mm) on Bottom Layer And Via (80.701mm,42.621mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC34-1(66.598mm,18.521mm) on Bottom Layer And Via (67.512mm,18.872mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.102mm) Between Pad C21_AC41-1(22.916mm,2.747mm) on Bottom Layer And Via (22.565mm,3.697mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC43-1(66.568mm,41.474mm) on Bottom Layer And Via (67.503mm,41.825mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC44-1(86.966mm,12.354mm) on Bottom Layer And Via (87.317mm,11.419mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.102mm) Between Pad C21_AC51-1(47.046mm,2.839mm) on Bottom Layer And Via (46.695mm,3.79mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC52-1(41.123mm,41.661mm) on Bottom Layer And Via (40.772mm,42.576mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC53-1(105.024mm,41.687mm) on Bottom Layer And Via (104.673mm,42.621mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC54-1(110.978mm,12.391mm) on Bottom Layer And Via (111.329mm,11.456mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.102mm) Between Pad C21_AC62-1(29.032mm,41.763mm) on Bottom Layer And Via (28.681mm,42.672mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC63-1(92.971mm,51.286mm) on Bottom Layer And Via (93.322mm,50.372mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC64-1(86.97mm,2.794mm) on Bottom Layer And Via (86.619mm,3.708mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC72-1(53.029mm,51.257mm) on Bottom Layer And Via (53.38mm,50.322mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC73-1(105.003mm,51.303mm) on Bottom Layer And Via (105.354mm,50.368mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC74-1(99.059mm,2.839mm) on Bottom Layer And Via (98.708mm,3.754mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.102mm) Between Pad C21_AC81-1(35mm,2.839mm) on Bottom Layer And Via (34.649mm,3.79mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.102mm) Between Pad C21_AC82-1(41.066mm,51.277mm) on Bottom Layer And Via (41.417mm,50.317mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad C21_AC83-1(93.038mm,41.73mm) on Bottom Layer And Via (92.687mm,42.644mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C21_AC84-1(98.939mm,12.396mm) on Bottom Layer And Via (99.29mm,11.462mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.102mm) Between Pad C26_SD1-2(37.744mm,18.915mm) on Top Layer And Via (38.329mm,19.685mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.102mm) Between Pad C26_SD2-2(36.932mm,31.844mm) on Top Layer And Via (36.248mm,32.595mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.102mm) Between Pad C26_SD4-2(100.852mm,18.636mm) on Top Layer And Via (101.436mm,19.406mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.102mm) Between Pad C30_SD2-1(32.9mm,37.335mm) on Bottom Layer And Pad U6_SD2-8(32.673mm,36.63mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.102mm) Between Pad C30_SD2-2(31.9mm,37.335mm) on Bottom Layer And Pad U6_SD2-8(32.673mm,36.63mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.102mm) Between Pad C30_SD3-1(95.941mm,37.832mm) on Bottom Layer And Pad U6_SD3-8(95.714mm,37.128mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.102mm) Between Pad C30_SD3-2(94.941mm,37.832mm) on Bottom Layer And Pad U6_SD3-8(95.714mm,37.128mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad C35_SD4-2(106.161mm,17.864mm) on Bottom Layer And Via (106.756mm,16.866mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad C36_SD1-2(43.096mm,17.348mm) on Bottom Layer And Via (43.952mm,17.272mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad C36_SD2-1(43.006mm,30.418mm) on Bottom Layer And Via (42.342mm,29.693mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.102mm) Between Pad C36_SD4-2(104.756mm,16.739mm) on Bottom Layer And Via (105.639mm,16.747mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.102mm) Between Pad C44_MUX_LED2-1(45.077mm,31.471mm) on Top Layer And Pad U12_MUX_LED2-16(44.332mm,32.207mm) on Top Layer [Top Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.102mm) Between Pad C44_MUX_LED2-2(44.077mm,31.471mm) on Top Layer And Pad U12_MUX_LED2-16(44.332mm,32.207mm) on Top Layer [Top Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad C44_MUX_LED5-1(117.721mm,23.673mm) on Top Layer And Via (118.556mm,23.976mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad C44_MUX_S1-1(14.278mm,21.243mm) on Bottom Layer And Pad U12_MUX_S1-16(14.046mm,20.511mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad C44_MUX_S1-2(13.278mm,21.243mm) on Bottom Layer And Pad U12_MUX_S1-16(14.046mm,20.511mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad C44_MUX_S2-1(14.888mm,36.398mm) on Bottom Layer And Pad U12_MUX_S2-16(14.655mm,35.666mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad C44_MUX_S2-2(13.888mm,36.398mm) on Bottom Layer And Pad U12_MUX_S2-16(14.655mm,35.666mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad C44_MUX_S3-1(77.626mm,37.414mm) on Bottom Layer And Pad U12_MUX_S3-16(77.393mm,36.682mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad C44_MUX_S3-2(76.626mm,37.414mm) on Bottom Layer And Pad U12_MUX_S3-16(77.393mm,36.682mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad C44_MUX_S4-1(77.632mm,21.229mm) on Bottom Layer And Pad U12_MUX_S4-16(77.4mm,20.497mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad C44_MUX_S4-2(76.632mm,21.229mm) on Bottom Layer And Pad U12_MUX_S4-16(77.4mm,20.497mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.102mm) Between Pad C44_MUX_S5-1(116.35mm,23.851mm) on Bottom Layer And Pad U12_MUX_S5-16(116.942mm,24.616mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.102mm) Between Pad C44_MUX_S5-2(117.35mm,23.851mm) on Bottom Layer And Pad U12_MUX_S5-16(116.942mm,24.616mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.102mm) Between Pad C45_MUX_LED1-2(44.936mm,17.272mm) on Top Layer And Via (43.952mm,17.272mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.102mm) Between Pad C7-1(55.347mm,31.421mm) on Top Layer And Pad R1-1(56.382mm,31.735mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.102mm) Between Pad C7-1(55.347mm,31.421mm) on Top Layer And Via (55.347mm,32.385mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.102mm) Between Pad C9-2(65.405mm,31.005mm) on Top Layer And Via (65.405mm,31.801mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.102mm) Between Pad D1_AC11-2(20.308mm,3.3mm) on Bottom Layer And Via (20.308mm,2.508mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.102mm) Between Pad D1_AC53-1(108.447mm,47.193mm) on Bottom Layer And Via (109.371mm,47.168mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.102mm) Between Pad D1_AC61-2(32.277mm,3.455mm) on Bottom Layer And Via (32.277mm,2.677mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad P1-1(58.285mm,21.968mm) on Bottom Layer And Pad P1-22(58.92mm,24mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.102mm) Between Pad P1-13(65.905mm,21.968mm) on Bottom Layer And Via (65.126mm,21.289mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad P1-17(68.445mm,21.968mm) on Bottom Layer And Pad P1-21(69.08mm,24mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.102mm) Between Pad P1-17(68.445mm,21.968mm) on Bottom Layer And Via (67.903mm,23.826mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad P1-18(68.445mm,26.032mm) on Bottom Layer And Pad P1-21(69.08mm,24mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad P1-19(69.715mm,21.968mm) on Bottom Layer And Pad P1-21(69.08mm,24mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad P1-2(58.285mm,26.032mm) on Bottom Layer And Pad P1-22(58.92mm,24mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.102mm) Between Pad P1-2(58.285mm,26.032mm) on Bottom Layer And Via (57.752mm,24.141mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad P1-20(69.715mm,26.032mm) on Bottom Layer And Pad P1-21(69.08mm,24mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad P1-22(58.92mm,24mm) on Multi-Layer And Pad P1-3(59.555mm,21.968mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad P1-22(58.92mm,24mm) on Multi-Layer And Pad P1-4(59.555mm,26.032mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.102mm) Between Pad R15_SD2-1(35.198mm,33.275mm) on Top Layer And Via (34.413mm,33.271mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.102mm) Between Pad R15_SD3-2(99.249mm,33.972mm) on Top Layer And Via (100.1mm,34mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Pad R16_SD3-1(94.082mm,33.562mm) on Bottom Layer And Pad U6_SD3-2(95.714mm,33.228mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Pad R16_SD3-1(94.082mm,33.562mm) on Bottom Layer And Pad U6_SD3-3(95.714mm,33.878mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Pad R16_SD3-2(94.082mm,34.612mm) on Bottom Layer And Pad U6_SD3-4(95.714mm,34.528mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.102mm) Between Pad R18_SD2-1(35.2mm,34.363mm) on Top Layer And Via (34.413mm,34.363mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad R18_SD4-2(99.758mm,21.228mm) on Top Layer And Via (99.543mm,22.098mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad R27_MUX_LED1-1(53.345mm,22.326mm) on Top Layer And Pad U12_MUX_LED1-5(51.807mm,21.675mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.102mm) Between Pad R27_MUX_LED1-1(53.345mm,22.326mm) on Top Layer And Pad U12_MUX_LED1-7(51.807mm,22.975mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.102mm) Between Pad R27_MUX_LED1-2(53.345mm,21.276mm) on Top Layer And Via (53.345mm,20.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.102mm) Between Pad R27_MUX_S1-2(20.21mm,22.034mm) on Top Layer And Via (21.026mm,22.034mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.102mm) Between Pad R27_MUX_S3-1(83.393mm,31.242mm) on Top Layer And Via (82.556mm,31.319mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.102mm) Between Pad R27_MUX_S3-2(84.443mm,31.242mm) on Top Layer And Via (85.233mm,31.242mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.102mm) Between Pad R27_MUX_S4-2(112.09mm,23.243mm) on Bottom Layer And Via (112.09mm,24.087mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.102mm) Between Pad R7-1(83.275mm,26.738mm) on Top Layer And Pad U15-3(82.121mm,26.625mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.102mm) Between Pad R7-2(83.275mm,25.688mm) on Top Layer And Pad U15-2(82.121mm,25.675mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.102mm) Between Pad R8_AC21-1(18.229mm,15.773mm) on Top Layer And Pad R8_AC31-1(18.254mm,14.884mm) on Top Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.102mm) Between Pad R8_AC21-2(17.179mm,15.773mm) on Top Layer And Pad R8_AC31-2(17.204mm,14.884mm) on Top Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.102mm) Between Pad R9_SD3-2(87.224mm,32.8mm) on Bottom Layer And Via (87.163mm,31.987mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.102mm) Between Pad U1-1(59.461mm,31.115mm) on Top Layer And Via (58.522mm,31.013mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.102mm) Between Pad U1-2(59.461mm,30.607mm) on Top Layer And Via (58.522mm,31.013mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.009mm < 0.102mm) Between Pad U12_MUX_LED1-3(51.807mm,20.375mm) on Top Layer And Via (53.345mm,20.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.009mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.014mm < 0.102mm) Between Pad U12_MUX_LED2-10(44.332mm,36.107mm) on Top Layer And Via (45.787mm,36.458mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.014mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Pad U12_MUX_LED2-11(44.332mm,35.457mm) on Top Layer And Via (45.822mm,35.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.102mm) Between Pad U12_MUX_LED2-12(44.332mm,34.807mm) on Top Layer And Via (45.822mm,35.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.102mm) Between Pad U12_MUX_LED2-3(51.232mm,33.507mm) on Top Layer And Via (52.832mm,33.426mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.102mm) Between Pad U12_MUX_LED2-4(51.232mm,34.157mm) on Top Layer And Via (49.606mm,34.188mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.102mm) Between Pad U12_MUX_LED2-6(51.232mm,35.457mm) on Top Layer And Via (52.78mm,35.457mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.016mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.102mm) Between Pad U12_MUX_S2-6(21.555mm,32.416mm) on Bottom Layer And Via (19.959mm,32.416mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.014mm < 0.102mm) Between Pad U12_MUX_S4-6(84.3mm,17.247mm) on Bottom Layer And Via (82.753mm,17.247mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.014mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.102mm) Between Pad U12_MUX_S5-5(110.042mm,27.216mm) on Bottom Layer And Via (111.65mm,27.225mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.102mm) Between Pad U1-24(64.44mm,31.115mm) on Top Layer And Via (64.44mm,31.801mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Pad U1-26(63.195mm,31.852mm) on Top Layer And Via (62.941mm,32.766mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Pad U1-27(62.713mm,31.852mm) on Top Layer And Via (62.941mm,32.766mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.102mm) Between Pad U1-31(60.706mm,31.852mm) on Top Layer And Via (60.198mm,32.746mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.005mm < 0.102mm) Between Pad U1-32(60.198mm,31.852mm) on Top Layer And Via (60.198mm,32.746mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.005mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U1-4(59.461mm,29.616mm) on Top Layer And Via (58.496mm,29.616mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.102mm) Between Pad U15-1(82.121mm,24.725mm) on Top Layer And Via (82.093mm,23.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.102mm) Between Pad U19-1(69.176mm,30.55mm) on Bottom Layer And Via (69.521mm,29.825mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U19-3(69.176mm,31.55mm) on Bottom Layer And Via (67.916mm,31.947mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.102mm) Between Pad U19-4(69.176mm,32.05mm) on Bottom Layer And Via (67.916mm,31.947mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.102mm) Between Pad U2-1(68.156mm,31.104mm) on Top Layer And Via (67.916mm,31.947mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mm < 0.102mm) Between Pad U2-5(70.956mm,31.104mm) on Top Layer And Via (72.05mm,31.53mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.063mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.102mm) Between Pad U3-4(120.625mm,21.889mm) on Bottom Layer And Via (121.175mm,22.85mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.102mm) Between Pad U6_SD1-16(39.964mm,19.018mm) on Bottom Layer And Via (41.123mm,18.313mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Pad U6_SD4-1(96.172mm,18.738mm) on Bottom Layer And Via (94.615mm,18.75mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.005mm < 0.102mm) Between Pad U6_SD4-11(103.072mm,21.988mm) on Bottom Layer And Via (101.549mm,21.844mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.005mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.102mm) Between Pad U6_SD4-3(96.172mm,20.038mm) on Bottom Layer And Via (97.739mm,19.932mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.102mm) Between Pad U8_SD3-5(89.507mm,37.234mm) on Bottom Layer And Via (88.484mm,37.234mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Pad U8_SD4-1(91.894mm,23.495mm) on Bottom Layer And Via (92.931mm,23.597mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Via (119.151mm,27.788mm) from Top Layer to Bottom Layer And Via (119.634mm,28.499mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.102mm) Between Via (119.17mm,29.166mm) from Top Layer to Bottom Layer And Via (119.634mm,28.499mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.102mm) Between Via (119.405mm,25.273mm) from Top Layer to Bottom Layer And Via (119.75mm,26mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm] / [Bottom Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0mm < 0.102mm) Between Via (37.152mm,36.052mm) from Top Layer to Bottom Layer And Via (37.911mm,35.98mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0mm] / [Bottom Solder] Mask Sliver [0mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.093mm < 0.102mm) Between Via (38.659mm,30.234mm) from Top Layer to Bottom Layer And Via (39.192mm,29.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.093mm] / [Bottom Solder] Mask Sliver [0.093mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.011mm < 0.102mm) Between Via (55.423mm,23.825mm) from Top Layer to Bottom Layer And Via (55.982mm,24.359mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.011mm] / [Bottom Solder] Mask Sliver [0.011mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.102mm) Between Via (55.423mm,24.917mm) from Top Layer to Bottom Layer And Via (55.982mm,24.359mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.028mm] / [Bottom Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.102mm) Between Via (55.982mm,41.554mm) from Top Layer to Bottom Layer And Via (55mm,42.272mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm] / [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.102mm) Between Via (58.83mm,21.507mm) from Top Layer to Bottom Layer And Via (59.639mm,21.488mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm] / [Bottom Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.102mm) Between Via (61.036mm,33.02mm) from Top Layer to Bottom Layer And Via (61.874mm,33.147mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.102mm) Between Via (71.838mm,20.212mm) from Top Layer to Bottom Layer And Via (72.517mm,20.701mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm] / [Bottom Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.102mm) Between Via (71.857mm,21.312mm) from Top Layer to Bottom Layer And Via (72.517mm,21.768mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.102mm) Between Via (76.98mm,23.45mm) from Top Layer to Bottom Layer And Via (77.525mm,24.066mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.06mm] / [Bottom Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Via (78.892mm,15.931mm) from Top Layer to Bottom Layer And Via (79.288mm,16.612mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm] / [Bottom Solder] Mask Sliver [0.025mm]
Rule Violations :138

Processing Rule : Silk To Solder Mask (Clearance=0.076mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C14-1(69.45mm,33.225mm) on Top Layer And Text "C14" (67.775mm,33.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C28_SD2-2(30.925mm,35.244mm) on Bottom Layer And Text "R16_SD2" (31.14mm,34.976mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C28_SD3-1(92.966mm,35.742mm) on Bottom Layer And Text "R16_SD3" (94.285mm,35.687mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C28_SD3-1(92.966mm,35.742mm) on Bottom Layer And Text "U7_SD3" (93.193mm,35.763mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C28_SD3-2(93.966mm,35.742mm) on Bottom Layer And Text "R16_SD3" (94.285mm,35.687mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C28_SD4-1(93.328mm,21.844mm) on Bottom Layer And Text "R16_SD4" (94.666mm,21.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C28_SD4-1(93.328mm,21.844mm) on Bottom Layer And Text "U7_SD4" (93.523mm,21.971mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C28_SD4-2(94.328mm,21.844mm) on Bottom Layer And Text "R16_SD4" (94.666mm,21.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C32_SD2-1(27.335mm,31.206mm) on Bottom Layer And Text "C33_SD2" (29.159mm,31.369mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C32_SD2-2(28.335mm,31.206mm) on Bottom Layer And Text "C33_SD2" (29.159mm,31.369mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C32_SD3-1(90.407mm,31.572mm) on Bottom Layer And Text "C33_SD3" (92.202mm,31.699mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C32_SD3-2(91.407mm,31.572mm) on Bottom Layer And Text "C33_SD3" (92.202mm,31.699mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C32_SD4-1(90.991mm,17.602mm) on Bottom Layer And Text "C33_SD4" (92.812mm,17.831mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C32_SD4-2(91.991mm,17.602mm) on Bottom Layer And Text "C33_SD4" (92.812mm,17.831mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C35_SD4-1(104.761mm,17.864mm) on Bottom Layer And Text "C36_SD4" (105.004mm,17.856mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C62-2(75.9mm,30.35mm) on Bottom Layer And Text "C64" (75.126mm,29.572mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C7-1(55.347mm,31.421mm) on Top Layer And Track (55.855mm,31.76mm)(55.855mm,33.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad D2_AC63-2(86.672mm,48.675mm) on Bottom Layer And Text "1M" (86.944mm,49.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad J2-2(123.854mm,36.937mm) on Multi-Layer And Text "C18" (123.673mm,34.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad J2-2(123.854mm,36.937mm) on Multi-Layer And Text "R13" (124.968mm,35.509mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.076mm) Between Pad J2-2(123.854mm,36.937mm) on Multi-Layer And Text "U5" (122.428mm,35.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.076mm) Between Pad J2-5(118.774mm,36.937mm) on Multi-Layer And Text "R35" (120.066mm,35.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad J2-5(118.774mm,36.937mm) on Multi-Layer And Text "R38" (118.77mm,35.458mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R14_SD2-1(33.274mm,30.268mm) on Top Layer And Track (33.049mm,29.668mm)(33.049mm,29.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R14_SD2-1(33.274mm,30.268mm) on Top Layer And Track (33.499mm,29.668mm)(33.499mm,29.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R14_SD2-2(33.274mm,29.218mm) on Top Layer And Track (33.049mm,29.668mm)(33.049mm,29.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R14_SD2-2(33.274mm,29.218mm) on Top Layer And Track (33.499mm,29.668mm)(33.499mm,29.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R15_SD1-1(35.614mm,20.415mm) on Top Layer And Track (36.064mm,20.19mm)(36.214mm,20.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R15_SD1-1(35.614mm,20.415mm) on Top Layer And Track (36.064mm,20.64mm)(36.214mm,20.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R15_SD1-2(36.664mm,20.415mm) on Top Layer And Track (36.064mm,20.19mm)(36.214mm,20.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R15_SD1-2(36.664mm,20.415mm) on Top Layer And Track (36.064mm,20.64mm)(36.214mm,20.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R15_SD2-1(35.198mm,33.275mm) on Top Layer And Track (35.648mm,33.05mm)(35.798mm,33.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R15_SD2-1(35.198mm,33.275mm) on Top Layer And Track (35.648mm,33.5mm)(35.798mm,33.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R15_SD2-2(36.248mm,33.275mm) on Top Layer And Track (35.648mm,33.05mm)(35.798mm,33.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R15_SD2-2(36.248mm,33.275mm) on Top Layer And Track (35.648mm,33.5mm)(35.798mm,33.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R17_SD4-1(103.034mm,25.025mm) on Top Layer And Track (103.484mm,24.8mm)(103.634mm,24.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R17_SD4-1(103.034mm,25.025mm) on Top Layer And Track (103.484mm,25.25mm)(103.634mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R17_SD4-2(104.084mm,25.025mm) on Top Layer And Track (103.484mm,24.8mm)(103.634mm,24.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R17_SD4-2(104.084mm,25.025mm) on Top Layer And Track (103.484mm,25.25mm)(103.634mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD1-1(35.6mm,21.507mm) on Top Layer And Track (36.05mm,21.282mm)(36.2mm,21.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD1-1(35.6mm,21.507mm) on Top Layer And Track (36.05mm,21.732mm)(36.2mm,21.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD1-2(36.65mm,21.507mm) on Top Layer And Track (36.05mm,21.282mm)(36.2mm,21.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD1-2(36.65mm,21.507mm) on Top Layer And Track (36.05mm,21.732mm)(36.2mm,21.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD2-1(35.2mm,34.363mm) on Top Layer And Track (35.65mm,34.138mm)(35.8mm,34.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD2-1(35.2mm,34.363mm) on Top Layer And Track (35.65mm,34.588mm)(35.8mm,34.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD2-2(36.25mm,34.363mm) on Top Layer And Track (35.65mm,34.138mm)(35.8mm,34.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD2-2(36.25mm,34.363mm) on Top Layer And Track (35.65mm,34.588mm)(35.8mm,34.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD4-1(98.708mm,21.228mm) on Top Layer And Track (99.158mm,21.003mm)(99.308mm,21.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD4-1(98.708mm,21.228mm) on Top Layer And Track (99.158mm,21.453mm)(99.308mm,21.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD4-2(99.758mm,21.228mm) on Top Layer And Track (99.158mm,21.003mm)(99.308mm,21.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R18_SD4-2(99.758mm,21.228mm) on Top Layer And Track (99.158mm,21.453mm)(99.308mm,21.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_LED1-1(53.345mm,22.326mm) on Top Layer And Track (53.12mm,21.726mm)(53.12mm,21.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_LED1-1(53.345mm,22.326mm) on Top Layer And Track (53.57mm,21.726mm)(53.57mm,21.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_LED1-2(53.345mm,21.276mm) on Top Layer And Track (53.12mm,21.726mm)(53.12mm,21.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_LED1-2(53.345mm,21.276mm) on Top Layer And Track (53.57mm,21.726mm)(53.57mm,21.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_LED4-1(84.025mm,24.65mm) on Top Layer And Track (83.8mm,25.1mm)(83.8mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_LED4-1(84.025mm,24.65mm) on Top Layer And Track (84.25mm,25.1mm)(84.25mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_LED4-2(84.025mm,25.7mm) on Top Layer And Track (83.8mm,25.1mm)(83.8mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_LED4-2(84.025mm,25.7mm) on Top Layer And Track (84.25mm,25.1mm)(84.25mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_S1-1(19.16mm,22.034mm) on Top Layer And Track (19.61mm,21.809mm)(19.76mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_S1-1(19.16mm,22.034mm) on Top Layer And Track (19.61mm,22.259mm)(19.76mm,22.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_S1-2(20.21mm,22.034mm) on Top Layer And Track (19.61mm,21.809mm)(19.76mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_S1-2(20.21mm,22.034mm) on Top Layer And Track (19.61mm,22.259mm)(19.76mm,22.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.008mm < 0.076mm) Between Pad R27_MUX_S5-1(112.649mm,27.22mm) on Top Layer And Text "R27_MUX_S5" (110.3mm,26.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.008mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_S5-1(112.649mm,27.22mm) on Top Layer And Track (112.424mm,26.62mm)(112.424mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_S5-1(112.649mm,27.22mm) on Top Layer And Track (112.874mm,26.62mm)(112.874mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_S5-2(112.649mm,26.17mm) on Top Layer And Track (112.424mm,26.62mm)(112.424mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R27_MUX_S5-2(112.649mm,26.17mm) on Top Layer And Track (112.874mm,26.62mm)(112.874mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R35-2(121.192mm,35.411mm) on Bottom Layer And Text "U5" (122.428mm,35.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.076mm) Between Pad R47-1(70.985mm,33.215mm) on Top Layer And Text "R47" (70.76mm,33.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R47-1(70.985mm,33.215mm) on Top Layer And Track (70.76mm,32.615mm)(70.76mm,32.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R47-1(70.985mm,33.215mm) on Top Layer And Track (71.21mm,32.615mm)(71.21mm,32.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R47-2(70.985mm,32.165mm) on Top Layer And Track (70.76mm,32.615mm)(70.76mm,32.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R47-2(70.985mm,32.165mm) on Top Layer And Track (71.21mm,32.615mm)(71.21mm,32.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R7-1(83.275mm,26.738mm) on Top Layer And Track (83.05mm,26.138mm)(83.05mm,26.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R7-1(83.275mm,26.738mm) on Top Layer And Track (83.5mm,26.138mm)(83.5mm,26.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R7-2(83.275mm,25.688mm) on Top Layer And Track (83.05mm,26.138mm)(83.05mm,26.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R7-2(83.275mm,25.688mm) on Top Layer And Track (83.5mm,26.138mm)(83.5mm,26.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC11-1(26.238mm,15.384mm) on Top Layer And Track (26.013mm,14.784mm)(26.013mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC11-1(26.238mm,15.384mm) on Top Layer And Track (26.463mm,14.784mm)(26.463mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC11-2(26.238mm,14.334mm) on Top Layer And Track (26.013mm,14.784mm)(26.013mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC11-2(26.238mm,14.334mm) on Top Layer And Track (26.463mm,14.784mm)(26.463mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC12-1(13.208mm,38.972mm) on Top Layer And Track (12.983mm,39.422mm)(12.983mm,39.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC12-1(13.208mm,38.972mm) on Top Layer And Track (13.433mm,39.422mm)(13.433mm,39.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R8_AC12-2(13.208mm,40.022mm) on Top Layer And Text "A2-1" (12.5mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC12-2(13.208mm,40.022mm) on Top Layer And Track (12.983mm,39.422mm)(12.983mm,39.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC12-2(13.208mm,40.022mm) on Top Layer And Track (13.433mm,39.422mm)(13.433mm,39.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC14-1(81.424mm,14.732mm) on Top Layer And Track (80.824mm,14.507mm)(80.974mm,14.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC14-1(81.424mm,14.732mm) on Top Layer And Track (80.824mm,14.957mm)(80.974mm,14.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC14-2(80.374mm,14.732mm) on Top Layer And Track (80.824mm,14.507mm)(80.974mm,14.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC14-2(80.374mm,14.732mm) on Top Layer And Track (80.824mm,14.957mm)(80.974mm,14.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC23-1(78.969mm,39.455mm) on Top Layer And Track (78.744mm,39.905mm)(78.744mm,40.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC23-1(78.969mm,39.455mm) on Top Layer And Track (79.194mm,39.905mm)(79.194mm,40.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R8_AC23-2(78.969mm,40.505mm) on Top Layer And Text "A3-2" (76.95mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC23-2(78.969mm,40.505mm) on Top Layer And Track (78.744mm,39.905mm)(78.744mm,40.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC23-2(78.969mm,40.505mm) on Top Layer And Track (79.194mm,39.905mm)(79.194mm,40.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC25-1(115.011mm,17.111mm) on Top Layer And Track (114.786mm,16.511mm)(114.786mm,16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC25-1(115.011mm,17.111mm) on Top Layer And Track (115.236mm,16.511mm)(115.236mm,16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC25-2(115.011mm,16.061mm) on Top Layer And Track (114.786mm,16.511mm)(114.786mm,16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC25-2(115.011mm,16.061mm) on Top Layer And Track (115.236mm,16.511mm)(115.236mm,16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC41-1(27.203mm,15.384mm) on Top Layer And Track (26.978mm,14.784mm)(26.978mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC41-1(27.203mm,15.384mm) on Top Layer And Track (27.428mm,14.784mm)(27.428mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC41-2(27.203mm,14.334mm) on Top Layer And Track (26.978mm,14.784mm)(26.978mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC41-2(27.203mm,14.334mm) on Top Layer And Track (27.428mm,14.784mm)(27.428mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC43-1(77.69mm,39.455mm) on Top Layer And Track (77.09mm,39.23mm)(77.24mm,39.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC43-1(77.69mm,39.455mm) on Top Layer And Track (77.09mm,39.68mm)(77.24mm,39.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC43-2(76.64mm,39.455mm) on Top Layer And Track (77.09mm,39.23mm)(77.24mm,39.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC43-2(76.64mm,39.455mm) on Top Layer And Track (77.09mm,39.68mm)(77.24mm,39.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC44-1(91.889mm,15.164mm) on Top Layer And Track (91.289mm,14.939mm)(91.439mm,14.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC44-1(91.889mm,15.164mm) on Top Layer And Track (91.289mm,15.389mm)(91.439mm,15.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC44-2(90.839mm,15.164mm) on Top Layer And Track (91.289mm,14.939mm)(91.439mm,14.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC44-2(90.839mm,15.164mm) on Top Layer And Track (91.289mm,15.389mm)(91.439mm,15.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC52-1(38.354mm,39.023mm) on Top Layer And Track (38.129mm,39.473mm)(38.129mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC52-1(38.354mm,39.023mm) on Top Layer And Track (38.579mm,39.473mm)(38.579mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R8_AC52-2(38.354mm,40.073mm) on Top Layer And Text "A2-8" (36.688mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC52-2(38.354mm,40.073mm) on Top Layer And Track (38.129mm,39.473mm)(38.129mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC52-2(38.354mm,40.073mm) on Top Layer And Track (38.579mm,39.473mm)(38.579mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC53-1(112.598mm,39.429mm) on Top Layer And Track (112.373mm,39.879mm)(112.373mm,40.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC53-1(112.598mm,39.429mm) on Top Layer And Track (112.823mm,39.879mm)(112.823mm,40.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R8_AC53-2(112.598mm,40.479mm) on Top Layer And Text "A5-1" (112.575mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC53-2(112.598mm,40.479mm) on Top Layer And Track (112.373mm,39.879mm)(112.373mm,40.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC53-2(112.598mm,40.479mm) on Top Layer And Track (112.823mm,39.879mm)(112.823mm,40.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC61-1(45.28mm,15.748mm) on Top Layer And Track (44.68mm,15.523mm)(44.83mm,15.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC61-1(45.28mm,15.748mm) on Top Layer And Track (44.68mm,15.973mm)(44.83mm,15.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC61-2(44.23mm,15.748mm) on Top Layer And Track (44.68mm,15.523mm)(44.83mm,15.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC61-2(44.23mm,15.748mm) on Top Layer And Track (44.68mm,15.973mm)(44.83mm,15.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC62-1(26.492mm,39.023mm) on Top Layer And Track (26.267mm,39.473mm)(26.267mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC62-1(26.492mm,39.023mm) on Top Layer And Track (26.717mm,39.473mm)(26.717mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R8_AC62-2(26.492mm,40.073mm) on Top Layer And Text "A2-3" (24.594mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC62-2(26.492mm,40.073mm) on Top Layer And Track (26.267mm,39.473mm)(26.267mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC62-2(26.492mm,40.073mm) on Top Layer And Track (26.717mm,39.473mm)(26.717mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC63-1(90.678mm,39.607mm) on Top Layer And Track (90.453mm,40.057mm)(90.453mm,40.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC63-1(90.678mm,39.607mm) on Top Layer And Track (90.903mm,40.057mm)(90.903mm,40.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R8_AC63-2(90.678mm,40.657mm) on Top Layer And Text "A3-6" (88.825mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC63-2(90.678mm,40.657mm) on Top Layer And Track (90.453mm,40.057mm)(90.453mm,40.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC63-2(90.678mm,40.657mm) on Top Layer And Track (90.903mm,40.057mm)(90.903mm,40.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC73-1(102.083mm,39.497mm) on Top Layer And Track (101.858mm,39.947mm)(101.858mm,40.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC73-1(102.083mm,39.497mm) on Top Layer And Track (102.308mm,39.947mm)(102.308mm,40.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R8_AC73-2(102.083mm,40.547mm) on Top Layer And Text "A3-7" (100.7mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC73-2(102.083mm,40.547mm) on Top Layer And Track (101.858mm,39.947mm)(101.858mm,40.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC73-2(102.083mm,40.547mm) on Top Layer And Track (102.308mm,39.947mm)(102.308mm,40.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC74-1(112.827mm,17.111mm) on Top Layer And Track (112.602mm,16.511mm)(112.602mm,16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC74-1(112.827mm,17.111mm) on Top Layer And Track (113.052mm,16.511mm)(113.052mm,16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC74-2(112.827mm,16.061mm) on Top Layer And Track (112.602mm,16.511mm)(112.602mm,16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC74-2(112.827mm,16.061mm) on Top Layer And Track (113.052mm,16.511mm)(113.052mm,16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC81-1(42.054mm,15.037mm) on Top Layer And Track (41.454mm,14.812mm)(41.604mm,14.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC81-1(42.054mm,15.037mm) on Top Layer And Track (41.454mm,15.262mm)(41.604mm,15.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC81-2(41.004mm,15.037mm) on Top Layer And Track (41.454mm,14.812mm)(41.604mm,14.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC81-2(41.004mm,15.037mm) on Top Layer And Track (41.454mm,15.262mm)(41.604mm,15.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC82-1(37.1mm,39.023mm) on Top Layer And Track (36.875mm,39.473mm)(36.875mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC82-1(37.1mm,39.023mm) on Top Layer And Track (37.325mm,39.473mm)(37.325mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R8_AC82-2(37.1mm,40.073mm) on Top Layer And Text "A2-8" (36.688mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC82-2(37.1mm,40.073mm) on Top Layer And Track (36.875mm,39.473mm)(36.875mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad R8_AC82-2(37.1mm,40.073mm) on Top Layer And Track (37.325mm,39.473mm)(37.325mm,39.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U12_MUX_S2-8(21.555mm,31.116mm) on Bottom Layer And Text "R9_SD2" (21.92mm,31.149mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U12_MUX_S3-16(77.393mm,36.682mm) on Bottom Layer And Text "C45_MUX_S3" (77.258mm,38.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U12_MUX_S5-1(110.042mm,24.616mm) on Bottom Layer And Text "R27_MUX_S4" (112.243mm,24.384mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U12_MUX_S5-14(116.942mm,25.916mm) on Bottom Layer And Text "C44_MUX_S5" (117.602mm,24.968mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U12_MUX_S5-15(116.942mm,25.266mm) on Bottom Layer And Text "C44_MUX_S5" (117.602mm,24.968mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.076mm) Between Pad U12_MUX_S5-16(116.942mm,24.616mm) on Bottom Layer And Text "C44_MUX_S5" (117.602mm,24.968mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U12_MUX_S5-2(110.042mm,25.266mm) on Bottom Layer And Text "R27_MUX_S4" (112.243mm,24.384mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.076mm) Between Pad U19-6(73.576mm,32.55mm) on Bottom Layer And Text "C62" (76.098mm,31.496mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.076mm) Between Pad U19-6(73.576mm,32.55mm) on Bottom Layer And Text "C63" (75.209mm,31.496mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U19-7(73.576mm,32.05mm) on Bottom Layer And Text "C62" (76.098mm,31.496mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U19-7(73.576mm,32.05mm) on Bottom Layer And Text "C63" (75.209mm,31.496mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U19-8(73.576mm,31.55mm) on Bottom Layer And Text "C62" (76.098mm,31.496mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U19-8(73.576mm,31.55mm) on Bottom Layer And Text "C63" (75.209mm,31.496mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U3-1(121.925mm,20.089mm) on Bottom Layer And Text "R36" (121.768mm,19.685mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U3-3(120.625mm,20.089mm) on Bottom Layer And Text "R36" (121.768mm,19.685mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U4_AC83-5(97.149mm,40.123mm) on Bottom Layer And Text "C30_SD3" (97.216mm,37.838mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U5-1(120.218mm,33.108mm) on Bottom Layer And Text "C19" (121.387mm,33.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U5-1(120.218mm,33.108mm) on Bottom Layer And Text "C24" (121.387mm,32.334mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.076mm) Between Pad U5-3(120.218mm,34.408mm) on Bottom Layer And Text "C19" (121.387mm,33.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U5-3(120.218mm,34.408mm) on Bottom Layer And Text "R35" (120.066mm,35.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.076mm) Between Pad U5-5(122.018mm,33.108mm) on Bottom Layer And Text "C19" (121.387mm,33.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.076mm) Between Pad U5-5(122.018mm,33.108mm) on Bottom Layer And Text "C24" (121.387mm,32.334mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U6_SD1-1(33.064mm,19.018mm) on Bottom Layer And Text "R14_SD1" (35.784mm,19.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U6_SD4-13(103.072mm,20.688mm) on Bottom Layer And Text "C29_SD4" (101.865mm,20.934mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U6_SD4-14(103.072mm,20.038mm) on Bottom Layer And Text "C29_SD4" (101.865mm,20.934mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Pad U6_SD4-2(96.172mm,19.388mm) on Bottom Layer And Text "R14_SD4" (99.117mm,18.613mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U7_SD3-1(88.678mm,32.674mm) on Bottom Layer And Text "C27_SD3" (86.039mm,32.965mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.076mm) Between Pad U8_SD1-3(28.829mm,22.464mm) on Bottom Layer And Text "U7_SD1" (30.607mm,22.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U8_SD4-3(91.894mm,22.195mm) on Bottom Layer And Text "U7_SD4" (93.523mm,21.971mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.076mm) Between Pad U8_SD4-4(90.094mm,22.195mm) on Bottom Layer And Text "C27_SD4" (88.726mm,21.381mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.076mm) Between Pad U8_SD4-5(90.094mm,23.495mm) on Bottom Layer And Text "C27_SD4" (88.726mm,21.381mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U9_SD2-4(44.316mm,33.938mm) on Bottom Layer And Text "C35_SD2" (44.202mm,32.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U9_SD2-5(44.316mm,32.638mm) on Bottom Layer And Text "C35_SD2" (44.202mm,32.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.076mm) Between Pad U9_SD2-5(44.316mm,32.638mm) on Bottom Layer And Text "C36_SD2" (44.247mm,31.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U9_SD3-2(105.556mm,33.786mm) on Bottom Layer And Text "C35_SD3" (106.983mm,33.353mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U9_SD3-4(107.356mm,34.436mm) on Bottom Layer And Text "C35_SD3" (106.983mm,33.353mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U9_SD4-2(105.246mm,19.837mm) on Bottom Layer And Text "C31_SD4" (105.776mm,20.786mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U9_SD4-2(105.246mm,19.837mm) on Bottom Layer And Text "C35_SD4" (106.461mm,19.264mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad U9_SD4-4(107.046mm,20.487mm) on Bottom Layer And Text "C31_SD4" (105.776mm,20.786mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :193

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "1M" (105.893mm,-0.533mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "1M" (117.856mm,-0.559mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "1M" (81.89mm,-0.533mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "1M" (93.802mm,-0.584mm) on Bottom Overlay 
Rule Violations :4

Processing Rule : Board Clearance Constraint (Gap=0mm) (OnLayer('VCC') or OnLayer('GND'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Waived Violations Of Rule : Silk To Solder Mask (Clearance=0.076mm) (IsPad),(All)
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Arc (49.662mm,27.529mm) on Bottom Overlay And Pad C13-2(49.075mm,27.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Arc (49.662mm,27.529mm) on Bottom Overlay And Pad C13-2(49.075mm,27.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Arc (49.671mm,27.529mm) on Bottom Overlay And Pad C13-2(49.075mm,27.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C34_SD1-1(29.002mm,24.638mm) on Bottom Layer And Track (27.051mm,24.323mm)(28.804mm,24.323mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C34_SD1-2(28.002mm,24.638mm) on Bottom Layer And Track (27.051mm,24.323mm)(28.804mm,24.323mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C34_SD2-1(28.552mm,37.552mm) on Bottom Layer And Track (26.488mm,37.295mm)(28.241mm,37.295mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad D2_AC24-2(58.764mm,18.743mm) on Bottom Layer And Track (57.65mm,18.917mm)(58.285mm,20.187mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad D2_AC24-2(58.764mm,18.743mm) on Bottom Layer And Track (57.65mm,18.917mm)(58.92mm,18.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad D2_AC24-2(58.764mm,18.743mm) on Bottom Layer And Track (58.285mm,20.187mm)(58.92mm,18.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad P1-19(69.715mm,21.968mm) on Bottom Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad P1-9(63.365mm,21.968mm) on Bottom Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.076mm) Between Pad R27_MUX_S4-2(112.09mm,23.243mm) on Bottom Layer And Track (111.492mm,23.641mm)(115.492mm,23.641mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.023mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
   Waived Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.076mm) Between Pad R35-2(121.192mm,35.411mm) on Bottom Layer And Track (120.218mm,34.962mm)(122.018mm,34.962mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.022mm]Waived by Dylan Vogel at 2018-06-10 10:05:25 PMNot the worst thing
Waived Violations :13

Waived Violations Of Rule : Board Clearance Constraint (Gap=0mm) (All)
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (100.892mm,51.055mm)(102.692mm,51.055mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (101.371mm,3.087mm)(103.171mm,3.087mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (106.867mm,12.143mm)(108.667mm,12.143mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (107.336mm,41.934mm)(109.136mm,41.934mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (112.912mm,51.081mm)(114.712mm,51.081mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (113.341mm,3.073mm)(115.141mm,3.073mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (12.73mm,51.057mm)(14.53mm,51.057mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (13.365mm,2.995mm)(15.165mm,2.995mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (18.87mm,12.021mm)(20.67mm,12.021mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (19.303mm,41.977mm)(21.103mm,41.977mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (24.819mm,51.139mm)(26.619mm,51.139mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (25.227mm,2.995mm)(27.027mm,2.995mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (30.814mm,12.176mm)(32.614mm,12.176mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (31.344mm,42.011mm)(33.144mm,42.011mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (36.954mm,51.03mm)(38.754mm,51.03mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (37.311mm,3.087mm)(39.111mm,3.087mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (42.803mm,12.137mm)(44.603mm,12.137mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (43.434mm,41.909mm)(45.234mm,41.909mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (48.918mm,51.009mm)(50.718mm,51.009mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (49.357mm,3.087mm)(51.157mm,3.087mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (61.208mm,37.884mm)(61.208mm,39.684mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (66.816mm,37.362mm)(66.816mm,39.162mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (66.846mm,14.409mm)(66.846mm,16.209mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (76.816mm,51.086mm)(78.616mm,51.086mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (77.368mm,3.09mm)(79.168mm,3.09mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (8.967mm,37.827mm)(8.967mm,39.627mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (82.855mm,12.106mm)(84.655mm,12.106mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (83.363mm,41.934mm)(85.163mm,41.934mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (88.859mm,51.038mm)(90.659mm,51.038mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (89.281mm,3.042mm)(91.081mm,3.042mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (9.102mm,14.813mm)(9.102mm,16.613mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (94.827mm,12.149mm)(96.627mm,12.149mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.236mm < 0.254mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (95.349mm,41.978mm)(97.149mm,41.978mm) on Bottom Overlay Waived by Dylan Vogel at 2018-06-10 9:59:44 PMNothing we can do about it
Waived Violations :33


Violations Detected : 500
Waived Violations : 46
Time Elapsed        : 00:00:03