// Seed: 2372524400
module module_0 #(
    parameter id_4 = 32'd60
);
  logic [7:0] id_1;
  reg id_2, id_3, _id_4, id_5;
  always id_5 <= id_1[id_4!==1][1'h0==1 : 1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3[-1 : 1'b0],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  or primCall (id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_3;
  tri1 id_9 = 'b0;
  module_0 modCall_1 ();
endmodule
