Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ALU1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU1"
Output Format                      : NGC
Target Device                      : xc3s250e-5-ft256

---- Source Options
Top Module Name                    : ALU1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "XOR.v" in library work
Compiling verilog file "sub.v" in library work
Module <XOR> compiled
Compiling verilog file "mul.v" in library work
Module <sub> compiled
Compiling verilog file "IEEE.v" in library work
Module <mul> compiled
Compiling verilog file "find_max.v" in library work
Module <IEEE> compiled
Compiling verilog file "count_ones.v" in library work
Module <find_max> compiled
Compiling verilog file "add.v" in library work
Module <count_ones> compiled
Compiling verilog file "ALU1.v" in library work
Module <add> compiled
Module <ALU1> compiled
No errors in compilation
Analysis of file <"ALU1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU1> in library <work>.

Analyzing hierarchy for module <add> in library <work>.

Analyzing hierarchy for module <sub> in library <work>.

Analyzing hierarchy for module <mul> in library <work>.

Analyzing hierarchy for module <count_ones> in library <work>.

Analyzing hierarchy for module <XOR> in library <work>.

Analyzing hierarchy for module <find_max> in library <work>.

Analyzing hierarchy for module <IEEE> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU1>.
Module <ALU1> is correct for synthesis.
 
Analyzing module <add> in library <work>.
Module <add> is correct for synthesis.
 
Analyzing module <sub> in library <work>.
Module <sub> is correct for synthesis.
 
Analyzing module <mul> in library <work>.
Module <mul> is correct for synthesis.
 
Analyzing module <count_ones> in library <work>.
Module <count_ones> is correct for synthesis.
 
Analyzing module <XOR> in library <work>.
Module <XOR> is correct for synthesis.
 
Analyzing module <find_max> in library <work>.
Module <find_max> is correct for synthesis.
 
Analyzing module <IEEE> in library <work>.
Module <IEEE> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <add>.
    Related source file is "add.v".
    Found 5-bit adder carry out for signal <out$addsub0000> created at line 9.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add> synthesized.


Synthesizing Unit <sub>.
    Related source file is "sub.v".
    Found 5-bit comparator greater for signal <out$cmp_gt0000> created at line 9.
    Found 7-bit subtractor for signal <out$sub0000> created at line 9.
    Found 7-bit subtractor for signal <out$sub0001> created at line 9.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <sub> synthesized.


Synthesizing Unit <mul>.
    Related source file is "mul.v".
    Found 5x5-bit multiplier for signal <out$mult0000> created at line 9.
    Summary:
	inferred   1 Multiplier(s).
Unit <mul> synthesized.


Synthesizing Unit <count_ones>.
    Related source file is "count_ones.v".
    Found 2-bit adder for signal <out$addsub0001> created at line 9.
    Found 3-bit adder for signal <out$addsub0003> created at line 9.
    Found 3-bit adder for signal <out$addsub0004> created at line 9.
    Found 3-bit adder for signal <out$addsub0005> created at line 9.
    Found 4-bit adder for signal <out$addsub0007> created at line 9.
    Found 4-bit adder carry out for signal <out$addsub0008> created at line 9.
    Found 1-bit adder carry out for signal <out$addsub0009> created at line 9.
    Found 2-bit adder carry out for signal <out$addsub0010> created at line 9.
    Found 3-bit adder carry out for signal <out$addsub0011> created at line 9.
    Summary:
	inferred   9 Adder/Subtractor(s).
Unit <count_ones> synthesized.


Synthesizing Unit <XOR>.
    Related source file is "XOR.v".
    Found 5-bit xor2 for signal <out$xor0000> created at line 27.
Unit <XOR> synthesized.


Synthesizing Unit <find_max>.
    Related source file is "find_max.v".
    Found 5-bit comparator greater for signal <out$cmp_gt0000> created at line 9.
    Summary:
	inferred   1 Comparator(s).
Unit <find_max> synthesized.


Synthesizing Unit <IEEE>.
    Related source file is "IEEE.v".
WARNING:Xst:647 - Input <in2<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <one> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 23-bit latch for signal <mantissa>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greatequal for signal <mantissa$cmp_ge0000> created at line 61.
    Found 5-bit subtractor for signal <old_temp2_11$addsub0000> created at line 45.
    Found 5-bit comparator greatequal for signal <old_temp2_11$cmp_ge0000> created at line 43.
    Found 5-bit subtractor for signal <old_temp2_13$addsub0000> created at line 54.
    Found 5-bit comparator greatequal for signal <old_temp2_13$cmp_ge0000> created at line 52.
    Found 5-bit subtractor for signal <old_temp2_7$addsub0000> created at line 27.
    Found 5-bit comparator greatequal for signal <old_temp2_7$cmp_ge0000> created at line 25.
    Found 5-bit subtractor for signal <old_temp2_9$addsub0000> created at line 36.
    Found 5-bit comparator greatequal for signal <old_temp2_9$cmp_ge0000> created at line 34.
    Found 5-bit subtractor for signal <temp2$addsub0000> created at line 63.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <IEEE> synthesized.


Synthesizing Unit <ALU1>.
    Related source file is "ALU1.v".
WARNING:Xst:1780 - Signal <res_balance> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor32 for signal <balance$xor0000>.
    Found 5-bit comparator equal for signal <equality$cmp_eq0000> created at line 61.
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <ALU1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 17
 1-bit adder carry out                                 : 1
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 4-bit adder                                           : 1
 4-bit adder carry out                                 : 1
 5-bit adder carry out                                 : 1
 5-bit subtractor                                      : 5
 7-bit subtractor                                      : 2
# Latches                                              : 1
 23-bit latch                                          : 1
# Comparators                                          : 8
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 5
 5-bit comparator greater                              : 2
# Xors                                                 : 2
 1-bit xor32                                           : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 17
 1-bit adder carry out                                 : 1
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 4-bit adder                                           : 1
 4-bit adder carry out                                 : 1
 4-bit subtractor                                      : 4
 5-bit adder carry out                                 : 1
 5-bit subtractor                                      : 1
 7-bit subtractor                                      : 2
# Latches                                              : 1
 23-bit latch                                          : 1
# Comparators                                          : 8
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 5
 5-bit comparator greater                              : 2
# Xors                                                 : 2
 1-bit xor32                                           : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <13> in Unit <LPM_LATCH_1> is equivalent to the following 13 FFs/Latches, which will be removed : <12> <11> <10> <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
WARNING:Xst:1710 - FF/Latch <13> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<18>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<21>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<3>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<27>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<9>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<23>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<31>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<20>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<22>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<28>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<1>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<12>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<6>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<11>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<5>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<10>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<16>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<24>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<2>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<14>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<29>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<0>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<13>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<8>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<17>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<25>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<30>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<26>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<4>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<7>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<19>.
WARNING:Xst:2170 - Unit ALU1 : the following signal(s) form a combinatorial loop: out<15>.

Optimizing unit <ALU1> ...

Optimizing unit <IEEE> ...
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_22> of sequential type is unconnected in block <ALU1>.
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_21> of sequential type is unconnected in block <ALU1>.
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_20> of sequential type is unconnected in block <ALU1>.
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_19> of sequential type is unconnected in block <ALU1>.
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_18> of sequential type is unconnected in block <ALU1>.
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_17> of sequential type is unconnected in block <ALU1>.
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_16> of sequential type is unconnected in block <ALU1>.
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_15> of sequential type is unconnected in block <ALU1>.
WARNING:Xst:2677 - Node <ins_IEEE/mantissa_14> of sequential type is unconnected in block <ALU1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU1, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU1.ngr
Top Level Output File Name         : ALU1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 245
#      GND                         : 1
#      LUT2                        : 25
#      LUT3                        : 40
#      LUT4                        : 119
#      MUXCY                       : 17
#      MUXF5                       : 23
#      VCC                         : 1
#      XORCY                       : 19
# IO Buffers                       : 52
#      IBUF                        : 18
#      OBUF                        : 34
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250eft256-5 

 Number of Slices:                      107  out of   2448     4%  
 Number of 4 input LUTs:                184  out of   4896     3%  
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of    172    30%  
 Number of MULT18X18SIOs:                 1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 16.273ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7558 / 34
-------------------------------------------------------------------------
Delay:               16.273ns (Levels of Logic = 12)
  Source:            in1<1> (PAD)
  Destination:       balance (PAD)

  Data Path: in1<1> to balance
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.106   1.223  in1_1_IBUF (in1_1_IBUF)
     LUT4:I0->O            1   0.612   0.387  ins_max/out_cmp_gt00001 (ins_max/out_cmp_gt00001)
     LUT3:I2->O            1   0.612   0.357  ins_max/out_cmp_gt0000262_SW0_SW0 (N98)
     MUXF5:S->O            9   0.641   0.849  ins_max/out_cmp_gt0000262_f5 (ins_max/out_cmp_gt0000)
     LUT4:I0->O           30   0.612   1.102  _old_out_2<6>1 (N8)
     LUT3:I2->O            4   0.612   0.651  _old_out_2<10>1 (out_10_OBUF)
     LUT4:I0->O            1   0.612   0.000  balance28_SW01 (balance28_SW0)
     MUXF5:I1->O           1   0.278   0.360  balance28_SW0_f5 (N94)
     LUT4:I3->O            1   0.612   0.387  balance28 (balance28)
     LUT4:I2->O            1   0.612   0.509  balance47 (balance47)
     LUT4:I0->O            1   0.612   0.357  balance130 (balance_OBUF)
     OBUF:I->O                 3.169          balance_OBUF (balance)
    ----------------------------------------
    Total                     16.273ns (10.090ns logic, 6.183ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.45 secs
 
--> 

Total memory usage is 312488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    1 (   0 filtered)

