// Seed: 2807574416
module module_0 (
    input  tri1 id_0,
    output tri1 id_1
);
  wire id_3, id_4, id_5;
  wand  id_6;
  wire  id_7;
  wire  id_8;
  uwire id_9;
  assign id_6 = id_0 - id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output tri id_2,
    output wand id_3
    , id_6,
    input tri1 id_4
);
  wire id_7;
  wire id_8;
  assign id_3 = id_6;
  module_0(
      id_6, id_6
  ); id_9(
      .id_0(1), .id_1(1)
  );
endmodule
