From vireshk  Fri Apr  8 08:43:22 2022
Delivered-To: viresh.kumar@linaro.org
Received: from pop.gmail.com [142.251.10.109] 	by vireshk-i7 with POP3 (fetchmail-6.4.2) 	for <vireshk@localhost> (single-drop); Fri, 08 Apr 2022 08:43:22 +0530 (IST)
Received: by 2002:a5e:d709:0:0:0:0:0 with SMTP id v9csp850189iom;         Thu, 7 Apr 2022 13:09:25 -0700 (PDT)
X-Received: by 2002:a2e:bf05:0:b0:247:b233:cfba with SMTP id c5-20020a2ebf05000000b00247b233cfbamr9481885ljr.131.1649362165520;         Thu, 07 Apr 2022 13:09:25 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1649362165; cv=none;         d=google.com; s=arc-20160816;         b=ROydlmPlFMKBlfzQJEAD4fP+K4vAo2j1D0dg1ORFZIGZcY6eH+W7DWM973TlwvldO7          qS99nT0IqhQ6gq9vZel7fXCXwtZGkpbbDbjOl2SQuS/73/DlZfMuM6pCB6WowApLRQDY          qsY90FhGWEi9Of0oje1EzrxtEkrl1oNBSPlzsdZNi3wDFi7GYoN8JNJo8EbDEajDGXm4          xGKSvRwyhPnDQ7of37RLT4kuMl0OGj9GlVTTOQfthIdhpPI1YpCCRHD3hkMR7u9W66fi          YDde+HtEuwBHVrMhyoHygQDmEYP8R3vsB9uFyNZeMDldh7QWGsA69Yu9wiCds2daWybb          JXPQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;         h=content-transfer-encoding:mime-version:message-id:date:subject:cc          :to:from:dkim-signature;         bh=huurU9WHq5dIUzhYwjsLBcK95YDkjjO/5/wQyYMjeE0=;         b=hSgot2hhHjR79bNrA+fXHs+cZ0cgah45HahcFDUa/sRbf0NcM2mwMFFnM6GO+SGddL          dvsvCxUYLA31zNBQmw5msY4kY7jZwqOIRcYAwz27UrtRmKZbIBiuUg//W433D9c1bE+k          F6TARp8K3WbmHbENmTNlNbkw+XsNKXNpoe6ZTo/nlC3k1oEAohM4wOhlx3DB3eqdS1JY          CH4rzrcsxI0b1kwM3paH6rvTy9W+a0YqwSQnBKsNCKGbiHSOi5U2Lib6ceWFw9LLWti0          SPRV8DdFt1VZgrSuKMm3GbA4FYSK6obt7JMStWnH0FIbtOYm7SE+uhUOb0Th6Bho60pI          m4ow==
ARC-Authentication-Results: i=1; mx.google.com;        dkim=pass header.i=@linaro.org header.s=google header.b="kO/JnDUY";        spf=pass (google.com: domain of vladimir.zapolskiy@linaro.org designates 209.85.220.41 as permitted sender) smtp.mailfrom=vladimir.zapolskiy@linaro.org;        dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Return-Path: <vladimir.zapolskiy@linaro.org>
Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41])         by mx.google.com with SMTPS id c1-20020a05651c014100b0024980bec467sor9459093ljd.62.2022.04.07.13.09.25         for <viresh.kumar@linaro.org>         (Google Transport Security);         Thu, 07 Apr 2022 13:09:25 -0700 (PDT)
Received-SPF: pass (google.com: domain of vladimir.zapolskiy@linaro.org designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41;
Authentication-Results: mx.google.com;        dkim=pass header.i=@linaro.org header.s=google header.b="kO/JnDUY";        spf=pass (google.com: domain of vladimir.zapolskiy@linaro.org designates 209.85.220.41 as permitted sender) smtp.mailfrom=vladimir.zapolskiy@linaro.org;        dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;         d=linaro.org; s=google;         h=from:to:cc:subject:date:message-id:mime-version          :content-transfer-encoding;         bh=huurU9WHq5dIUzhYwjsLBcK95YDkjjO/5/wQyYMjeE0=;         b=kO/JnDUYAxj6xJQ8ecKfBGbwdBTZf0VtsMSfVR4GgCzwqeQAuj/fuMEV1eUPRTTU8m          fpBcSKb15i6oHcgkLrkb6oXEXSbQwdfXl0pYKhJVZKMB92XHF5041k6usIFUZ4NUHLiB          Kg+WBvxUfy7ZaLmyzLG7vgfFb9AiEpXtACH79HXnk+0sreU54Ogrc5NQ6aMfrhvxkj0f          0WrDOt9PPfLJm1HZnumUvZM0TMEBCStdSIMWWpZM66Wq4pYHQe1TGlSsA1TpVZ1z7f8L          9KoNmrwTA1cOHDDt3ttzbTJB1QhvdmAIx+bSt+6neBgYwoLdhKYvJ6lsPinelzdPhZU/          IKfw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;         d=1e100.net; s=20210112;         h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version          :content-transfer-encoding;         bh=huurU9WHq5dIUzhYwjsLBcK95YDkjjO/5/wQyYMjeE0=;         b=MabUxAUovzxWcpKH0AoiaLX1E3C8/TDQ0coqwg++VtLHWsaiol+CAO5upcFBnPj1ZN          oMtT/WEDPH8xthBSaT/8vjwIern1uEmdcoby28qnWYxCZgTzmq1FN8/V2A+amIEsFoRX          oH+fux04J2DGnFCmah0fEidpazWhKX8OuHIJk4lFar37u7CjbHU4pnXubea5Hrz/bUrU          TeXMFPbgF7E9ABpQpfDF/xhyWpvwTVPyl7pJN4wKwgN3yob+JLiXGz70xzTnTZXH/r+1          rK8VsxYv9GuGk3RHesIwKEkjJTSe0Pc6k+kUayldZeYIu5AmCtG18QcNL+cNmdsV/ius          VF7A==
X-Gm-Message-State: AOAM531KP6E5Vx56HkDJGVZhBTmAkZruCkt9V/EBXTsMyRG2ptfjYa8H 	4lTH57R3GOcDwwQD3KPQRBnNcqYdFB0gOUM/BB0=
X-Google-Smtp-Source: ABdhPJwNWLdCX26Ydac0jFMKPK9+xiyVwaofEqq42dG1ejfsoS9u924482KEYqhtAjolj85YHmTE5A==
X-Received: by 2002:a05:651c:a07:b0:249:922b:163 with SMTP id k7-20020a05651c0a0700b00249922b0163mr9655748ljq.179.1649362165071;         Thu, 07 Apr 2022 13:09:25 -0700 (PDT)
Return-Path: <vladimir.zapolskiy@linaro.org>
Received: from localhost.localdomain (88-113-46-102.elisa-laajakaista.fi. [88.113.46.102])         by smtp.gmail.com with ESMTPSA id p17-20020a19f111000000b0044a6522f9acsm2251298lfh.135.2022.04.07.13.09.23         (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);         Thu, 07 Apr 2022 13:09:24 -0700 (PDT)
From: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>
To: Viresh Kumar <viresh.kumar@linaro.org>, 	"Rafael J. Wysocki" <rafael@kernel.org>
Cc: Bjorn Andersson <bjorn.andersson@linaro.org>, 	Andy Gross <agross@kernel.org>, 	linux-arm-msm@vger.kernel.org, 	linux-pm@vger.kernel.org
Subject: [PATCH v3] cpufreq: qcom-cpufreq-hw: Clear dcvs interrupts
Date: Thu,  7 Apr 2022 23:09:19 +0300
Message-Id: <20220407200919.3054189-1-vladimir.zapolskiy@linaro.org>
X-Mailer: git-send-email 2.33.0
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Label: apply
Status: RO
Content-Length: 1944
Lines: 62

It's noted that dcvs interrupts are not self-clearing, thus an interrupt
handler runs constantly, which leads to a severe regression in runtime.
To fix the problem an explicit write to clear interrupt register is
required, note that on OSM platforms the register may not be present.

Fixes: 275157b367f4 ("cpufreq: qcom-cpufreq-hw: Add dcvs interrupt support")
Signed-off-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>
---
Changes from v2 to v3:
* split the change from the series and returned to v1 state of the fix
  by removing a minor optimization
* added a check for non-zero reg_intr_clr value before writel

Changes from v1 to v2:
* added a check for pending interrupt status before its handling

 drivers/cpufreq/qcom-cpufreq-hw.c | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/drivers/cpufreq/qcom-cpufreq-hw.c b/drivers/cpufreq/qcom-cpufreq-hw.c
index 0ec18e1589dc..0253731d6d25 100644
--- a/drivers/cpufreq/qcom-cpufreq-hw.c
+++ b/drivers/cpufreq/qcom-cpufreq-hw.c
@@ -24,6 +24,8 @@
 #define CLK_HW_DIV			2
 #define LUT_TURBO_IND			1
 
+#define GT_IRQ_STATUS			BIT(2)
+
 #define HZ_PER_KHZ			1000
 
 struct qcom_cpufreq_soc_data {
@@ -32,6 +34,7 @@ struct qcom_cpufreq_soc_data {
 	u32 reg_dcvs_ctrl;
 	u32 reg_freq_lut;
 	u32 reg_volt_lut;
+	u32 reg_intr_clr;
 	u32 reg_current_vote;
 	u32 reg_perf_state;
 	u8 lut_row_size;
@@ -360,6 +363,10 @@ static irqreturn_t qcom_lmh_dcvs_handle_irq(int irq, void *data)
 	disable_irq_nosync(c_data->throttle_irq);
 	schedule_delayed_work(&c_data->throttle_work, 0);
 
+	if (c_data->soc_data->reg_intr_clr)
+		writel_relaxed(GT_IRQ_STATUS,
+			       c_data->base + c_data->soc_data->reg_intr_clr);
+
 	return IRQ_HANDLED;
 }
 
@@ -379,6 +386,7 @@ static const struct qcom_cpufreq_soc_data epss_soc_data = {
 	.reg_dcvs_ctrl = 0xb0,
 	.reg_freq_lut = 0x100,
 	.reg_volt_lut = 0x200,
+	.reg_intr_clr = 0x308,
 	.reg_perf_state = 0x320,
 	.lut_row_size = 4,
 };
-- 
2.33.0

