$date
	Tue Oct 17 17:40:17 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testregister $end
$scope module reg_1bit $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # wrenable $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
1"
1!
$end
#5000
0"
#10000
1"
#15000
0"
#20000
0!
#30000
0$
1!
#40000
0!
#50000
1!
#55000
