 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date:  1-14-2023,  6:49AM
Device Used: XC95108-7-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
74 /108 ( 69%) 390 /540  ( 72%) 165/216 ( 76%)   41 /108 ( 38%) 57 /81  ( 70%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          10/18       25/36       25          80/90       4/14
FB2          13/18       30/36       30          72/90       4/14
FB3          12/18       27/36       43          56/90       8/14
FB4          14/18       30/36       30          73/90       4/13
FB5          14/18       30/36       30          77/90       7/13
FB6          11/18       23/36       23          32/90       9/13
             -----       -----                   -----       -----     
             74/108     165/216                 390/540     36/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'SYSCLK_EXT' mapped onto global clock net GCK1.
The complement of 'nAS_EXT' mapped onto global clock net GCK2.
Global output enable net(s) unused.
The complement of 'nRESET_EXT' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   18          18    |  I/O              :    54      75
Output        :   24          24    |  GCK/IO           :     2       3
Bidirectional :   12          12    |  GTS/IO           :     0       2
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     57          57

** Power Data **

There are 74 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
WARNING:Cpld:945 - The component 'XLXI_14' has no outputs and will be deleted.
WARNING:Cpld:945 - The component 'XLXI_19' has no outputs and will be deleted.
WARNING:Cpld:945 - The component 'XLXI_33' has no outputs and will be deleted.
WARNING:Cpld:945 - The component 'XLXI_35' has no outputs and will be deleted.
WARNING:Cpld:945 - The component 'XLXI_39' has no outputs and will be deleted.
WARNING:Cpld:945 - The component 'XLXI_41' has no outputs and will be deleted.
WARNING:Cpld:944 - The component 'XLXI_47' has no inputs and will be deleted.
WARNING:Cpld:944 - The component 'XLXI_48' has no inputs and will be deleted.
WARNING:Cpld:936 - The output buffer 'XLXI_45' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'XLXI_44' is missing an input and will be
   deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<8>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<9>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<15>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<14>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<13>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<12>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<7>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<19>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<18>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<17>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<16>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nDS_EXT'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nOCS_EXT'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nRMC_EXT'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nCIOUT_EXT'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nCBREQ_EXT'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 36 Outputs **

Signal                                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                    Pts   Inps          No.  Type    Use     Mode Rate State
n68230CS                                1     13    FB1_4   19   I/O     O       STD  FAST 
nIOCS0                                  1     13    FB1_8   17   I/O     O       STD  FAST 
nIOCS1                                  1     13    FB1_11  20   I/O     O       STD  FAST 
nR68561CS                               1     13    FB1_15  25   I/O     O       STD  FAST 
LLD                                     4     5     FB2_2   96   I/O     O       STD  FAST 
XLXN_103                                2     5     FB2_6   1    I/O     I/O     STD  FAST RESET
nFLASHCS                                1     10    FB2_12  8    I/O     O       STD  FAST 
nRAMCS                                  1     11    FB2_16  11   I/O     O       STD  FAST 
D_EXT<0>                                2     17    FB3_2   29   I/O     I/O     STD  SLOW 
D_EXT<1>                                2     17    FB3_5   32   I/O     I/O     STD  SLOW 
D_EXT<2>                                2     17    FB3_6   33   I/O     I/O     STD  SLOW 
D_EXT<3>                                2     17    FB3_9   36   I/O     I/O     STD  SLOW 
D_EXT<4>                                2     17    FB3_12  39   I/O     I/O     STD  SLOW 
D_EXT<5>                                2     17    FB3_14  40   I/O     I/O     STD  SLOW 
D_EXT<6>                                2     17    FB3_16  42   I/O     I/O     STD  SLOW 
D_EXT<7>                                2     17    FB3_17  49   I/O     I/O     STD  SLOW 
nBOOTCS                                 2     14    FB4_2   81   I/O     O       STD  FAST 
UD                                      1     2     FB4_5   85   I/O     O       STD  FAST 
WRUU                                    1     3     FB4_9   89   I/O     O       STD  FAST 
nIOSEL                                  1     9     FB4_14  93   I/O     O       STD  FAST 
WRLL                                    4     5     FB5_2   50   I/O     O       STD  FAST 
WRLM                                    4     5     FB5_5   53   I/O     O       STD  FAST 
LMD                                     3     5     FB5_8   55   I/O     O       STD  FAST 
WRUM                                    3     5     FB5_11  58   I/O     O       STD  FAST 
UMD                                     2     5     FB5_14  61   I/O     O       STD  FAST 
UUD                                     2     3     FB5_16  59   I/O     O       STD  FAST 
LD                                      1     4     FB5_17  64   I/O     O       STD  FAST 
XLXN_101                                2     3     FB6_2   65   I/O     I/O     STD  FAST RESET
XLXN_102                                2     4     FB6_3   66   I/O     I/O     STD  FAST RESET
RDLL                                    1     1     FB6_5   67   I/O     O       STD  FAST 
RDLM                                    1     1     FB6_6   68   I/O     O       STD  FAST 
RDUM                                    1     1     FB6_8   70   I/O     O       STD  FAST 
RDUU                                    1     1     FB6_9   71   I/O     O       STD  FAST 
XLXN_104                                1     5     FB6_11  72   I/O     O       STD  FAST 
XLXN_105                                1     4     FB6_12  74   I/O     O       STD  FAST 
XLXN_100                                2     2     FB6_14  76   I/O     I/O     STD  FAST RESET

** 38 Buried Nodes **

Signal                                  Total Total Loc     Pwr  Reg Init
Name                                    Pts   Inps          Mode State
DO<4>\$WA0                              18    18    FB1_3   STD  RESET
DO<5>\$WA1                              18    18    FB1_7   STD  RESET
REG1<7>                                 2     18    FB1_9   STD  RESET
REG0<7>                                 2     18    FB1_10  STD  RESET
DO<5>\$WA0                              18    18    FB1_13  STD  RESET
DO<4>\$WA1                              18    18    FB1_17  STD  RESET
DO<1>\$WA0                              18    18    FB2_1   STD  RESET
XLXI_158/boot_cycle_count_reg<0>        1     1     FB2_3   STD  RESET
XLXI_158/boot_cycle_count_reg<1>        1     2     FB2_5   STD  RESET
REG1<2>                                 2     18    FB2_7   STD  RESET
REG1<1>                                 2     18    FB2_8   STD  RESET
DO<2>\$WA0                              18    18    FB2_10  STD  RESET
REG0<2>                                 2     18    FB2_13  STD  RESET
DO<1>\$WA1                              18    18    FB2_15  STD  RESET
REG0<1>                                 2     18    FB2_17  STD  RESET
DO<0>\$WA0                              18    18    FB3_1   STD  RESET
DO<0>\$WA1                              18    18    FB3_11  STD  RESET
REG1<0>                                 2     18    FB3_13  STD  RESET
REG0<0>                                 2     18    FB3_15  STD  RESET
DO<2>\$WA1                              18    18    FB4_1   STD  RESET
REG1<5>                                 2     18    FB4_4   STD  RESET
REG1<4>                                 2     18    FB4_6   STD  RESET
DO<3>\$WA1                              18    18    FB4_8   STD  RESET
REG1<3>                                 2     18    FB4_10  STD  RESET
REG0<6>                                 2     18    FB4_11  STD  RESET
DO<3>\$WA0                              18    18    FB4_13  STD  RESET
REG0<5>                                 2     18    FB4_15  STD  RESET
REG0<4>                                 2     18    FB4_16  STD  RESET
REG0<3>                                 2     18    FB4_17  STD  RESET
XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT  1     2     FB5_4   STD  
DO<7>\$WA1                              18    18    FB5_7   STD  RESET
XLXI_158/boot_in_progress               1     5     FB5_9   STD  RESET
XLXI_158/boot_cycle_count_reg<3>        1     4     FB5_10  STD  RESET
DO<7>\$WA0                              18    18    FB5_13  STD  RESET
XLXI_158/boot_cycle_count_reg<2>        1     3     FB5_15  STD  RESET
DO<6>\$WA1                              18    18    FB5_18  STD  RESET
REG1<6>                                 2     18    FB6_16  STD  RESET
DO<6>\$WA0                              18    18    FB6_18  STD  RESET

** 21 Inputs **

Signal                                  Loc     Pin  Pin     Pin     
Name                                            No.  Type    Use     
SIZ_0                                   FB1_2   13   I/O     I
SIZ_1                                   FB1_3   14   I/O     I
RnW                                     FB1_5   15   I/O     I
A_EXT<20>                               FB1_6   16   I/O     I
SYSCLK_EXT                              FB1_12  22~  GCK/I/O GCK
nAS_EXT                                 FB1_14  23~  GCK/I/O GCK/I
A_EXT<30>                               FB1_17  28   I/O     I
A_EXT<25>                               FB2_3   97   I/O     I
nRESET_EXT                              FB2_5   99   GSR/I/O GSR/I
A_EXT<31>                               FB2_17  12   I/O     I
A_EXT<22>                               FB3_3   30   I/O     I
nECS_EXT                                FB3_8   35   I/O     I
A_EXT<21>                               FB3_11  37   I/O     I
A_EXT<28>                               FB4_11  90   I/O     I
A_EXT<1>                                FB4_12  91   I/O     I
A_EXT<23>                               FB4_15  94   I/O     I
A_EXT<26>                               FB4_17  95   I/O     I
A_EXT<29>                               FB5_3   52   I/O     I
A_EXT<27>                               FB5_9   56   I/O     I
A_EXT<0>                                FB6_15  77   I/O     I
A_EXT<24>                               FB6_17  78   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               25/11
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/4   1     FB1_1         (b)     (b)
(unused)              0       0   \/5   0     FB1_2   13    I/O     I
DO<4>\$WA0           18      13<-   0   0     FB1_3   14    I/O     I
n68230CS              1       0   /\4   0     FB1_4   19    I/O     O
(unused)              0       0   \/3   2     FB1_5   15    I/O     I
(unused)              0       0   \/5   0     FB1_6   16    I/O     I
DO<5>\$WA1           18      13<-   0   0     FB1_7         (b)     (b)
nIOCS0                1       1<- /\5   0     FB1_8   17    I/O     O
REG1<7>               2       0   /\1   2     FB1_9   18    I/O     (b)
REG0<7>               2       0     0   3     FB1_10  24    I/O     (b)
nIOCS1                1       0   \/3   1     FB1_11  20    I/O     O
(unused)              0       0   \/5   0     FB1_12  22    GCK/I/O GCK
DO<5>\$WA0           18      13<-   0   0     FB1_13        (b)     (b)
(unused)              0       0   /\5   0     FB1_14  23    GCK/I/O GCK/I
nR68561CS             1       0   \/3   1     FB1_15  25    I/O     O
(unused)              0       0   \/5   0     FB1_16  27    GCK/I/O (b)
DO<4>\$WA1           18      13<-   0   0     FB1_17  28    I/O     I
(unused)              0       0   /\5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          10: A_EXT<27>         18: RnW 
  2: A_EXT<1>          11: A_EXT<28>         19: REG0<4> 
  3: A_EXT<20>         12: A_EXT<29>         20: REG0<5> 
  4: A_EXT<21>         13: A_EXT<30>         21: REG0<7>.LFBK 
  5: A_EXT<22>         14: A_EXT<31>         22: REG1<4> 
  6: A_EXT<23>         15: D_EXT<4>.PIN      23: REG1<5> 
  7: A_EXT<24>         16: D_EXT<5>.PIN      24: REG1<7>.LFBK 
  8: A_EXT<25>         17: D_EXT<7>.PIN      25: nAS_EXT 
  9: A_EXT<26>        

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
DO<4>\$WA0           XXXXXXXXXXXXXXX..X...X..X............... 18      18
n68230CS             ..XXXXXXXXXXXX..........X............... 13      13
DO<5>\$WA1           XXXXXXXXXXXXXX.X.X.X....X............... 18      18
nIOCS0               ..XXXXXXXXXXXX..........X............... 13      13
REG1<7>              XXXXXXXXXXXXXX..XX.....XX............... 18      18
REG0<7>              XXXXXXXXXXXXXX..XX..X...X............... 18      18
nIOCS1               ..XXXXXXXXXXXX..........X............... 13      13
DO<5>\$WA0           XXXXXXXXXXXXXX.X.X....X.X............... 18      18
nR68561CS            ..XXXXXXXXXXXX..........X............... 13      13
DO<4>\$WA1           XXXXXXXXXXXXXXX..XX.....X............... 18      18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DO<1>\$WA0           18      13<-   0   0     FB2_1         (b)     (b)
LLD                   4       4<- /\5   0     FB2_2   96    I/O     O
XLXI_158/boot_cycle_count_reg<0>
                      1       0   /\4   0     FB2_3   97    I/O     I
(unused)              0       0     0   5     FB2_4   2     I/O     
XLXI_158/boot_cycle_count_reg<1>
                      1       0     0   4     FB2_5   99    GSR/I/O GSR/I
XLXN_103              2       0     0   3     FB2_6   1     I/O     I/O
REG1<2>               2       0     0   3     FB2_7         (b)     (b)
REG1<1>               2       0   \/3   0     FB2_8   3     GTS/I/O (b)
(unused)              0       0   \/5   0     FB2_9   4     GTS/I/O (b)
DO<2>\$WA0           18      13<-   0   0     FB2_10  7     I/O     (b)
(unused)              0       0   /\5   0     FB2_11  6     I/O     (b)
nFLASHCS              1       0   \/1   3     FB2_12  8     I/O     O
REG0<2>               2       1<- \/4   0     FB2_13        (b)     (b)
(unused)              0       0   \/5   0     FB2_14  9     I/O     (b)
DO<1>\$WA1           18      13<-   0   0     FB2_15  10    I/O     (b)
nRAMCS                1       0   /\4   0     FB2_16  11    I/O     O
REG0<1>               2       0   \/3   0     FB2_17  12    I/O     I
(unused)              0       0   \/5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          11: A_EXT<28>         21: REG1<2>.LFBK 
  2: A_EXT<1>          12: A_EXT<29>         22: SIZ_0 
  3: A_EXT<20>         13: A_EXT<30>         23: SIZ_1 
  4: A_EXT<21>         14: A_EXT<31>         24: XLXI_158/boot_cycle_count_reg<0>.LFBK 
  5: A_EXT<22>         15: D_EXT<1>.PIN      25: XLXI_158/boot_in_progress 
  6: A_EXT<23>         16: D_EXT<2>.PIN      26: XLXN_100.PIN 
  7: A_EXT<24>         17: RnW               27: XLXN_101.PIN 
  8: A_EXT<25>         18: REG0<1>.LFBK      28: XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT 
  9: A_EXT<26>         19: REG0<2>.LFBK      29: XLXN_102.PIN 
 10: A_EXT<27>         20: REG1<1>.LFBK      30: nAS_EXT 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
DO<1>\$WA0           XXXXXXXXXXXXXXX.X..X.........X.......... 18      18
LLD                  XX..............X....XX................. 5       5
XLXI_158/boot_cycle_count_reg<0> 
                     ........................X............... 1       1
XLXI_158/boot_cycle_count_reg<1> 
                     .......................XX............... 2       2
XLXN_103             .........................XXXXX.......... 5       5
REG1<2>              XXXXXXXXXXXXXX.XX...X........X.......... 18      18
REG1<1>              XXXXXXXXXXXXXXX.X..X.........X.......... 18      18
DO<2>\$WA0           XXXXXXXXXXXXXX.XX...X........X.......... 18      18
nFLASHCS             .....XXXXXXXXX...............X.......... 10      10
REG0<2>              XXXXXXXXXXXXXX.XX.X..........X.......... 18      18
DO<1>\$WA1           XXXXXXXXXXXXXXX.XX...........X.......... 18      18
nRAMCS               .....XXXXXXXXX..........X....X.......... 11      11
REG0<1>              XXXXXXXXXXXXXXX.XX...........X.......... 18      18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               27/9
Number of signals used by logic mapping into function block:  43
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DO<0>\$WA0           18      13<-   0   0     FB3_1         (b)     (b)
D_EXT<0>              2       1<- /\4   0     FB3_2   29    I/O     I/O
(unused)              0       0   /\1   4     FB3_3   30    I/O     I
(unused)              0       0     0   5     FB3_4   34    I/O     
D_EXT<1>              2       0     0   3     FB3_5   32    I/O     I/O
D_EXT<2>              2       0     0   3     FB3_6   33    I/O     I/O
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0   \/1   4     FB3_8   35    I/O     I
D_EXT<3>              2       1<- \/4   0     FB3_9   36    I/O     I/O
(unused)              0       0   \/5   0     FB3_10  43    I/O     (b)
DO<0>\$WA1           18      13<-   0   0     FB3_11  37    I/O     I
D_EXT<4>              2       1<- /\4   0     FB3_12  39    I/O     I/O
REG1<0>               2       0   /\1   2     FB3_13        (b)     (b)
D_EXT<5>              2       0     0   3     FB3_14  40    I/O     I/O
REG0<0>               2       0     0   3     FB3_15  41    I/O     (b)
D_EXT<6>              2       0   \/1   2     FB3_16  42    I/O     I/O
D_EXT<7>              2       1<- \/4   0     FB3_17  49    I/O     I/O
(unused)              0       0   \/5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          16: DO<0>             30: DO<4>\$WA1 
  2: A_EXT<1>          17: DO<0>\$WA0        31: DO<5> 
  3: A_EXT<20>         18: DO<0>\$WA1        32: DO<5>\$WA0 
  4: A_EXT<21>         19: DO<1>             33: DO<5>\$WA1 
  5: A_EXT<22>         20: DO<1>\$WA0        34: DO<6> 
  6: A_EXT<23>         21: DO<1>\$WA1        35: DO<6>\$WA0 
  7: A_EXT<24>         22: DO<2>             36: DO<6>\$WA1 
  8: A_EXT<25>         23: DO<2>\$WA0        37: DO<7> 
  9: A_EXT<26>         24: DO<2>\$WA1        38: DO<7>\$WA0 
 10: A_EXT<27>         25: DO<3>             39: DO<7>\$WA1 
 11: A_EXT<28>         26: DO<3>\$WA0        40: RnW 
 12: A_EXT<29>         27: DO<3>\$WA1        41: REG0<0>.LFBK 
 13: A_EXT<30>         28: DO<4>             42: REG1<0>.LFBK 
 14: A_EXT<31>         29: DO<4>\$WA0        43: nAS_EXT 
 15: D_EXT<0>.PIN     

Signal                        1         2         3         4         5 Signals FB
Name                0----+----0----+----0----+----0----+----0----+----0 Used    Inputs
DO<0>\$WA0           XXXXXXXXXXXXXXX........................X.XX....... 18      18
D_EXT<0>             ..XXXXXXXXXXXX.XXX.....................X..X....... 17      17
D_EXT<1>             ..XXXXXXXXXXXX....X@@..................X..X....... 17      15
D_EXT<2>             ..XXXXXXXXXXXX.......X@@...............X..X....... 17      15
D_EXT<3>             ..XXXXXXXXXXXX..........XXX............X..X....... 17      17
DO<0>\$WA1           XXXXXXXXXXXXXXX........................XX.X....... 18      18
D_EXT<4>             ..XXXXXXXXXXXX.............XXX.........X..X....... 17      17
REG1<0>              XXXXXXXXXXXXXXX........................X.XX....... 18      18
D_EXT<5>             ..XXXXXXXXXXXX................X@@......X..X....... 17      15
REG0<0>              XXXXXXXXXXXXXXX........................XX.X....... 18      18
D_EXT<6>             ..XXXXXXXXXXXX...................X@@...X..X....... 17      15
D_EXT<7>             ..XXXXXXXXXXXX......................XXXX..X....... 17      17
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DO<2>\$WA1           18      13<-   0   0     FB4_1         (b)     (b)
nBOOTCS               2       2<- /\5   0     FB4_2   81    I/O     O
(unused)              0       0   /\2   3     FB4_3   82    I/O     (b)
REG1<5>               2       0     0   3     FB4_4   80    I/O     (b)
UD                    1       0     0   4     FB4_5   85    I/O     O
REG1<4>               2       0   \/3   0     FB4_6   86    I/O     (b)
(unused)              0       0   \/5   0     FB4_7         (b)     (b)
DO<3>\$WA1           18      13<-   0   0     FB4_8   87    I/O     (b)
WRUU                  1       1<- /\5   0     FB4_9   89    I/O     O
REG1<3>               2       0   /\1   2     FB4_10        (b)     (b)
REG0<6>               2       0   \/3   0     FB4_11  90    I/O     I
(unused)              0       0   \/5   0     FB4_12  91    I/O     I
DO<3>\$WA0           18      13<-   0   0     FB4_13        (b)     (b)
nIOSEL                1       1<- /\5   0     FB4_14  93    I/O     O
REG0<5>               2       0   /\1   2     FB4_15  94    I/O     I
REG0<4>               2       0     0   3     FB4_16  92    I/O     (b)
REG0<3>               2       0   \/3   0     FB4_17  95    I/O     I
(unused)              0       0   \/5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          11: A_EXT<28>         21: REG0<2> 
  2: A_EXT<1>          12: A_EXT<29>         22: REG0<3>.LFBK 
  3: A_EXT<20>         13: A_EXT<30>         23: REG0<4>.LFBK 
  4: A_EXT<21>         14: A_EXT<31>         24: REG0<5>.LFBK 
  5: A_EXT<22>         15: D_EXT<2>.PIN      25: REG0<6>.LFBK 
  6: A_EXT<23>         16: D_EXT<3>.PIN      26: REG1<3>.LFBK 
  7: A_EXT<24>         17: D_EXT<4>.PIN      27: REG1<4>.LFBK 
  8: A_EXT<25>         18: D_EXT<5>.PIN      28: REG1<5>.LFBK 
  9: A_EXT<26>         19: D_EXT<6>.PIN      29: XLXI_158/boot_in_progress 
 10: A_EXT<27>         20: RnW               30: nAS_EXT 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
DO<2>\$WA1           XXXXXXXXXXXXXXX....XX........X.......... 18      18
nBOOTCS              ..XXXXXXXXXXXX..............XX.......... 14      14
REG1<5>              XXXXXXXXXXXXXX...X.X.......X.X.......... 18      18
UD                   X..................X.................... 2       2
REG1<4>              XXXXXXXXXXXXXX..X..X......X..X.......... 18      18
DO<3>\$WA1           XXXXXXXXXXXXXX.X...X.X.......X.......... 18      18
WRUU                 XX.................X.................... 3       3
REG1<3>              XXXXXXXXXXXXXX.X...X.....X...X.......... 18      18
REG0<6>              XXXXXXXXXXXXXX....XX....X....X.......... 18      18
DO<3>\$WA0           XXXXXXXXXXXXXX.X...X.....X...X.......... 18      18
nIOSEL               ......XXXXXXXX...............X.......... 9       9
REG0<5>              XXXXXXXXXXXXXX...X.X...X.....X.......... 18      18
REG0<4>              XXXXXXXXXXXXXX..X..X..X......X.......... 18      18
REG0<3>              XXXXXXXXXXXXXX.X...X.X.......X.......... 18      18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB5_1         (b)     (b)
WRLL                  4       2<- /\3   0     FB5_2   50    I/O     O
(unused)              0       0   /\2   3     FB5_3   52    I/O     I
XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT
                      1       0   \/2   2     FB5_4   46    I/O     (b)
WRLM                  4       2<- \/3   0     FB5_5   53    I/O     O
(unused)              0       0   \/5   0     FB5_6   54    I/O     (b)
DO<7>\$WA1           18      13<-   0   0     FB5_7         (b)     (b)
LMD                   3       3<- /\5   0     FB5_8   55    I/O     O
XLXI_158/boot_in_progress
                      1       0   /\3   1     FB5_9   56    I/O     I
XLXI_158/boot_cycle_count_reg<3>
                      1       0   \/1   3     FB5_10        (b)     (b)
WRUM                  3       1<- \/3   0     FB5_11  58    I/O     O
(unused)              0       0   \/5   0     FB5_12  60    I/O     (b)
DO<7>\$WA0           18      13<-   0   0     FB5_13        (b)     (b)
UMD                   2       2<- /\5   0     FB5_14  61    I/O     O
XLXI_158/boot_cycle_count_reg<2>
                      1       0   /\2   2     FB5_15  63    I/O     (b)
UUD                   2       0   \/1   2     FB5_16  59    I/O     O
LD                    1       1<- \/5   0     FB5_17  64    I/O     O
DO<6>\$WA1           18      13<-   0   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          11: A_EXT<28>         21: SIZ_0 
  2: A_EXT<1>          12: A_EXT<29>         22: SIZ_1 
  3: A_EXT<20>         13: A_EXT<30>         23: XLXI_158/boot_cycle_count_reg<0> 
  4: A_EXT<21>         14: A_EXT<31>         24: XLXI_158/boot_cycle_count_reg<1> 
  5: A_EXT<22>         15: D_EXT<6>.PIN      25: XLXI_158/boot_cycle_count_reg<2>.LFBK 
  6: A_EXT<23>         16: D_EXT<7>.PIN      26: XLXI_158/boot_cycle_count_reg<3>.LFBK 
  7: A_EXT<24>         17: RnW               27: XLXI_158/boot_in_progress.LFBK 
  8: A_EXT<25>         18: REG0<6>           28: nAS_EXT 
  9: A_EXT<26>         19: REG0<7>           29: nECS_EXT 
 10: A_EXT<27>         20: REG1<7>           30: nRESET_EXT 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
WRLL                 XX..............X...XX.................. 5       5
XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT 
                     ............................XX.......... 2       2
WRLM                 XX..............X...XX.................. 5       5
DO<7>\$WA1           XXXXXXXXXXXXXX.XX.X........X............ 18      18
LMD                  XX..............X...XX.................. 5       5
XLXI_158/boot_in_progress 
                     ......................XXXXX............. 5       5
XLXI_158/boot_cycle_count_reg<3> 
                     ......................XXX.X............. 4       4
WRUM                 XX..............X...XX.................. 5       5
DO<7>\$WA0           XXXXXXXXXXXXXX.XX..X.......X............ 18      18
UMD                  XX..............X...XX.................. 5       5
XLXI_158/boot_cycle_count_reg<2> 
                     ......................XX..X............. 3       3
UUD                  XX..............X....................... 3       3
LD                   X...............X...XX.................. 4       4
DO<6>\$WA1           XXXXXXXXXXXXXXX.XX.........X............ 18      18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               23/13
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB6_1         (b)     (b)
XLXN_101              2       0   /\3   0     FB6_2   65    I/O     I/O
XLXN_102              2       0     0   3     FB6_3   66    I/O     I/O
(unused)              0       0     0   5     FB6_4   73    I/O     
RDLL                  1       0     0   4     FB6_5   67    I/O     O
RDLM                  1       0     0   4     FB6_6   68    I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
RDUM                  1       0     0   4     FB6_8   70    I/O     O
RDUU                  1       0     0   4     FB6_9   71    I/O     O
(unused)              0       0     0   5     FB6_10        (b)     
XLXN_104              1       0     0   4     FB6_11  72    I/O     O
XLXN_105              1       0     0   4     FB6_12  74    I/O     O
(unused)              0       0     0   5     FB6_13        (b)     
XLXN_100              2       0     0   3     FB6_14  76    I/O     I/O
(unused)              0       0     0   5     FB6_15  77    I/O     I
REG1<6>               2       0     0   3     FB6_16  79    I/O     (b)
(unused)              0       0   \/5   0     FB6_17  78    I/O     I
DO<6>\$WA0           18      13<-   0   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>           9: A_EXT<26>         17: REG1<6>.LFBK 
  2: A_EXT<1>          10: A_EXT<27>         18: XLXN_100_OBUF.LFBK 
  3: A_EXT<20>         11: A_EXT<28>         19: XLXN_101_OBUF.LFBK 
  4: A_EXT<21>         12: A_EXT<29>         20: XLXN_102_OBUF.LFBK 
  5: A_EXT<22>         13: A_EXT<30>         21: XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT 
  6: A_EXT<23>         14: A_EXT<31>         22: XLXN_103.PIN 
  7: A_EXT<24>         15: D_EXT<6>.PIN      23: nAS_EXT 
  8: A_EXT<25>         16: RnW              

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
XLXN_101             .................X..X.X................. 3       3
XLXN_102             .................XX.X.X................. 4       4
RDLL                 ...............X........................ 1       1
RDLM                 ...............X........................ 1       1
RDUM                 ...............X........................ 1       1
RDUU                 ...............X........................ 1       1
XLXN_104             .................XXX.XX................. 5       5
XLXN_105             .................XXX.X.................. 4       4
XLXN_100             ....................X.X................. 2       2
REG1<6>              XXXXXXXXXXXXXXXXX.....X................. 18      18
DO<6>\$WA0           XXXXXXXXXXXXXXXXX.....X................. 18      18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_DO0\$WA0: FDCPE port map (DO(0)\$WA0,DO_D(0)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(0)\$WA0 <= ((A_EXT(23) AND REG1(0).LFBK)
	OR (NOT A_EXT(22) AND REG1(0).LFBK)
	OR (A_EXT(21) AND REG1(0).LFBK)
	OR (A_EXT(20) AND REG1(0).LFBK)
	OR (DO(7)$BUF0.EXP)
	OR (NOT A_EXT(28) AND REG1(0).LFBK)
	OR (NOT A_EXT(29) AND REG1(0).LFBK)
	OR (NOT A_EXT(30) AND REG1(0).LFBK)
	OR (NOT A_EXT(31) AND REG1(0).LFBK)
	OR (NOT A_EXT(24) AND REG1(0).LFBK)
	OR (NOT A_EXT(27) AND REG1(0).LFBK)
	OR (NOT A_EXT(26) AND REG1(0).LFBK)
	OR (NOT A_EXT(25) AND REG1(0).LFBK)
	OR (nAS_EXT AND REG1(0).LFBK));

FDCPE_DO0\$WA1: FDCPE port map (DO(0)\$WA1,DO_D(0)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(0)\$WA1 <= ((DO(3)$BUF0.EXP)
	OR (NOT A_EXT(28) AND REG0(0).LFBK)
	OR (NOT A_EXT(29) AND REG0(0).LFBK)
	OR (NOT A_EXT(30) AND REG0(0).LFBK)
	OR (NOT A_EXT(31) AND REG0(0).LFBK)
	OR (NOT A_EXT(24) AND REG0(0).LFBK)
	OR (A_EXT(23) AND REG0(0).LFBK)
	OR (NOT A_EXT(22) AND REG0(0).LFBK)
	OR (A_EXT(21) AND REG0(0).LFBK)
	OR (A_EXT(20) AND REG0(0).LFBK)
	OR (NOT A_EXT(27) AND REG0(0).LFBK)
	OR (NOT A_EXT(26) AND REG0(0).LFBK)
	OR (NOT A_EXT(25) AND REG0(0).LFBK)
	OR (nAS_EXT AND REG0(0).LFBK));

FDCPE_DO1\$WA1: FDCPE port map (DO(1)\$WA1,DO_D(1)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(1)\$WA1 <= ((REG0(2).EXP)
	OR (NOT A_EXT(28) AND REG0(1).LFBK)
	OR (NOT A_EXT(29) AND REG0(1).LFBK)
	OR (NOT A_EXT(30) AND REG0(1).LFBK)
	OR (NOT A_EXT(31) AND REG0(1).LFBK)
	OR (NOT A_EXT(24) AND REG0(1).LFBK)
	OR (A_EXT(23) AND REG0(1).LFBK)
	OR (NOT A_EXT(22) AND REG0(1).LFBK)
	OR (A_EXT(21) AND REG0(1).LFBK)
	OR (A_EXT(20) AND REG0(1).LFBK)
	OR (NOT A_EXT(27) AND REG0(1).LFBK)
	OR (NOT A_EXT(26) AND REG0(1).LFBK)
	OR (NOT A_EXT(25) AND REG0(1).LFBK)
	OR (nAS_EXT AND REG0(1).LFBK));

FDCPE_DO1\$WA0: FDCPE port map (DO(1)\$WA0,DO_D(1)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(1)\$WA0 <= ((A_EXT(23) AND REG1(1).LFBK)
	OR (NOT A_EXT(22) AND REG1(1).LFBK)
	OR (A_EXT(21) AND REG1(1).LFBK)
	OR (A_EXT(20) AND REG1(1).LFBK)
	OR (NOT A_EXT(0) AND REG1(1).LFBK)
	OR (REG0(1).EXP)
	OR (NOT A_EXT(28) AND REG1(1).LFBK)
	OR (NOT A_EXT(29) AND REG1(1).LFBK)
	OR (NOT A_EXT(30) AND REG1(1).LFBK)
	OR (NOT A_EXT(31) AND REG1(1).LFBK)
	OR (NOT A_EXT(24) AND REG1(1).LFBK)
	OR (NOT A_EXT(27) AND REG1(1).LFBK)
	OR (NOT A_EXT(26) AND REG1(1).LFBK)
	OR (NOT A_EXT(25) AND REG1(1).LFBK)
	OR (nAS_EXT AND REG1(1).LFBK));

FDCPE_DO2\$WA1: FDCPE port map (DO(2)\$WA1,DO_D(2)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(2)\$WA1 <= ((A_EXT(23) AND REG0(2))
	OR (NOT A_EXT(22) AND REG0(2))
	OR (A_EXT(21) AND REG0(2))
	OR (A_EXT(20) AND REG0(2))
	OR (A_EXT(0) AND REG0(2))
	OR (REG0(3).EXP)
	OR (NOT A_EXT(28) AND REG0(2))
	OR (NOT A_EXT(29) AND REG0(2))
	OR (NOT A_EXT(30) AND REG0(2))
	OR (NOT A_EXT(31) AND REG0(2))
	OR (REG0(2) AND NOT A_EXT(24))
	OR (NOT A_EXT(27) AND REG0(2))
	OR (NOT A_EXT(26) AND REG0(2))
	OR (NOT A_EXT(25) AND REG0(2))
	OR (nAS_EXT AND REG0(2)));

FDCPE_DO2\$WA0: FDCPE port map (DO(2)\$WA0,DO_D(2)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(2)\$WA0 <= ((REG1(1).EXP)
	OR (NOT A_EXT(28) AND REG1(2).LFBK)
	OR (NOT A_EXT(29) AND REG1(2).LFBK)
	OR (NOT A_EXT(30) AND REG1(2).LFBK)
	OR (NOT A_EXT(31) AND REG1(2).LFBK)
	OR (NOT A_EXT(24) AND REG1(2).LFBK)
	OR (A_EXT(23) AND REG1(2).LFBK)
	OR (NOT A_EXT(22) AND REG1(2).LFBK)
	OR (A_EXT(21) AND REG1(2).LFBK)
	OR (A_EXT(20) AND REG1(2).LFBK)
	OR (NOT A_EXT(0) AND REG1(2).LFBK)
	OR (NOT A_EXT(27) AND REG1(2).LFBK)
	OR (NOT A_EXT(26) AND REG1(2).LFBK)
	OR (NOT A_EXT(25) AND REG1(2).LFBK)
	OR (nAS_EXT AND REG1(2).LFBK));

FDCPE_DO3\$WA1: FDCPE port map (DO(3)\$WA1,DO_D(3)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(3)\$WA1 <= ((REG1(4).EXP)
	OR (NOT A_EXT(28) AND REG0(3).LFBK)
	OR (NOT A_EXT(29) AND REG0(3).LFBK)
	OR (NOT A_EXT(30) AND REG0(3).LFBK)
	OR (NOT A_EXT(31) AND REG0(3).LFBK)
	OR (NOT A_EXT(24) AND REG0(3).LFBK)
	OR (A_EXT(23) AND REG0(3).LFBK)
	OR (NOT A_EXT(22) AND REG0(3).LFBK)
	OR (A_EXT(21) AND REG0(3).LFBK)
	OR (A_EXT(20) AND REG0(3).LFBK)
	OR (A_EXT(0) AND REG0(3).LFBK)
	OR (NOT A_EXT(27) AND REG0(3).LFBK)
	OR (NOT A_EXT(26) AND REG0(3).LFBK)
	OR (NOT A_EXT(25) AND REG0(3).LFBK)
	OR (nAS_EXT AND REG0(3).LFBK));

FDCPE_DO3\$WA0: FDCPE port map (DO(3)\$WA0,DO_D(3)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(3)\$WA0 <= ((REG0(6).EXP)
	OR (NOT A_EXT(28) AND REG1(3).LFBK)
	OR (NOT A_EXT(29) AND REG1(3).LFBK)
	OR (NOT A_EXT(30) AND REG1(3).LFBK)
	OR (NOT A_EXT(31) AND REG1(3).LFBK)
	OR (NOT A_EXT(24) AND REG1(3).LFBK)
	OR (A_EXT(23) AND REG1(3).LFBK)
	OR (NOT A_EXT(22) AND REG1(3).LFBK)
	OR (A_EXT(21) AND REG1(3).LFBK)
	OR (A_EXT(20) AND REG1(3).LFBK)
	OR (NOT A_EXT(0) AND REG1(3).LFBK)
	OR (NOT A_EXT(27) AND REG1(3).LFBK)
	OR (NOT A_EXT(26) AND REG1(3).LFBK)
	OR (NOT A_EXT(25) AND REG1(3).LFBK)
	OR (nAS_EXT AND REG1(3).LFBK));

FDCPE_DO4\$WA1: FDCPE port map (DO(4)\$WA1,DO_D(4)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(4)\$WA1 <= ((nR68561CS_OBUF.EXP)
	OR (NOT A_EXT(28) AND REG0(4))
	OR (NOT A_EXT(29) AND REG0(4))
	OR (NOT A_EXT(30) AND REG0(4))
	OR (NOT A_EXT(31) AND REG0(4))
	OR (REG0(4) AND NOT A_EXT(24))
	OR (A_EXT(23) AND REG0(4))
	OR (NOT A_EXT(22) AND REG0(4))
	OR (A_EXT(21) AND REG0(4))
	OR (A_EXT(20) AND REG0(4))
	OR (A_EXT(0) AND REG0(4))
	OR (NOT A_EXT(27) AND REG0(4))
	OR (NOT A_EXT(26) AND REG0(4))
	OR (NOT A_EXT(25) AND REG0(4))
	OR (nAS_EXT AND REG0(4)));

FDCPE_DO4\$WA0: FDCPE port map (DO(4)\$WA0,DO_D(4)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(4)\$WA0 <= ((EXP0_.EXP)
	OR (NOT A_EXT(28) AND REG1(4))
	OR (NOT A_EXT(29) AND REG1(4))
	OR (NOT A_EXT(30) AND REG1(4))
	OR (NOT A_EXT(31) AND REG1(4))
	OR (REG1(4) AND NOT A_EXT(24))
	OR (A_EXT(23) AND REG1(4))
	OR (NOT A_EXT(22) AND REG1(4))
	OR (A_EXT(21) AND REG1(4))
	OR (A_EXT(20) AND REG1(4))
	OR (NOT A_EXT(27) AND REG1(4))
	OR (NOT A_EXT(26) AND REG1(4))
	OR (NOT A_EXT(25) AND REG1(4))
	OR (nAS_EXT AND REG1(4)));

FDCPE_DO5\$WA1: FDCPE port map (DO(5)\$WA1,DO_D(5)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(5)\$WA1 <= ((EXP2_.EXP)
	OR (NOT A_EXT(28) AND REG0(5))
	OR (NOT A_EXT(29) AND REG0(5))
	OR (NOT A_EXT(30) AND REG0(5))
	OR (NOT A_EXT(31) AND REG0(5))
	OR (REG0(5) AND NOT A_EXT(24))
	OR (A_EXT(23) AND REG0(5))
	OR (NOT A_EXT(22) AND REG0(5))
	OR (A_EXT(21) AND REG0(5))
	OR (A_EXT(20) AND REG0(5))
	OR (A_EXT(0) AND REG0(5))
	OR (NOT A_EXT(27) AND REG0(5))
	OR (NOT A_EXT(26) AND REG0(5))
	OR (NOT A_EXT(25) AND REG0(5))
	OR (nAS_EXT AND REG0(5)));

FDCPE_DO5\$WA0: FDCPE port map (DO(5)\$WA0,DO_D(5)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(5)\$WA0 <= ((nIOCS1_OBUF.EXP)
	OR (NOT A_EXT(28) AND REG1(5))
	OR (NOT A_EXT(29) AND REG1(5))
	OR (NOT A_EXT(30) AND REG1(5))
	OR (NOT A_EXT(31) AND REG1(5))
	OR (REG1(5) AND NOT A_EXT(24))
	OR (A_EXT(23) AND REG1(5))
	OR (NOT A_EXT(22) AND REG1(5))
	OR (A_EXT(21) AND REG1(5))
	OR (A_EXT(20) AND REG1(5))
	OR (NOT A_EXT(0) AND REG1(5))
	OR (NOT A_EXT(27) AND REG1(5))
	OR (NOT A_EXT(26) AND REG1(5))
	OR (NOT A_EXT(25) AND REG1(5))
	OR (nAS_EXT AND REG1(5)));

FDCPE_DO6\$WA0: FDCPE port map (DO(6)\$WA0,DO_D(6)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(6)\$WA0 <= ((XLXN_101_OBUF.EXP)
	OR (A_EXT(23) AND REG1(6).LFBK)
	OR (NOT A_EXT(22) AND REG1(6).LFBK)
	OR (A_EXT(21) AND REG1(6).LFBK)
	OR (A_EXT(20) AND REG1(6).LFBK)
	OR (NOT A_EXT(0) AND REG1(6).LFBK)
	OR (NOT A_EXT(28) AND REG1(6).LFBK)
	OR (NOT A_EXT(29) AND REG1(6).LFBK)
	OR (NOT A_EXT(30) AND REG1(6).LFBK)
	OR (NOT A_EXT(31) AND REG1(6).LFBK)
	OR (NOT A_EXT(24) AND REG1(6).LFBK)
	OR (NOT A_EXT(27) AND REG1(6).LFBK)
	OR (NOT A_EXT(26) AND REG1(6).LFBK)
	OR (NOT A_EXT(25) AND REG1(6).LFBK)
	OR (nAS_EXT AND REG1(6).LFBK));

FDCPE_DO6\$WA1: FDCPE port map (DO(6)\$WA1,DO_D(6)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(6)\$WA1 <= ((WRLL_OBUF.EXP)
	OR (A_EXT(23) AND REG0(6))
	OR (NOT A_EXT(22) AND REG0(6))
	OR (A_EXT(21) AND REG0(6))
	OR (A_EXT(20) AND REG0(6))
	OR (A_EXT(0) AND REG0(6))
	OR (NOT A_EXT(28) AND REG0(6))
	OR (NOT A_EXT(29) AND REG0(6))
	OR (NOT A_EXT(30) AND REG0(6))
	OR (NOT A_EXT(31) AND REG0(6))
	OR (REG0(6) AND NOT A_EXT(24))
	OR (NOT A_EXT(27) AND REG0(6))
	OR (NOT A_EXT(26) AND REG0(6))
	OR (NOT A_EXT(25) AND REG0(6))
	OR (nAS_EXT AND REG0(6)));

FDCPE_DO7\$WA1: FDCPE port map (DO(7)\$WA1,DO_D(7)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(7)\$WA1 <= ((WRLM_OBUF.EXP)
	OR (NOT A_EXT(28) AND REG0(7))
	OR (NOT A_EXT(29) AND REG0(7))
	OR (NOT A_EXT(30) AND REG0(7))
	OR (NOT A_EXT(31) AND REG0(7))
	OR (REG0(7) AND NOT A_EXT(24))
	OR (A_EXT(23) AND REG0(7))
	OR (NOT A_EXT(22) AND REG0(7))
	OR (A_EXT(21) AND REG0(7))
	OR (A_EXT(20) AND REG0(7))
	OR (A_EXT(0) AND REG0(7))
	OR (NOT A_EXT(27) AND REG0(7))
	OR (NOT A_EXT(26) AND REG0(7))
	OR (NOT A_EXT(25) AND REG0(7))
	OR (nAS_EXT AND REG0(7)));

FDCPE_DO7\$WA0: FDCPE port map (DO(7)\$WA0,DO_D(7)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(7)\$WA0 <= ((WRUM_OBUF.EXP)
	OR (NOT A_EXT(28) AND REG1(7))
	OR (NOT A_EXT(29) AND REG1(7))
	OR (NOT A_EXT(30) AND REG1(7))
	OR (NOT A_EXT(31) AND REG1(7))
	OR (REG1(7) AND NOT A_EXT(24))
	OR (A_EXT(23) AND REG1(7))
	OR (NOT A_EXT(22) AND REG1(7))
	OR (A_EXT(21) AND REG1(7))
	OR (A_EXT(20) AND REG1(7))
	OR (NOT A_EXT(0) AND REG1(7))
	OR (NOT A_EXT(27) AND REG1(7))
	OR (NOT A_EXT(26) AND REG1(7))
	OR (NOT A_EXT(25) AND REG1(7))
	OR (nAS_EXT AND REG1(7)));


D_EXT_I(0) <= DO(0);
D_EXT(0) <= D_EXT_I(0) when D_EXT_OE(0) = '1' else 'Z';
D_EXT_OE(0) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(1) <= DO(1);
D_EXT(1) <= D_EXT_I(1) when D_EXT_OE(1) = '1' else 'Z';
D_EXT_OE(1) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(2) <= DO(2);
D_EXT(2) <= D_EXT_I(2) when D_EXT_OE(2) = '1' else 'Z';
D_EXT_OE(2) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(3) <= DO(3);
D_EXT(3) <= D_EXT_I(3) when D_EXT_OE(3) = '1' else 'Z';
D_EXT_OE(3) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(4) <= DO(4);
D_EXT(4) <= D_EXT_I(4) when D_EXT_OE(4) = '1' else 'Z';
D_EXT_OE(4) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(5) <= DO(5);
D_EXT(5) <= D_EXT_I(5) when D_EXT_OE(5) = '1' else 'Z';
D_EXT_OE(5) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(6) <= DO(6);
D_EXT(6) <= D_EXT_I(6) when D_EXT_OE(6) = '1' else 'Z';
D_EXT_OE(6) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(7) <= DO(7);
D_EXT(7) <= D_EXT_I(7) when D_EXT_OE(7) = '1' else 'Z';
D_EXT_OE(7) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));






















































LD <= NOT ((NOT A_EXT(0) AND NOT RnW AND NOT SIZ_1 AND SIZ_0));


LLD <= NOT (((NOT A_EXT(0) AND NOT A_EXT(1) AND NOT RnW AND SIZ_1)
	OR (NOT A_EXT(0) AND NOT RnW AND NOT SIZ_1 AND SIZ_0)
	OR (NOT A_EXT(1) AND NOT RnW AND SIZ_1 AND NOT SIZ_0)
	OR (NOT A_EXT(1) AND NOT RnW AND NOT SIZ_1 AND SIZ_0)));


LMD <= NOT (((A_EXT(0) AND A_EXT(1) AND NOT RnW)
	OR (NOT A_EXT(1) AND NOT RnW AND NOT SIZ_1 AND SIZ_0)
	OR (NOT A_EXT(0) AND NOT A_EXT(1) AND NOT RnW AND SIZ_1 AND NOT SIZ_0)));


RDLL <= RnW;


RDLM <= RnW;


RDUM <= RnW;


RDUU <= RnW;

FTCPE_REG00: FTCPE port map (REG0(0),REG0_T(0),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_T(0) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(0).PIN AND NOT REG0(0).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(0).PIN AND REG0(0).LFBK));

FTCPE_REG01: FTCPE port map (REG0(1),REG0_T(1),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_T(1) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(1).PIN AND NOT REG0(1).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(1).PIN AND REG0(1).LFBK));

FTCPE_REG02: FTCPE port map (REG0(2),REG0_T(2),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_T(2) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(2).PIN AND NOT REG0(2).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(2).PIN AND REG0(2).LFBK));

FTCPE_REG03: FTCPE port map (REG0(3),REG0_T(3),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_T(3) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(3).PIN AND NOT REG0(3).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(3).PIN AND REG0(3).LFBK));

FTCPE_REG04: FTCPE port map (REG0(4),REG0_T(4),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_T(4) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(4).PIN AND NOT REG0(4).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(4).PIN AND REG0(4).LFBK));

FTCPE_REG05: FTCPE port map (REG0(5),REG0_T(5),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_T(5) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(5).PIN AND NOT REG0(5).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(5).PIN AND REG0(5).LFBK));

FTCPE_REG06: FTCPE port map (REG0(6),REG0_T(6),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_T(6) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(6).PIN AND NOT REG0(6).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(6).PIN AND REG0(6).LFBK));

FTCPE_REG07: FTCPE port map (REG0(7),REG0_T(7),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_T(7) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(7).PIN AND NOT REG0(7).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(7).PIN AND REG0(7).LFBK));

FTCPE_REG10: FTCPE port map (REG1(0),REG1_T(0),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_T(0) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(0).PIN AND NOT REG1(0).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(0).PIN AND REG1(0).LFBK));

FTCPE_REG11: FTCPE port map (REG1(1),REG1_T(1),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_T(1) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(1).PIN AND NOT REG1(1).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(1).PIN AND REG1(1).LFBK));

FTCPE_REG12: FTCPE port map (REG1(2),REG1_T(2),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_T(2) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(2).PIN AND NOT REG1(2).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(2).PIN AND REG1(2).LFBK));

FTCPE_REG13: FTCPE port map (REG1(3),REG1_T(3),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_T(3) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(3).PIN AND NOT REG1(3).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(3).PIN AND REG1(3).LFBK));

FTCPE_REG14: FTCPE port map (REG1(4),REG1_T(4),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_T(4) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(4).PIN AND NOT REG1(4).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(4).PIN AND REG1(4).LFBK));

FTCPE_REG15: FTCPE port map (REG1(5),REG1_T(5),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_T(5) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(5).PIN AND NOT REG1(5).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(5).PIN AND REG1(5).LFBK));

FTCPE_REG16: FTCPE port map (REG1(6),REG1_T(6),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_T(6) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(6).PIN AND NOT REG1(6).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(6).PIN AND REG1(6).LFBK));

FTCPE_REG17: FTCPE port map (REG1(7),REG1_T(7),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_T(7) <= ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND D_EXT(7).PIN AND NOT REG1(7).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24) AND NOT D_EXT(7).PIN AND REG1(7).LFBK));


UD <= NOT ((A_EXT(0) AND NOT RnW));


UMD <= NOT (((A_EXT(1) AND NOT RnW)
	OR (NOT A_EXT(0) AND NOT RnW AND NOT SIZ_1 AND SIZ_0)));


UUD <= ((RnW)
	OR (NOT A_EXT(0) AND NOT A_EXT(1)));


WRLL <= ((NOT RnW AND NOT SIZ_1 AND NOT SIZ_0)
	OR (A_EXT(0) AND NOT RnW AND SIZ_1 AND SIZ_0)
	OR (A_EXT(0) AND A_EXT(1) AND NOT RnW)
	OR (A_EXT(1) AND NOT RnW AND SIZ_1));


WRLM <= ((NOT A_EXT(0) AND A_EXT(1) AND NOT RnW)
	OR (A_EXT(0) AND NOT A_EXT(1) AND NOT RnW AND NOT SIZ_0)
	OR (NOT A_EXT(1) AND NOT RnW AND SIZ_1 AND SIZ_0)
	OR (NOT A_EXT(1) AND NOT RnW AND NOT SIZ_1 AND NOT SIZ_0));


WRUM <= ((A_EXT(0) AND NOT A_EXT(1) AND NOT RnW)
	OR (NOT A_EXT(1) AND NOT RnW AND SIZ_1)
	OR (NOT A_EXT(1) AND NOT RnW AND NOT SIZ_0));


WRUU <= (NOT A_EXT(0) AND NOT A_EXT(1) AND NOT RnW);

FTCPE_XLXI_158/boot_cycle_count_reg0: FTCPE port map (XLXI_158/boot_cycle_count_reg(0),XLXI_158/boot_in_progress,NOT nAS_EXT,NOT nRESET_EXT,'0');

FTCPE_XLXI_158/boot_cycle_count_reg1: FTCPE port map (XLXI_158/boot_cycle_count_reg(1),XLXI_158/boot_cycle_count_reg_T(1),NOT nAS_EXT,NOT nRESET_EXT,'0');
XLXI_158/boot_cycle_count_reg_T(1) <= (XLXI_158/boot_in_progress AND 
	XLXI_158/boot_cycle_count_reg(0).LFBK);

FTCPE_XLXI_158/boot_cycle_count_reg2: FTCPE port map (XLXI_158/boot_cycle_count_reg(2),XLXI_158/boot_cycle_count_reg_T(2),NOT nAS_EXT,NOT nRESET_EXT,'0');
XLXI_158/boot_cycle_count_reg_T(2) <= (XLXI_158/boot_cycle_count_reg(0) AND 
	XLXI_158/boot_cycle_count_reg(1) AND XLXI_158/boot_in_progress.LFBK);

FTCPE_XLXI_158/boot_cycle_count_reg3: FTCPE port map (XLXI_158/boot_cycle_count_reg(3),XLXI_158/boot_cycle_count_reg_T(3),NOT nAS_EXT,NOT nRESET_EXT,'0');
XLXI_158/boot_cycle_count_reg_T(3) <= (XLXI_158/boot_cycle_count_reg(0) AND 
	XLXI_158/boot_cycle_count_reg(1) AND XLXI_158/boot_in_progress.LFBK AND 
	XLXI_158/boot_cycle_count_reg(2).LFBK);

FTCPE_XLXI_158/boot_in_progress: FTCPE port map (XLXI_158/boot_in_progress,XLXI_158/boot_in_progress_T,NOT nAS_EXT,'0',NOT nRESET_EXT);
XLXI_158/boot_in_progress_T <= (NOT XLXI_158/boot_cycle_count_reg(0) AND 
	NOT XLXI_158/boot_cycle_count_reg(1) AND XLXI_158/boot_in_progress.LFBK AND 
	NOT XLXI_158/boot_cycle_count_reg(2).LFBK AND XLXI_158/boot_cycle_count_reg(3).LFBK);

FTCPE_XLXN_100: FTCPE port map (XLXN_100,nAS_EXT,SYSCLK_EXT,NOT XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT,'0');

FTCPE_XLXN_101: FTCPE port map (XLXN_101,XLXN_101_T,SYSCLK_EXT,NOT XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT,'0');
XLXN_101_T <= (NOT nAS_EXT AND XLXN_100_OBUF.LFBK);

FTCPE_XLXN_102: FTCPE port map (XLXN_102,XLXN_102_T,SYSCLK_EXT,NOT XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT,'0');
XLXN_102_T <= (NOT nAS_EXT AND XLXN_100_OBUF.LFBK AND 
	XLXN_101_OBUF.LFBK);


XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT <= (nRESET_EXT AND nECS_EXT);

FTCPE_XLXN_103: FTCPE port map (XLXN_103,XLXN_103_T,SYSCLK_EXT,NOT XLXN_102_OBUF/XLXN_102_OBUF_RSTF__$INT,'0');
XLXN_103_T <= (NOT nAS_EXT AND XLXN_100.PIN AND XLXN_101.PIN AND 
	XLXN_102.PIN);


XLXN_104 <= (NOT nAS_EXT AND XLXN_100_OBUF.LFBK AND 
	XLXN_101_OBUF.LFBK AND XLXN_102_OBUF.LFBK AND XLXN_103.PIN);


XLXN_105 <= (XLXN_100_OBUF.LFBK AND XLXN_101_OBUF.LFBK AND 
	XLXN_102_OBUF.LFBK AND XLXN_103.PIN);


n68230CS <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(24)));


nBOOTCS <= NOT (((NOT nAS_EXT AND XLXI_158/boot_in_progress)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND A_EXT(23) AND 
	A_EXT(22) AND A_EXT(21) AND A_EXT(20) AND A_EXT(24))));


nFLASHCS <= NOT ((NOT A_EXT(28) AND NOT A_EXT(29) AND NOT A_EXT(30) AND NOT A_EXT(31) AND 
	NOT A_EXT(27) AND NOT A_EXT(26) AND NOT A_EXT(25) AND NOT nAS_EXT AND A_EXT(23) AND 
	NOT A_EXT(24)));


nIOCS0 <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND A_EXT(21) AND NOT A_EXT(20) AND A_EXT(24)));


nIOCS1 <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND A_EXT(21) AND A_EXT(20) AND A_EXT(24)));


nIOSEL <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND A_EXT(24)));


nR68561CS <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND NOT A_EXT(21) AND A_EXT(20) AND A_EXT(24)));


nRAMCS <= NOT ((NOT A_EXT(28) AND NOT A_EXT(29) AND NOT A_EXT(30) AND NOT A_EXT(31) AND 
	NOT A_EXT(27) AND NOT A_EXT(26) AND NOT A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT XLXI_158/boot_in_progress AND NOT A_EXT(24)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95108-7-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13                XC95108-7-TQ100               63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 XLXN_103                         51 VCC                           
  2 TIE                              52 A_EXT<29>                     
  3 TIE                              53 WRLM                          
  4 TIE                              54 TIE                           
  5 VCC                              55 LMD                           
  6 TIE                              56 A_EXT<27>                     
  7 TIE                              57 VCC                           
  8 nFLASHCS                         58 WRUM                          
  9 TIE                              59 UUD                           
 10 TIE                              60 TIE                           
 11 nRAMCS                           61 UMD                           
 12 A_EXT<31>                        62 GND                           
 13 SIZ_0                            63 TIE                           
 14 SIZ_1                            64 LD                            
 15 RnW                              65 XLXN_101                      
 16 A_EXT<20>                        66 XLXN_102                      
 17 nIOCS0                           67 RDLL                          
 18 TIE                              68 RDLM                          
 19 n68230CS                         69 GND                           
 20 nIOCS1                           70 RDUM                          
 21 GND                              71 RDUU                          
 22 SYSCLK_EXT                       72 XLXN_104                      
 23 nAS_EXT                          73 TIE                           
 24 TIE                              74 XLXN_105                      
 25 nR68561CS                        75 GND                           
 26 VCC                              76 XLXN_100                      
 27 TIE                              77 A_EXT<0>                      
 28 A_EXT<30>                        78 A_EXT<24>                     
 29 D_EXT<0>                         79 TIE                           
 30 A_EXT<22>                        80 TIE                           
 31 GND                              81 nBOOTCS                       
 32 D_EXT<1>                         82 TIE                           
 33 D_EXT<2>                         83 TDO                           
 34 TIE                              84 GND                           
 35 nECS_EXT                         85 UD                            
 36 D_EXT<3>                         86 TIE                           
 37 A_EXT<21>                        87 TIE                           
 38 VCC                              88 VCC                           
 39 D_EXT<4>                         89 WRUU                          
 40 D_EXT<5>                         90 A_EXT<28>                     
 41 TIE                              91 A_EXT<1>                      
 42 D_EXT<6>                         92 TIE                           
 43 TIE                              93 nIOSEL                        
 44 GND                              94 A_EXT<23>                     
 45 TDI                              95 A_EXT<26>                     
 46 TIE                              96 LLD                           
 47 TMS                              97 A_EXT<25>                     
 48 TCK                              98 VCC                           
 49 D_EXT<7>                         99 nRESET_EXT                    
 50 WRLL                            100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95108-7-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 50
