// Seed: 1887143532
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4,
    output tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    input wor id_12,
    input tri1 id_13,
    output tri1 id_14
);
  wire id_16;
endmodule
module module_1 (
    input tri1 id_0
    , id_24,
    output wand id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4,
    input uwire id_5,
    output wand id_6,
    input wor id_7,
    output uwire id_8,
    input supply1 id_9,
    input wire id_10,
    output supply0 id_11,
    output supply0 id_12,
    input wire id_13,
    input tri1 id_14,
    input supply0 id_15,
    output wire id_16,
    input wor id_17,
    output uwire id_18,
    output tri id_19
    , id_25,
    input wand id_20,
    output wor id_21,
    output wire id_22
);
  wire [-1 : -1 'b0] id_26;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_9,
      id_8,
      id_18,
      id_22,
      id_0,
      id_17,
      id_22,
      id_10,
      id_5,
      id_9,
      id_4,
      id_11
  );
  assign modCall_1.id_12 = 0;
  wire id_27;
  assign id_26 = id_20;
  assign id_11 = id_5;
  logic id_28;
endmodule
