Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec 10 01:26:21 2020
| Host         : LAPTOP-IIDKDF3B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Key2SegDisp_timing_summary_routed.rpt -pb Key2SegDisp_timing_summary_routed.pb -rpx Key2SegDisp_timing_summary_routed.rpx -warn_on_violation
| Design       : Key2SegDisp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.211        0.000                      0                  184        0.164        0.000                      0                  184        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                4.211        0.000                      0                  184        0.164        0.000                      0                  184        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.702ns (51.770%)  route 2.517ns (48.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.877    10.336    DISPLAY_INST/SR[0]
    SLICE_X64Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[21]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.547    DISPLAY_INST/VALUES_reg[21]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.702ns (51.770%)  route 2.517ns (48.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.877    10.336    DISPLAY_INST/SR[0]
    SLICE_X64Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[22]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.547    DISPLAY_INST/VALUES_reg[22]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.702ns (51.770%)  route 2.517ns (48.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.877    10.336    DISPLAY_INST/SR[0]
    SLICE_X64Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[29]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.547    DISPLAY_INST/VALUES_reg[29]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.702ns (51.770%)  route 2.517ns (48.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.877    10.336    DISPLAY_INST/SR[0]
    SLICE_X64Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[30]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.547    DISPLAY_INST/VALUES_reg[30]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.702ns (51.770%)  route 2.517ns (48.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.877    10.336    DISPLAY_INST/SR[0]
    SLICE_X65Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[13]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.642    DISPLAY_INST/VALUES_reg[13]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.702ns (51.770%)  route 2.517ns (48.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.877    10.336    DISPLAY_INST/SR[0]
    SLICE_X65Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[14]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.642    DISPLAY_INST/VALUES_reg[14]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.702ns (52.301%)  route 2.464ns (47.699%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.824    10.283    DISPLAY_INST/SR[0]
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[10]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429    14.642    DISPLAY_INST/VALUES_reg[10]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.702ns (52.301%)  route 2.464ns (47.699%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.824    10.283    DISPLAY_INST/SR[0]
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[18]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429    14.642    DISPLAY_INST/VALUES_reg[18]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.702ns (52.301%)  route 2.464ns (47.699%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.824    10.283    DISPLAY_INST/SR[0]
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[26]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429    14.642    DISPLAY_INST/VALUES_reg[26]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.702ns (52.301%)  route 2.464ns (47.699%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.596     5.117    KEYBOARD_INST/KEYBOARD_DP_INST/GCLK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.571 r  KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/DOADO[3]
                         net (fo=2, routed)           1.207     8.778    KEYBOARD_INST/KEYBOARD_DP_INST/D[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.902 f  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3/O
                         net (fo=1, routed)           0.433     9.335    KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.459 r  KEYBOARD_INST/KEYBOARD_DP_INST/VALUES[30]_i_1/O
                         net (fo=28, routed)          0.824    10.283    DISPLAY_INST/SR[0]
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505    14.846    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429    14.642    DISPLAY_INST/VALUES_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DISPLAY_INST/VALUES_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DISPLAY_INST/VALUES_reg[6]/Q
                         net (fo=2, routed)           0.102     1.711    DISPLAY_INST/p_1_in[14]
    SLICE_X65Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[14]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.066     1.547    DISPLAY_INST/VALUES_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/GCLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[2]/Q
                         net (fo=1, routed)           0.087     1.697    KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg_n_0_[2]
    SLICE_X59Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.742 r  KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE[3]_i_1/O
                         net (fo=1, routed)           0.000     1.742    KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE[3]_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/GCLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.092     1.574    KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 KEYBOARD_INST/PS2_CLK_SYNC_INST/D2_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYBOARD_INST/PS2_CLK_SYNC_INST/DATA_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    KEYBOARD_INST/PS2_CLK_SYNC_INST/GCLK_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  KEYBOARD_INST/PS2_CLK_SYNC_INST/D2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  KEYBOARD_INST/PS2_CLK_SYNC_INST/D2_reg/Q
                         net (fo=1, routed)           0.122     1.728    KEYBOARD_INST/PS2_CLK_SYNC_INST/D2_reg_n_0
    SLICE_X58Y23         FDRE                                         r  KEYBOARD_INST/PS2_CLK_SYNC_INST/DATA_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    KEYBOARD_INST/PS2_CLK_SYNC_INST/GCLK_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  KEYBOARD_INST/PS2_CLK_SYNC_INST/DATA_OUT_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.070     1.548    KEYBOARD_INST/PS2_CLK_SYNC_INST/DATA_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DISPLAY_INST/VALUES_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DISPLAY_INST/VALUES_reg[16]/Q
                         net (fo=2, routed)           0.112     1.721    DISPLAY_INST/p_1_in[24]
    SLICE_X64Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[24]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.052     1.534    DISPLAY_INST/VALUES_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DISPLAY_INST/VALUES_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  DISPLAY_INST/VALUES_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DISPLAY_INST/VALUES_reg[17]/Q
                         net (fo=2, routed)           0.125     1.735    DISPLAY_INST/p_1_in[25]
    SLICE_X62Y20         FDRE                                         r  DISPLAY_INST/VALUES_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  DISPLAY_INST/VALUES_reg[25]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.070     1.539    DISPLAY_INST/VALUES_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 DISPLAY_INST/VALUES_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DISPLAY_INST/VALUES_reg[2]/Q
                         net (fo=2, routed)           0.130     1.739    DISPLAY_INST/p_1_in[10]
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  DISPLAY_INST/VALUES_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.070     1.538    DISPLAY_INST/VALUES_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DISPLAY_INST/VALUES_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.475%)  route 0.176ns (55.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.467    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  DISPLAY_INST/VALUES_reg[3]/Q
                         net (fo=2, routed)           0.176     1.784    DISPLAY_INST/p_1_in[11]
    SLICE_X62Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[11]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.070     1.573    DISPLAY_INST/VALUES_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 KEYBOARD_INST/PS2_DATA_SYNC_INST/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYBOARD_INST/PS2_DATA_SYNC_INST/D2_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    KEYBOARD_INST/PS2_DATA_SYNC_INST/GCLK_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  KEYBOARD_INST/PS2_DATA_SYNC_INST/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  KEYBOARD_INST/PS2_DATA_SYNC_INST/D1_reg/Q
                         net (fo=1, routed)           0.172     1.778    KEYBOARD_INST/PS2_DATA_SYNC_INST/D1
    SLICE_X58Y23         FDRE                                         r  KEYBOARD_INST/PS2_DATA_SYNC_INST/D2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    KEYBOARD_INST/PS2_DATA_SYNC_INST/GCLK_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  KEYBOARD_INST/PS2_DATA_SYNC_INST/D2_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.070     1.535    KEYBOARD_INST/PS2_DATA_SYNC_INST/D2_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DISPLAY_INST/VALUES_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_INST/VALUES_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DISPLAY_INST/VALUES_reg[0]/Q
                         net (fo=2, routed)           0.179     1.788    DISPLAY_INST/p_1_in[8]
    SLICE_X63Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    DISPLAY_INST/GCLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DISPLAY_INST/VALUES_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.076     1.544    DISPLAY_INST/VALUES_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 KEYBOARD_INST/PS2_CLK_SYNC_INST/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYBOARD_INST/PS2_CLK_SYNC_INST/D2_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    KEYBOARD_INST/PS2_CLK_SYNC_INST/GCLK_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  KEYBOARD_INST/PS2_CLK_SYNC_INST/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  KEYBOARD_INST/PS2_CLK_SYNC_INST/D1_reg/Q
                         net (fo=1, routed)           0.170     1.776    KEYBOARD_INST/PS2_CLK_SYNC_INST/D1_reg_n_0
    SLICE_X59Y23         FDRE                                         r  KEYBOARD_INST/PS2_CLK_SYNC_INST/D2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    KEYBOARD_INST/PS2_CLK_SYNC_INST/GCLK_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  KEYBOARD_INST/PS2_CLK_SYNC_INST/D2_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.066     1.531    KEYBOARD_INST/PS2_CLK_SYNC_INST/D2_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8    KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y22   DISPLAY_INST/PRESCALER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y24   DISPLAY_INST/PRESCALER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y24   DISPLAY_INST/PRESCALER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y22   DISPLAY_INST/PRESCALER_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19   KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y19   KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y19   KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y19   KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y19   KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y19   KEYBOARD_INST/KEYBOARD_CONTROLLER_INST/FSM_onehot_CURRENT_STATE_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y20   KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y20   KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y20   KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y20   KEYBOARD_INST/KEYBOARD_DP_INST/data_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y22   DISPLAY_INST/PRESCALER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y24   DISPLAY_INST/PRESCALER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y24   DISPLAY_INST/PRESCALER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y24   DISPLAY_INST/PRESCALER_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y24   DISPLAY_INST/PRESCALER_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   DISPLAY_INST/PRESCALER_reg[14]/C



