Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 00ED67866A
	for <lists+qemu-devel@lfdr.de>; Mon, 29 Jul 2019 09:35:30 +0200 (CEST)
Received: from localhost ([::1]:50216 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hs0Bs-00032B-VO
	for lists+qemu-devel@lfdr.de; Mon, 29 Jul 2019 03:35:28 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:38001)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <clg@kaod.org>) id 1hs0BC-0002dC-2e
 for qemu-devel@nongnu.org; Mon, 29 Jul 2019 03:34:47 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <clg@kaod.org>) id 1hs0BA-0001fB-PH
 for qemu-devel@nongnu.org; Mon, 29 Jul 2019 03:34:46 -0400
Received: from 12.mo5.mail-out.ovh.net ([46.105.39.65]:56794)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <clg@kaod.org>) id 1hs0BA-0001bg-JR
 for qemu-devel@nongnu.org; Mon, 29 Jul 2019 03:34:44 -0400
Received: from player691.ha.ovh.net (unknown [10.109.160.106])
 by mo5.mail-out.ovh.net (Postfix) with ESMTP id 8EF652476C8
 for <qemu-devel@nongnu.org>; Mon, 29 Jul 2019 09:34:41 +0200 (CEST)
Received: from kaod.org (bad36-1-78-202-132-1.fbx.proxad.net [78.202.132.1])
 (Authenticated sender: clg@kaod.org)
 by player691.ha.ovh.net (Postfix) with ESMTPSA id 8EFAE87BE6A5;
 Mon, 29 Jul 2019 07:34:36 +0000 (UTC)
To: David Gibson <david@gibson.dropbear.id.au>
References: <20190718115420.19919-1-clg@kaod.org>
 <20190718115420.19919-10-clg@kaod.org> <20190728074602.GF5110@umbus>
 <024c66ef-b622-54ce-1ed3-3716cf6102f1@kaod.org> <20190729061131.GA8687@umbus>
From: =?UTF-8?Q?C=c3=a9dric_Le_Goater?= <clg@kaod.org>
Message-ID: <756c3df9-6e8f-3ef1-6e6a-7786ccf48270@kaod.org>
Date: Mon, 29 Jul 2019 09:34:35 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.8.0
MIME-Version: 1.0
In-Reply-To: <20190729061131.GA8687@umbus>
Content-Type: text/plain; charset=windows-1252
Content-Language: en-US
X-Ovh-Tracer-Id: 11642086515196791635
X-VR-SPAMSTATE: OK
X-VR-SPAMSCORE: -100
X-VR-SPAMCAUSE: gggruggvucftvghtrhhoucdtuddrgeduvddrledtgdduvddtucetufdoteggodetrfdotffvucfrrhhofhhilhgvmecuqfggjfdpvefjgfevmfevgfenuceurghilhhouhhtmecuhedttdenucesvcftvggtihhpihgvnhhtshculddquddttddm
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
X-Received-From: 46.105.39.65
Subject: Re: [Qemu-devel] [PATCH v2 09/17] ppc/xive: Extend XiveTCTX with a
 XiveRouter pointer
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, Greg Kurz <groug@kaod.org>, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On 29/07/2019 08:11, David Gibson wrote:
> On Sun, Jul 28, 2019 at 11:06:27AM +0200, C=E9dric Le Goater wrote:
>> On 28/07/2019 09:46, David Gibson wrote:
>>> On Thu, Jul 18, 2019 at 01:54:12PM +0200, C=E9dric Le Goater wrote:
>>>> This is to perform lookups in the NVT table when a vCPU is dispatche=
d
>>>> and possibily resend interrupts.
>>>>
>>>> Future XIVE chip will use a different class for the model of the
>>>> interrupt controller and we might need to change the type of
>>>> 'XiveRouter *' to 'Object *'
>>>>
>>>> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>
>>>
>>> Hrm.  This still bothers me.=20
>>
>> Your feeling is right. There should be a good reason to link two objec=
ts=20
>> together as it can be an issue later on (such P10). It should not be a=
n=20
>> hidden parameter to function calls. this is more or less the case.=20
>> =20
>> See below for more explanation.
>>
>>> AIUI there can be multiple XiveRouters in the system, yes? =20
>>
>> yes and it works relatively well with 4 chips. I say relatively becaus=
e=20
>> the presenter model is taking a shortcut we should fix.=20
>>
>>> And at least theoretically can present irqs from multiple routers?=20
>>
>> Yes. the console being the most simple example. We only have one devic=
e=20
>> per system on the LPC bus of chip 0.=20
>> =20
>>> In which case what's the rule for which one should be associated with=
=20
>>> a specific.
>>> I guess it's the one on the same chip, but that needs to be explained
>>> up front, with some justification of why that's the relevant one.
>>
>> Yes. we try to minimize the traffic on the PowerBUS so generally CPU=20
>> targets are on the same IC. The EAT on POWER10 should be on the same
>> HW chip.
>>
>>
>> I think we can address the proposed changes from another perspective,=20
>> from the presenter one. this is cleaner and reflects better the HW des=
ign.=20
>>
>> The thread contexts are owned by the presenter. It can scan its list=20
>> when doing CAM matching and when the thread context registers are bein=
g=20
>> accessed by a CPU. Adding a XiveRouter parameter to all the TIMA=20
>> operations seems like a better option and solves the problem.
>> =20
>>
>> The thread context registers are modeled under the CPU object today=20
>> because it was practical for sPAPR but on HW, these are SRAM entries,
>> one for each HW thread of the chip. So may be, we should have introduc=
ed
>> an other table under the XiveRouter to model the contexts but there
>> was no real need for the XIVE POWER9 IC of the pseries machine. This=20
>> design might be reaching its limits with PowerNV and POWER10. =20
>>
>>
>> Looking at :
>> =20
>>   [PATCH v2 15/17] ppc/pnv: Grab the XiveRouter object from XiveTCTX i=
n pnv_xive_get_tctx()
>>
>> we see that the code adds an extra check on the THREAD_ENABLE register=
s=20
>> and for that, its needs the IC to which belongs the thread context. Th=
is=20
>> code is wrong. We should not be need to find a XiveRouter object from =
a=20
>> XiveRouter handler.
>>
>> This is because the xive_presenter_match() routine does:
>>                       =20
>>     CPU_FOREACH(cs) {
>>         XiveTCTX *tctx =3D xive_router_get_tctx(xrtr, cs);
>> =20
>> we should be, instead, looping on the different IC of the system=20
>> looking for a match. Something else to fix. I think I will use the
>> PIR to match the CPU of a chip.
>>
>>
>> Looking at POWER10, XIVE internal structures have changed and we will
>> need to introduce new IC models, one for PowerNV obviously but surely=20
>> also one for pseries. A third one ... yes, sorry about that. If we go=20
>> in that direction, it would be good to have a common XiveTCTX and not=20
>> link it to a specific XiveRouter (P9 or P10). Another good reason not
>> to use that link.
>>
>>
>> So I will rework the end of that patchset. Thanks for having given me=20
>> time to think more about it before merging. I did more experiments and
>> the models are now more precise, specially with guest and multichip
>> support.
>=20
> Ok, good to hear.  I will wait for the respin.
>=20

Could you check the patch adding the powernv{8,9} machines ?  I am=20
rebasing the respin on top of this patch and introducing a new handler=20
to the machine to perform the CAM line matching.

Thanks,

C.=20

