{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09739,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09897,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0026076,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00425958,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00164711,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00425958,
	"finish__design__instance__count__class:buffer": 78,
	"finish__design__instance__area__class:buffer": 67.564,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 25.004,
	"finish__design__instance__count__class:timing_repair_buffer": 225,
	"finish__design__instance__area__class:timing_repair_buffer": 179.55,
	"finish__design__instance__count__class:inverter": 59,
	"finish__design__instance__area__class:inverter": 31.654,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 9.842,
	"finish__design__instance__count__class:sequential_cell": 128,
	"finish__design__instance__area__class:sequential_cell": 578.816,
	"finish__design__instance__count__class:multi_input_combinational_cell": 328,
	"finish__design__instance__area__class:multi_input_combinational_cell": 348.46,
	"finish__design__instance__count": 850,
	"finish__design__instance__area": 1240.89,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.397373,
	"finish__clock__skew__setup": 0.00278089,
	"finish__clock__skew__hold": 0.00278089,
	"finish__timing__drv__max_slew_limit": 0.712815,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.682243,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00117717,
	"finish__power__switching__total": 0.000384862,
	"finish__power__leakage__total": 2.6886e-05,
	"finish__power__total": 0.00158892,
	"finish__design__io": 291,
	"finish__design__die__area": 2271.95,
	"finish__design__core__area": 2034.37,
	"finish__design__instance__count": 914,
	"finish__design__instance__area": 1257.91,
	"finish__design__instance__count__stdcell": 914,
	"finish__design__instance__area__stdcell": 1257.91,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.618332,
	"finish__design__instance__utilization__stdcell": 0.618332,
	"finish__design__rows": 32,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 32,
	"finish__design__sites": 7648,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 7648,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}