`timescale 1ns / 1ps

`include "complex.vh"


module iteration # (
    parameter MAX_N = MAX_DEG
) (
    input wire clk,
    input wire rst,
    input wire mat_axis in,
 
    output wire roots_axis out,
    output wire in_ready
);
    


endmodule
