
*** Running vivado
    with args -log design_1_Pooling_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Pooling_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri May 16 10:41:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_Pooling_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 488.055 ; gain = 203.516
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Pooling_0_0
Command: synth_design -top design_1_Pooling_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1376.512 ; gain = 446.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Pooling_0_0' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_Pooling_0_0/synth/design_1_Pooling_0_0.vhd:201]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Pooling' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:11' bound to instance 'U0' of component 'Pooling' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_Pooling_0_0/synth/design_1_Pooling_0_0.vhd:570]
INFO: [Synth 8-638] synthesizing module 'Pooling' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:207]
INFO: [Synth 8-3491] module 'Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2.vhd:11' bound to instance 'grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100' of component 'Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:987]
INFO: [Synth 8-638] synthesizing module 'Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2.vhd:116]
INFO: [Synth 8-3491] module 'Pooling_flow_control_loop_pipe_sequential_init' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Pooling_flow_control_loop_pipe_sequential_init' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2.vhd:272]
INFO: [Synth 8-638] synthesizing module 'Pooling_flow_control_loop_pipe_sequential_init' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Pooling_flow_control_loop_pipe_sequential_init' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2.vhd:116]
INFO: [Synth 8-3491] module 'Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4.vhd:11' bound to instance 'grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110' of component 'Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:1090]
INFO: [Synth 8-638] synthesizing module 'Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4.vhd:116]
INFO: [Synth 8-3491] module 'Pooling_flow_control_loop_pipe_sequential_init' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'Pooling_flow_control_loop_pipe_sequential_init' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4.vhd:116]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_CTRL_s_axi' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_CTRL_s_axi.vhd:12' bound to instance 'CTRL_s_axi_U' of component 'Pooling_CTRL_s_axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:1193]
INFO: [Synth 8-638] synthesizing module 'Pooling_CTRL_s_axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_CTRL_s_axi.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'Pooling_CTRL_s_axi' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_CTRL_s_axi.vhd:87]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter CH0_USER_DW bound to: 8 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:15' bound to instance 'gmem_m_axi_U' of component 'Pooling_gmem_m_axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:1227]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:124]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_load' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:521' bound to instance 'load_unit' of component 'Pooling_gmem_m_axi_load' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:327]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_load' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:558]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'fifo_rreq' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:660]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 130 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'buff_rdata' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:727]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 130 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_mem' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3564' bound to instance 'U_ffo_mem' of component 'Pooling_gmem_m_axi_mem' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3446]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_mem' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3582]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_mem' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3582]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'rreq_offset' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:827]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized3' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized3' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3132' bound to instance 'rs_tmp_rdata' of component 'Pooling_gmem_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:844]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_reg_slice' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_load' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:558]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_store' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1111' bound to instance 'store_unit' of component 'Pooling_gmem_m_axi_store' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:363]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_store' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1150]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'fifo_wreq' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1258]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'buff_wdata' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1325]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized6' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_mem' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3564' bound to instance 'U_ffo_mem' of component 'Pooling_gmem_m_axi_mem' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3446]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_mem__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3582]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_mem__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3582]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized6' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'wreq_offset' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized8' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3389]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3389]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3385]
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl__parameterized3' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl__parameterized3' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3403]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3409]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3412]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3414]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized8' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1368]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1608]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'fifo_wrsp' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1780]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized10' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3389]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3389]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3385]
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl__parameterized5' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl__parameterized5' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3403]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3409]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3412]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3414]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized10' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'user_resp' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1797]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized12' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl__parameterized7' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl__parameterized7' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized12' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_store' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1150]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_read' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1833' bound to instance 'bus_read' of component 'Pooling_gmem_m_axi_read' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:401]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_read' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1881]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_burst_converter' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2499' bound to instance 'rreq_burst_conv' of component 'Pooling_gmem_m_axi_burst_converter' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_burst_converter' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2526]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3132' bound to instance 'rs_req' of component 'Pooling_gmem_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2602]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_reg_slice__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_burst_converter' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2526]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3132' bound to instance 'rs_rdata' of component 'Pooling_gmem_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2019]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'fifo_rctl' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2032]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized14' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl__parameterized9' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl__parameterized9' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized14' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'fifo_burst' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2049]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_read' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:1881]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_write' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2087' bound to instance 'bus_write' of component 'Pooling_gmem_m_axi_write' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:451]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_write' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2143]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_burst_converter' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2499' bound to instance 'wreq_burst_conv' of component 'Pooling_gmem_m_axi_burst_converter' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2289]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'fifo_burst' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2327]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized16' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3389]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3389]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3385]
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl__parameterized11' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl__parameterized11' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3403]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3409]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3412]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3414]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized16' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_throttle' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2848' bound to instance 'wreq_throttl' of component 'Pooling_gmem_m_axi_throttle' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2417]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_throttle' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2905]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'req_fifo' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3047]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized18' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3389]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3389]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3385]
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl__parameterized13' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl__parameterized13' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3403]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3409]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3412]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3414]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized18' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3132' bound to instance 'rs_req' of component 'Pooling_gmem_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3064]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_reg_slice__parameterized4' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_reg_slice__parameterized4' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3149]
	Parameter DATA_WIDTH bound to: 145 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'data_fifo' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized20' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 145 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_srl__parameterized15' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_srl__parameterized15' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_fifo__parameterized20' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_throttle' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2905]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3132' bound to instance 'rs_resp' of component 'Pooling_gmem_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2455]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem_m_axi_reg_slice__parameterized6' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_reg_slice__parameterized6' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3149]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3257' bound to instance 'fifo_resp' of component 'Pooling_gmem_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2468]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi_write' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:2143]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem_m_axi' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:124]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter CH0_USER_DW bound to: 8 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:15' bound to instance 'gmem1_m_axi_U' of component 'Pooling_gmem1_m_axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:1317]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:124]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_load' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:521' bound to instance 'load_unit' of component 'Pooling_gmem1_m_axi_load' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:327]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_load' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:558]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'fifo_rreq' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:660]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 130 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'buff_rdata' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:727]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'rreq_offset' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:827]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized3' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3389]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3389]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3385]
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3403]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3409]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3412]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3414]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized3' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3132' bound to instance 'rs_tmp_rdata' of component 'Pooling_gmem1_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:844]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_reg_slice' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_load' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:558]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_store' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1111' bound to instance 'store_unit' of component 'Pooling_gmem1_m_axi_store' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:363]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_store' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1150]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'fifo_wreq' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1258]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'buff_wdata' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1325]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized6' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_mem' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3564' bound to instance 'U_ffo_mem' of component 'Pooling_gmem1_m_axi_mem' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3446]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_mem' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3582]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_mem' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3582]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized6' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'wreq_offset' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized8' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized3' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized3' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized8' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1368]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1608]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'fifo_wrsp' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1780]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized10' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized5' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized5' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized10' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'user_resp' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1797]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized12' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized7' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized7' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized12' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_store' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1150]
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_read' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1833' bound to instance 'bus_read' of component 'Pooling_gmem1_m_axi_read' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:401]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_read' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1881]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_burst_converter' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2499' bound to instance 'rreq_burst_conv' of component 'Pooling_gmem1_m_axi_burst_converter' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_burst_converter' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2526]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3132' bound to instance 'rs_req' of component 'Pooling_gmem1_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2602]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_reg_slice__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_reg_slice__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_burst_converter' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2526]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3132' bound to instance 'rs_rdata' of component 'Pooling_gmem1_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2019]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'fifo_rctl' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2032]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized14' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3389]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3389]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3385]
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized9' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized9' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3403]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3409]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3412]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3414]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized14' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'fifo_burst' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2049]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_read' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:1881]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_write' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2087' bound to instance 'bus_write' of component 'Pooling_gmem1_m_axi_write' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:451]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_write' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2143]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_burst_converter' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2499' bound to instance 'wreq_burst_conv' of component 'Pooling_gmem1_m_axi_burst_converter' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2289]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'fifo_burst' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2327]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized16' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized11' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized11' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized16' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_throttle' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2848' bound to instance 'wreq_throttl' of component 'Pooling_gmem1_m_axi_throttle' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2417]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_throttle' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2905]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'req_fifo' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3047]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized18' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized13' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized13' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized18' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3132' bound to instance 'rs_req' of component 'Pooling_gmem1_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3064]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_reg_slice__parameterized4' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_reg_slice__parameterized4' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3149]
	Parameter DATA_WIDTH bound to: 145 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'data_fifo' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized20' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 145 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem1_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized15' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_srl__parameterized15' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_fifo__parameterized20' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_throttle' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2905]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3132' bound to instance 'rs_resp' of component 'Pooling_gmem1_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2455]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem1_m_axi_reg_slice__parameterized6' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_reg_slice__parameterized6' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3149]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem1_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3257' bound to instance 'fifo_resp' of component 'Pooling_gmem1_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2468]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi_write' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:2143]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem1_m_axi' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:124]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter CH0_USER_DW bound to: 8 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:15' bound to instance 'gmem2_m_axi_U' of component 'Pooling_gmem2_m_axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:1407]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:124]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_load' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:521' bound to instance 'load_unit' of component 'Pooling_gmem2_m_axi_load' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:327]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_load' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:558]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3257' bound to instance 'fifo_rreq' of component 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:660]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem2_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3257' bound to instance 'buff_rdata' of component 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:727]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3257' bound to instance 'rreq_offset' of component 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:827]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized3' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3389]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3389]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3385]
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem2_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3403]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3409]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3412]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3414]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized3' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_reg_slice' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3132' bound to instance 'rs_tmp_rdata' of component 'Pooling_gmem2_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:844]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_reg_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_reg_slice' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_load' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:558]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_store' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1111' bound to instance 'store_unit' of component 'Pooling_gmem2_m_axi_store' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:363]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_store' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1150]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3257' bound to instance 'fifo_wreq' of component 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1258]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3257' bound to instance 'buff_wdata' of component 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1325]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized6' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_mem' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3564' bound to instance 'U_ffo_mem' of component 'Pooling_gmem2_m_axi_mem' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3446]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_mem' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3582]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_mem' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3582]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized6' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3257' bound to instance 'wreq_offset' of component 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized8' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem2_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized3' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized3' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized8' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1368]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1608]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1608]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3257' bound to instance 'fifo_wrsp' of component 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1780]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized10' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem2_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized5' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized5' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized10' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_fifo' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3257' bound to instance 'user_resp' of component 'Pooling_gmem2_m_axi_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1797]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized12' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_srl' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3497' bound to instance 'U_ffo_srl' of component 'Pooling_gmem2_m_axi_srl' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3391]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized7' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized7' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized12' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_store' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1150]
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Pooling_gmem2_m_axi_read' declared at 'c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1833' bound to instance 'bus_read' of component 'Pooling_gmem2_m_axi_read' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:401]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_read' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1881]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_burst_converter' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:2526]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_reg_slice__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_reg_slice__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_burst_converter' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:2526]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized14' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3389]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3389]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3385]
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized9' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
WARNING: [Synth 8-506] null port 'raddr' ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3508]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized9' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3403]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3409]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3412]
WARNING: [Synth 8-3919] null assignment ignored [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3414]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized14' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_read' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:1881]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_write' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:2143]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized16' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized11' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized11' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized16' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_throttle' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:2905]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized18' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized13' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized13' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized18' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_reg_slice__parameterized4' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_reg_slice__parameterized4' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3149]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized20' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized15' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_srl__parameterized15' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3513]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_fifo__parameterized20' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_throttle' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:2905]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pooling_gmem2_m_axi_reg_slice__parameterized6' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3149]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_reg_slice__parameterized6' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3149]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi_write' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:2143]
INFO: [Synth 8-256] done synthesizing module 'Pooling_gmem2_m_axi' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'Pooling' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'design_1_Pooling_0_0' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_Pooling_0_0/synth/design_1_Pooling_0_0.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_CTRL_s_axi.vhd:328]
WARNING: [Synth 8-3848] Net dout in module/entity Pooling_gmem_m_axi_srl__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3510]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem_m_axi_fifo__parameterized8 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem_m_axi_fifo__parameterized8 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem_m_axi_fifo__parameterized8 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net push in module/entity Pooling_gmem_m_axi_fifo__parameterized8 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3278]
WARNING: [Synth 8-3848] Net dout in module/entity Pooling_gmem_m_axi_srl__parameterized5 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3510]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem_m_axi_fifo__parameterized10 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem_m_axi_fifo__parameterized10 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem_m_axi_fifo__parameterized10 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net push in module/entity Pooling_gmem_m_axi_fifo__parameterized10 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3278]
WARNING: [Synth 8-3848] Net dout in module/entity Pooling_gmem_m_axi_srl__parameterized11 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3510]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem_m_axi_fifo__parameterized16 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem_m_axi_fifo__parameterized16 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem_m_axi_fifo__parameterized16 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net push in module/entity Pooling_gmem_m_axi_fifo__parameterized16 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3278]
WARNING: [Synth 8-3848] Net dout in module/entity Pooling_gmem_m_axi_srl__parameterized13 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3510]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem_m_axi_fifo__parameterized18 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem_m_axi_fifo__parameterized18 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem_m_axi_fifo__parameterized18 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net push in module/entity Pooling_gmem_m_axi_fifo__parameterized18 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem_m_axi.vhd:3278]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem1_m_axi_fifo__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem1_m_axi_fifo__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net if_dout in module/entity Pooling_gmem1_m_axi_fifo__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3272]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem1_m_axi_fifo__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net dout in module/entity Pooling_gmem1_m_axi_srl__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3510]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem1_m_axi_fifo__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem1_m_axi_fifo__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem1_m_axi_fifo__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net push in module/entity Pooling_gmem1_m_axi_fifo__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3278]
WARNING: [Synth 8-3848] Net dout in module/entity Pooling_gmem1_m_axi_srl__parameterized9 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3510]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem1_m_axi_fifo__parameterized14 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem1_m_axi_fifo__parameterized14 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem1_m_axi_fifo__parameterized14 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net push in module/entity Pooling_gmem1_m_axi_fifo__parameterized14 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem1_m_axi.vhd:3278]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem2_m_axi_fifo__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem2_m_axi_fifo__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net if_dout in module/entity Pooling_gmem2_m_axi_fifo__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3272]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem2_m_axi_fifo__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net dout in module/entity Pooling_gmem2_m_axi_srl__parameterized1 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3510]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem2_m_axi_fifo__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem2_m_axi_fifo__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem2_m_axi_fifo__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net push in module/entity Pooling_gmem2_m_axi_fifo__parameterized3 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3278]
WARNING: [Synth 8-3848] Net dout in module/entity Pooling_gmem2_m_axi_srl__parameterized9 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3510]
WARNING: [Synth 8-3848] Net if_full_n in module/entity Pooling_gmem2_m_axi_fifo__parameterized14 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3267]
WARNING: [Synth 8-3848] Net if_empty_n in module/entity Pooling_gmem2_m_axi_fifo__parameterized14 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3270]
WARNING: [Synth 8-3848] Net pop in module/entity Pooling_gmem2_m_axi_fifo__parameterized14 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3279]
WARNING: [Synth 8-3848] Net push in module/entity Pooling_gmem2_m_axi_fifo__parameterized14 does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ee54/hdl/vhdl/Pooling_gmem2_m_axi.vhd:3278]
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module Pooling_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module Pooling_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module Pooling_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module Pooling_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[0] in module Pooling_gmem2_m_axi_srl__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Pooling_gmem2_m_axi_srl__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Pooling_gmem2_m_axi_srl__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_en in module Pooling_gmem2_m_axi_srl__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module Pooling_gmem2_m_axi_srl__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module Pooling_gmem2_m_axi_srl__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port re in module Pooling_gmem2_m_axi_srl__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_full_n in module Pooling_gmem2_m_axi_fifo__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_empty_n in module Pooling_gmem2_m_axi_fifo__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_write in module Pooling_gmem2_m_axi_fifo__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module Pooling_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module Pooling_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module Pooling_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module Pooling_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[3] in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[2] in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[1] in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[0] in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_en in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[3] in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[2] in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[1] in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port re in module Pooling_gmem2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_full_n in module Pooling_gmem2_m_axi_fifo__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_empty_n in module Pooling_gmem2_m_axi_fifo__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_write in module Pooling_gmem2_m_axi_fifo__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_full_n in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_empty_n in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[33] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[32] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[31] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[30] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[29] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[28] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[27] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[26] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[25] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[24] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[23] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[22] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[21] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[20] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[19] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[18] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[17] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[16] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[15] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[14] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[13] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[12] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[11] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[10] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[9] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[8] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[7] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[6] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[5] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[4] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[3] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[2] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[1] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_dout[0] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_write in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[33] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[32] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[31] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[30] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[29] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[28] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[27] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[26] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[25] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[24] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[23] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[22] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[21] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[20] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[19] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[18] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[17] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[16] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[15] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[14] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[13] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[12] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[11] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[10] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[9] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[8] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[7] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[6] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_din[5] in module Pooling_gmem2_m_axi_fifo__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1584.875 ; gain = 654.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1584.875 ; gain = 654.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1584.875 ; gain = 654.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1584.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_Pooling_0_0/constraints/Pooling_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_Pooling_0_0/constraints/Pooling_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_Pooling_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_Pooling_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1687.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.606 . Memory (MB): peak = 1693.469 ; gain = 6.266
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_Pooling_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Pooling_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Pooling_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem_m_axi_reg_slice__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem_m_axi_reg_slice__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem1_m_axi_reg_slice__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem1_m_axi_reg_slice__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem2_m_axi_reg_slice__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pooling_gmem2_m_axi_reg_slice__parameterized6'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Pooling_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Pooling_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem_m_axi_reg_slice__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem_m_axi_reg_slice__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem1_m_axi_reg_slice__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem1_m_axi_reg_slice__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem2_m_axi_reg_slice'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem2_m_axi_reg_slice__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pooling_gmem2_m_axi_reg_slice__parameterized6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 6     
	   2 Input   52 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 15    
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 13    
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 51    
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 32    
	   2 Input    3 Bit       Adders := 21    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 11    
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              145 Bit    Registers := 2     
	              130 Bit    Registers := 1     
	              129 Bit    Registers := 8     
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 18    
	               72 Bit    Registers := 8     
	               64 Bit    Registers := 27    
	               52 Bit    Registers := 6     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 15    
	               20 Bit    Registers := 6     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 82    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 301   
+---RAMs : 
	              32K Bit	(255 X 130 bit)          RAMs := 1     
	               2K Bit	(255 X 9 bit)          RAMs := 2     
	              567 Bit	(63 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 4     
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 23    
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 10    
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 32    
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 41    
	   5 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 56    
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 23    
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 56    
	   2 Input    2 Bit        Muxes := 221   
	   4 Input    2 Bit        Muxes := 18    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 413   
	   3 Input    1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 9 bits of RAM "buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module Pooling_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module Pooling_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Pooling_gmem_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Pooling_gmem_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/aggressive_gen.rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Pooling_gmem_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/aggressive_gen.rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Pooling_gmem_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (bus_wide_gen.rs_tmp_rdata/FSM_sequential_state_reg[1]) is unused and will be removed from module Pooling_gmem1_m_axi_load.
WARNING: [Synth 8-3332] Sequential element (bus_wide_gen.rs_tmp_rdata/FSM_sequential_state_reg[0]) is unused and will be removed from module Pooling_gmem1_m_axi_load.
WARNING: [Synth 8-3332] Sequential element (rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Pooling_gmem1_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Pooling_gmem1_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (load_unit/bus_wide_gen.rs_tmp_rdata/FSM_sequential_state_reg[1]) is unused and will be removed from module Pooling_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (load_unit/bus_wide_gen.rs_tmp_rdata/FSM_sequential_state_reg[0]) is unused and will be removed from module Pooling_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Pooling_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Pooling_gmem2_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/gmem_m_axi_U/load_unit   | buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg            | 255 x 130(READ_FIRST)  | W |   | 255 x 130(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|U0/gmem1_m_axi_U/store_unit | buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg            | 255 x 9(READ_FIRST)    | W |   | 255 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0/gmem2_m_axi_U            | store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+----------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/gmem_m_axi_U/load_unit   | buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg            | 255 x 130(READ_FIRST)  | W |   | 255 x 130(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|U0/gmem1_m_axi_U/store_unit | buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg            | 255 x 9(READ_FIRST)    | W |   | 255 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0/gmem2_m_axi_U            | store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+----------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem1_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_depth_gt1_gen.mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | fifo_depth_gt1_gen.mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__2     | fifo_depth_gt1_gen.mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | fifo_depth_gt1_gen.mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | fifo_depth_gt1_gen.mem_reg[14] | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
|dsrl__5     | fifo_depth_gt1_gen.mem_reg[2]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__6     | fifo_depth_gt1_gen.mem_reg[14] | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__7     | fifo_depth_gt1_gen.mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | fifo_depth_gt1_gen.mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | fifo_depth_gt1_gen.mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | fifo_depth_gt1_gen.mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | fifo_depth_gt1_gen.mem_reg[14] | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
|dsrl__12    | fifo_depth_gt1_gen.mem_reg[2]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__13    | fifo_depth_gt1_gen.mem_reg[14] | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__14    | fifo_depth_gt1_gen.mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | fifo_depth_gt1_gen.mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__16    | fifo_depth_gt1_gen.mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__17    | fifo_depth_gt1_gen.mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__18    | fifo_depth_gt1_gen.mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   279|
|2     |LUT1     |    76|
|3     |LUT2     |   381|
|4     |LUT3     |   832|
|5     |LUT4     |  1172|
|6     |LUT5     |   390|
|7     |LUT6     |   927|
|8     |RAMB18E1 |     2|
|9     |RAMB36E1 |     2|
|10    |SRL16E   |   598|
|11    |FDRE     |  5009|
|12    |FDSE     |    38|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1693.469 ; gain = 763.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 450 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:18 . Memory (MB): peak = 1693.469 ; gain = 654.844
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1693.469 ; gain = 763.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1693.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1693.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b8627265
INFO: [Common 17-83] Releasing license: Synthesis
371 Infos, 265 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 1693.469 ; gain = 1191.602
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1693.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_Pooling_0_0_synth_1/design_1_Pooling_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Pooling_0_0, cache-ID = 16420d70f24872ac
INFO: [Coretcl 2-1174] Renamed 78 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1693.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_Pooling_0_0_synth_1/design_1_Pooling_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_Pooling_0_0_utilization_synth.rpt -pb design_1_Pooling_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 16 10:43:16 2025...
