# compile vhdl design source files
vhdl ad7475_lib  \
"../../../../ad7475_model.srcs/sources_1/new/model_package.vhd" \

vhdl xil_defaultlib  \
"../../../../ad7475_model.srcs/sources_1/new/model_ad7475.vhd" \
"../../../../ad7475_model.srcs/sources_1/new/tb_model.vhd" \

# Do not sort compile order
nosort
