
---------- Begin Simulation Statistics ----------
final_tick                                83669251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 307158                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686780                       # Number of bytes of host memory used
host_op_rate                                   307761                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   325.57                       # Real time elapsed on the host
host_tick_rate                              256997029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083669                       # Number of seconds simulated
sim_ticks                                 83669251500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693314                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095376                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101822                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727558                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477644                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673385                       # CPI: cycles per instruction
system.cpu.discardedOps                        190597                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610071                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402217                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001342                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34837219                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597591                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167338503                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132501284                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       209906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        436819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       509362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          888                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1021403                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            896                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81891                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140304                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69592                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145032                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81891                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       663741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 663741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23502464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23502464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            226923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  226923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              226923                       # Request fanout histogram
system.membus.respLayer1.occupancy         1225960500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1044706000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            279179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       567126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           42                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          152962                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232863                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       278503                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1532051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1533445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     60044032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               60089984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          210770                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8979456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           722813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036910                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 721851     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    954      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             722813                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          937565500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         767050996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               285098                       # number of demand (read+write) hits
system.l2.demand_hits::total                   285116                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data              285098                       # number of overall hits
system.l2.overall_hits::total                  285116                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226269                       # number of demand (read+write) misses
system.l2.demand_misses::total                 226927                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            226269                       # number of overall misses
system.l2.overall_misses::total                226927                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19357524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19410260500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52736000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19357524500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19410260500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           511367                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               512043                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          511367                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              512043                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.442479                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.443180                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.442479                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.443180                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80145.896657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85550.934949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85535.262441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80145.896657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85550.934949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85535.262441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140304                       # number of writebacks
system.l2.writebacks::total                    140304                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            226923                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           226923                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46156000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17094640500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17140796500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46156000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17094640500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17140796500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.442471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.443172                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.442471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.443172                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70145.896657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75551.413166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75535.738995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70145.896657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75551.413166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75535.738995                       # average overall mshr miss latency
system.l2.replacements                         210770                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       426822                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           426822                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       426822                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       426822                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             87832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87832                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12752458500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12752458500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.622818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.622818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87928.584726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87928.584726                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11302148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11302148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.622818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.622818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77928.653676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77928.653676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80145.896657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80145.896657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46156000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46156000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70145.896657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70145.896657                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        197266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            197266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6605066000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6605066000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       278503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        278503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.291692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.291692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81306.128981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81306.128981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5792492000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5792492000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.291677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.291677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71307.128876                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71307.128876                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16027.972055                       # Cycle average of tags in use
system.l2.tags.total_refs                     1021312                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.496122                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.371977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.540177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15946.059901                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978270                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8397866                       # Number of tag accesses
system.l2.tags.data_accesses                  8397866                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14480960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14523072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8979456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8979456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          226265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140304                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            503315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         173073856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173577171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       503315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           503315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107320860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107320860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107320860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           503315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        173073856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            280898031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008324962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              602995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140304                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    157                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8855                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3529607000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1133830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7781469500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15564.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34314.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144343                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.878286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.822503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.540247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        95993     69.42%     69.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19303     13.96%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3650      2.64%     86.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1536      1.11%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9170      6.63%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1169      0.85%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          527      0.38%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          584      0.42%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6343      4.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138275                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.116838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.019456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.243291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8268     98.88%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.26%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.73%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.775771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.745465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5221     62.44%     62.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      0.80%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2813     33.64%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              253      3.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14513024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8977856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14523072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8979456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       173.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83669220000                       # Total gap between requests
system.mem_ctrls.avgGap                     227840.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14470912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8977856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 503315.127660727303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 172953764.263087749481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107301736.767658308148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       226265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19208250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7762261250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1990448003250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29191.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34306.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14186680.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            490353780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            260602650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           804385260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          362988360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6604306800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22874802240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12866001600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44263440690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.028764                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33201191500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2793700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47674360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            497022540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            264150975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           814723980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          369268020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6604306800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23282551740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12522633600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44354657655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.118973                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32311237250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2793700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48564314250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83669251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662660                       # number of overall hits
system.cpu.icache.overall_hits::total         9662660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54633500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54633500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54633500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54633500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80818.786982                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80818.786982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80818.786982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80818.786982                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.icache.writebacks::total                42                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53957500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53957500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53957500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53957500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79818.786982                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79818.786982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79818.786982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79818.786982                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54633500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54633500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80818.786982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80818.786982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53957500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53957500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79818.786982                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79818.786982                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.492252                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663336                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14294.875740                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.492252                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.496574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.496574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          634                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          528                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38654020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38654020                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51506288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51506288                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51506795                       # number of overall hits
system.cpu.dcache.overall_hits::total        51506795                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       562315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         562315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       570227                       # number of overall misses
system.cpu.dcache.overall_misses::total        570227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24619062000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24619062000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24619062000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24619062000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010800                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010950                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43781.620622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43781.620622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43174.142929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43174.142929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       195976                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3401                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.623052                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       426822                       # number of writebacks
system.cpu.dcache.writebacks::total            426822                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58854                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58854                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       503461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       503461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       511367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       511367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22489509500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22489509500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23119834999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23119834999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009819                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44669.814544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44669.814544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45211.824382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45211.824382                       # average overall mshr miss latency
system.cpu.dcache.replacements                 509318                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40847531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40847531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       270971                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        270971                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8748079000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8748079000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32284.189083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32284.189083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          374                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          374                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       270597                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       270597                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8464306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8464306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31280.119514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31280.119514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10658757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10658757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       291344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       291344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15870983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15870983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54475.063842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54475.063842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14025203000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14025203000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60229.159509                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60229.159509                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    630325499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    630325499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79727.485328                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79727.485328                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.833093                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            511366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.724082                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.833093                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          473                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208819758                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208819758                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83669251500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
