vendor_name = ModelSim
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/MIR.qip
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/MIR.v
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Decode_Unit.bdf
source_file = 1, Decode_Test.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Waveform.vwf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/5B_to_6B.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Waveform1.vwf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Waveform2.vwf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Waveform3.vwf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/ALU.v
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Waveform5.vwf
source_file = 1, Waveform6.vwf
source_file = 1, Waveform7.vwf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Carry_Block.bdf
source_file = 1, Waveform8.vwf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/AND16.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/ON_When_16_Zeros.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Instruction_Reg.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Waveform4.vwf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/db/altsyncram_tca1.tdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/mir.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/db/mux_crc.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74377b.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/enadff.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf
source_file = 1, C:/Users/Manuel/Documents/GitHub/EV20/db/mux_9rc.tdf
design_name = TP2_E5
instance = comp, \K_Reg~output , K_Reg~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[9]~output , A_Addr_Reg[9]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[8]~output , A_Addr_Reg[8]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[7]~output , A_Addr_Reg[7]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[6]~output , A_Addr_Reg[6]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[5]~output , A_Addr_Reg[5]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[4]~output , A_Addr_Reg[4]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[3]~output , A_Addr_Reg[3]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[2]~output , A_Addr_Reg[2]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[1]~output , A_Addr_Reg[1]~output, TP2_E5, 1
instance = comp, \A_Addr_Reg[0]~output , A_Addr_Reg[0]~output, TP2_E5, 1
instance = comp, \ALU_SH_Reg[5]~output , ALU_SH_Reg[5]~output, TP2_E5, 1
instance = comp, \ALU_SH_Reg[4]~output , ALU_SH_Reg[4]~output, TP2_E5, 1
instance = comp, \ALU_SH_Reg[3]~output , ALU_SH_Reg[3]~output, TP2_E5, 1
instance = comp, \ALU_SH_Reg[2]~output , ALU_SH_Reg[2]~output, TP2_E5, 1
instance = comp, \ALU_SH_Reg[1]~output , ALU_SH_Reg[1]~output, TP2_E5, 1
instance = comp, \ALU_SH_Reg[0]~output , ALU_SH_Reg[0]~output, TP2_E5, 1
instance = comp, \B_Reg[5]~output , B_Reg[5]~output, TP2_E5, 1
instance = comp, \B_Reg[4]~output , B_Reg[4]~output, TP2_E5, 1
instance = comp, \B_Reg[3]~output , B_Reg[3]~output, TP2_E5, 1
instance = comp, \B_Reg[2]~output , B_Reg[2]~output, TP2_E5, 1
instance = comp, \B_Reg[1]~output , B_Reg[1]~output, TP2_E5, 1
instance = comp, \B_Reg[0]~output , B_Reg[0]~output, TP2_E5, 1
instance = comp, \C_Reg[5]~output , C_Reg[5]~output, TP2_E5, 1
instance = comp, \C_Reg[4]~output , C_Reg[4]~output, TP2_E5, 1
instance = comp, \C_Reg[3]~output , C_Reg[3]~output, TP2_E5, 1
instance = comp, \C_Reg[2]~output , C_Reg[2]~output, TP2_E5, 1
instance = comp, \C_Reg[1]~output , C_Reg[1]~output, TP2_E5, 1
instance = comp, \C_Reg[0]~output , C_Reg[0]~output, TP2_E5, 1
instance = comp, \Jmp_Opcode[2]~output , Jmp_Opcode[2]~output, TP2_E5, 1
instance = comp, \Jmp_Opcode[1]~output , Jmp_Opcode[1]~output, TP2_E5, 1
instance = comp, \Jmp_Opcode[0]~output , Jmp_Opcode[0]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[10]~output , Jump_PC_Val[10]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[9]~output , Jump_PC_Val[9]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[8]~output , Jump_PC_Val[8]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[7]~output , Jump_PC_Val[7]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[6]~output , Jump_PC_Val[6]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[5]~output , Jump_PC_Val[5]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[4]~output , Jump_PC_Val[4]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[3]~output , Jump_PC_Val[3]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[2]~output , Jump_PC_Val[2]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[1]~output , Jump_PC_Val[1]~output, TP2_E5, 1
instance = comp, \Jump_PC_Val[0]~output , Jump_PC_Val[0]~output, TP2_E5, 1
instance = comp, \K_Val[15]~output , K_Val[15]~output, TP2_E5, 1
instance = comp, \K_Val[14]~output , K_Val[14]~output, TP2_E5, 1
instance = comp, \K_Val[13]~output , K_Val[13]~output, TP2_E5, 1
instance = comp, \K_Val[12]~output , K_Val[12]~output, TP2_E5, 1
instance = comp, \K_Val[11]~output , K_Val[11]~output, TP2_E5, 1
instance = comp, \K_Val[10]~output , K_Val[10]~output, TP2_E5, 1
instance = comp, \K_Val[9]~output , K_Val[9]~output, TP2_E5, 1
instance = comp, \K_Val[8]~output , K_Val[8]~output, TP2_E5, 1
instance = comp, \K_Val[7]~output , K_Val[7]~output, TP2_E5, 1
instance = comp, \K_Val[6]~output , K_Val[6]~output, TP2_E5, 1
instance = comp, \K_Val[5]~output , K_Val[5]~output, TP2_E5, 1
instance = comp, \K_Val[4]~output , K_Val[4]~output, TP2_E5, 1
instance = comp, \K_Val[3]~output , K_Val[3]~output, TP2_E5, 1
instance = comp, \K_Val[2]~output , K_Val[2]~output, TP2_E5, 1
instance = comp, \K_Val[1]~output , K_Val[1]~output, TP2_E5, 1
instance = comp, \K_Val[0]~output , K_Val[0]~output, TP2_E5, 1
instance = comp, \Mem_Reg[1]~output , Mem_Reg[1]~output, TP2_E5, 1
instance = comp, \Mem_Reg[0]~output , Mem_Reg[0]~output, TP2_E5, 1
instance = comp, \MIR_IN[6]~output , MIR_IN[6]~output, TP2_E5, 1
instance = comp, \MIR_IN[5]~output , MIR_IN[5]~output, TP2_E5, 1
instance = comp, \MIR_IN[4]~output , MIR_IN[4]~output, TP2_E5, 1
instance = comp, \MIR_IN[3]~output , MIR_IN[3]~output, TP2_E5, 1
instance = comp, \MIR_IN[2]~output , MIR_IN[2]~output, TP2_E5, 1
instance = comp, \MIR_IN[1]~output , MIR_IN[1]~output, TP2_E5, 1
instance = comp, \MIR_IN[0]~output , MIR_IN[0]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[21]~output , Out_Instr_Reg[21]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[20]~output , Out_Instr_Reg[20]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[19]~output , Out_Instr_Reg[19]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[18]~output , Out_Instr_Reg[18]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[17]~output , Out_Instr_Reg[17]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[16]~output , Out_Instr_Reg[16]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[15]~output , Out_Instr_Reg[15]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[14]~output , Out_Instr_Reg[14]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[13]~output , Out_Instr_Reg[13]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[12]~output , Out_Instr_Reg[12]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[11]~output , Out_Instr_Reg[11]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[10]~output , Out_Instr_Reg[10]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[9]~output , Out_Instr_Reg[9]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[8]~output , Out_Instr_Reg[8]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[7]~output , Out_Instr_Reg[7]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[6]~output , Out_Instr_Reg[6]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[5]~output , Out_Instr_Reg[5]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[4]~output , Out_Instr_Reg[4]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[3]~output , Out_Instr_Reg[3]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[2]~output , Out_Instr_Reg[2]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[1]~output , Out_Instr_Reg[1]~output, TP2_E5, 1
instance = comp, \Out_Instr_Reg[0]~output , Out_Instr_Reg[0]~output, TP2_E5, 1
instance = comp, \Shft_Out[15]~output , Shft_Out[15]~output, TP2_E5, 1
instance = comp, \Shft_Out[14]~output , Shft_Out[14]~output, TP2_E5, 1
instance = comp, \Shft_Out[13]~output , Shft_Out[13]~output, TP2_E5, 1
instance = comp, \Shft_Out[12]~output , Shft_Out[12]~output, TP2_E5, 1
instance = comp, \Shft_Out[11]~output , Shft_Out[11]~output, TP2_E5, 1
instance = comp, \Shft_Out[10]~output , Shft_Out[10]~output, TP2_E5, 1
instance = comp, \Shft_Out[9]~output , Shft_Out[9]~output, TP2_E5, 1
instance = comp, \Shft_Out[8]~output , Shft_Out[8]~output, TP2_E5, 1
instance = comp, \Shft_Out[7]~output , Shft_Out[7]~output, TP2_E5, 1
instance = comp, \Shft_Out[6]~output , Shft_Out[6]~output, TP2_E5, 1
instance = comp, \Shft_Out[5]~output , Shft_Out[5]~output, TP2_E5, 1
instance = comp, \Shft_Out[4]~output , Shft_Out[4]~output, TP2_E5, 1
instance = comp, \Shft_Out[3]~output , Shft_Out[3]~output, TP2_E5, 1
instance = comp, \Shft_Out[2]~output , Shft_Out[2]~output, TP2_E5, 1
instance = comp, \Shft_Out[1]~output , Shft_Out[1]~output, TP2_E5, 1
instance = comp, \Shft_Out[0]~output , Shft_Out[0]~output, TP2_E5, 1
instance = comp, \Type_Reg[6]~output , Type_Reg[6]~output, TP2_E5, 1
instance = comp, \Type_Reg[5]~output , Type_Reg[5]~output, TP2_E5, 1
instance = comp, \Type_Reg[4]~output , Type_Reg[4]~output, TP2_E5, 1
instance = comp, \Type_Reg[3]~output , Type_Reg[3]~output, TP2_E5, 1
instance = comp, \Type_Reg[2]~output , Type_Reg[2]~output, TP2_E5, 1
instance = comp, \Type_Reg[1]~output , Type_Reg[1]~output, TP2_E5, 1
instance = comp, \Type_Reg[0]~output , Type_Reg[0]~output, TP2_E5, 1
instance = comp, \Clock~input , Clock~input, TP2_E5, 1
instance = comp, \Hold~input , Hold~input, TP2_E5, 1
instance = comp, \inst|inst2 , inst|inst2, TP2_E5, 1
instance = comp, \Instr_Mem[15]~input , Instr_Mem[15]~input, TP2_E5, 1
instance = comp, \inst|inst3|25|3 , inst|inst3|25|3, TP2_E5, 1
instance = comp, \Instr_Mem[16]~input , Instr_Mem[16]~input, TP2_E5, 1
instance = comp, \inst|inst8|20 , inst|inst8|20, TP2_E5, 1
instance = comp, \Instr_Mem[17]~input , Instr_Mem[17]~input, TP2_E5, 1
instance = comp, \inst|inst8|19 , inst|inst8|19, TP2_E5, 1
instance = comp, \Instr_Mem[18]~input , Instr_Mem[18]~input, TP2_E5, 1
instance = comp, \inst|inst8|18 , inst|inst8|18, TP2_E5, 1
instance = comp, \Instr_Mem[19]~input , Instr_Mem[19]~input, TP2_E5, 1
instance = comp, \inst|inst8|17 , inst|inst8|17, TP2_E5, 1
instance = comp, \Instr_Mem[20]~input , Instr_Mem[20]~input, TP2_E5, 1
instance = comp, \inst|inst8|16 , inst|inst8|16, TP2_E5, 1
instance = comp, \Instr_Mem[21]~input , Instr_Mem[21]~input, TP2_E5, 1
instance = comp, \inst|inst8|15 , inst|inst8|15, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a21 , inst7|inst|altsyncram_component|auto_generated|ram_block1a21, TP2_E5, 1
instance = comp, \Instr_Mem[14]~input , Instr_Mem[14]~input, TP2_E5, 1
instance = comp, \inst|inst3|24|3 , inst|inst3|24|3, TP2_E5, 1
instance = comp, \Instr_Mem[13]~input , Instr_Mem[13]~input, TP2_E5, 1
instance = comp, \inst|inst3|19|3 , inst|inst3|19|3, TP2_E5, 1
instance = comp, \Instr_Mem[12]~input , Instr_Mem[12]~input, TP2_E5, 1
instance = comp, \inst|inst3|18|3 , inst|inst3|18|3, TP2_E5, 1
instance = comp, \Instr_Mem[11]~input , Instr_Mem[11]~input, TP2_E5, 1
instance = comp, \inst|inst3|15|3 , inst|inst3|15|3, TP2_E5, 1
instance = comp, \Instr_Mem[10]~input , Instr_Mem[10]~input, TP2_E5, 1
instance = comp, \inst|inst3|10|3 , inst|inst3|10|3, TP2_E5, 1
instance = comp, \Instr_Mem[9]~input , Instr_Mem[9]~input, TP2_E5, 1
instance = comp, \inst|inst3|3|3 , inst|inst3|3|3, TP2_E5, 1
instance = comp, \Instr_Mem[8]~input , Instr_Mem[8]~input, TP2_E5, 1
instance = comp, \inst|inst3|2|3 , inst|inst3|2|3, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a27 , inst7|inst|altsyncram_component|auto_generated|ram_block1a27, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a26 , inst7|inst|altsyncram_component|auto_generated|ram_block1a26, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a25 , inst7|inst|altsyncram_component|auto_generated|ram_block1a25, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a24 , inst7|inst|altsyncram_component|auto_generated|ram_block1a24, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a23 , inst7|inst|altsyncram_component|auto_generated|ram_block1a23, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a22 , inst7|inst|altsyncram_component|auto_generated|ram_block1a22, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a18 , inst7|inst|altsyncram_component|auto_generated|ram_block1a18, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a17 , inst7|inst|altsyncram_component|auto_generated|ram_block1a17, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a16 , inst7|inst|altsyncram_component|auto_generated|ram_block1a16, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a15 , inst7|inst|altsyncram_component|auto_generated|ram_block1a15, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a14 , inst7|inst|altsyncram_component|auto_generated|ram_block1a14, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a13 , inst7|inst|altsyncram_component|auto_generated|ram_block1a13, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 , inst7|inst|altsyncram_component|auto_generated|ram_block1a5, TP2_E5, 1
instance = comp, \inst7|inst7~0 , inst7|inst7~0, TP2_E5, 1
instance = comp, \inst7|inst5|$00000|auto_generated|result_node[5]~0 , inst7|inst5|$00000|auto_generated|result_node[5]~0, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 , inst7|inst|altsyncram_component|auto_generated|ram_block1a4, TP2_E5, 1
instance = comp, \inst7|inst5|$00000|auto_generated|result_node[4]~1 , inst7|inst5|$00000|auto_generated|result_node[4]~1, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 , inst7|inst|altsyncram_component|auto_generated|ram_block1a3, TP2_E5, 1
instance = comp, \inst7|inst5|$00000|auto_generated|result_node[3]~2 , inst7|inst5|$00000|auto_generated|result_node[3]~2, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 , inst7|inst|altsyncram_component|auto_generated|ram_block1a2, TP2_E5, 1
instance = comp, \inst7|inst5|$00000|auto_generated|result_node[2]~3 , inst7|inst5|$00000|auto_generated|result_node[2]~3, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 , inst7|inst|altsyncram_component|auto_generated|ram_block1a1, TP2_E5, 1
instance = comp, \inst7|inst5|$00000|auto_generated|result_node[1]~4 , inst7|inst5|$00000|auto_generated|result_node[1]~4, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 , inst7|inst|altsyncram_component|auto_generated|ram_block1a0, TP2_E5, 1
instance = comp, \inst7|inst5|$00000|auto_generated|result_node[0]~5 , inst7|inst5|$00000|auto_generated|result_node[0]~5, TP2_E5, 1
instance = comp, \Instr_Mem[7]~input , Instr_Mem[7]~input, TP2_E5, 1
instance = comp, \inst|inst4|25|3 , inst|inst4|25|3, TP2_E5, 1
instance = comp, \Instr_Mem[6]~input , Instr_Mem[6]~input, TP2_E5, 1
instance = comp, \inst|inst4|24|3 , inst|inst4|24|3, TP2_E5, 1
instance = comp, \Instr_Mem[5]~input , Instr_Mem[5]~input, TP2_E5, 1
instance = comp, \inst|inst4|19|3 , inst|inst4|19|3, TP2_E5, 1
instance = comp, \Instr_Mem[4]~input , Instr_Mem[4]~input, TP2_E5, 1
instance = comp, \inst|inst4|18|3 , inst|inst4|18|3, TP2_E5, 1
instance = comp, \Instr_Mem[3]~input , Instr_Mem[3]~input, TP2_E5, 1
instance = comp, \inst|inst4|15|3 , inst|inst4|15|3, TP2_E5, 1
instance = comp, \Instr_Mem[2]~input , Instr_Mem[2]~input, TP2_E5, 1
instance = comp, \inst|inst4|10|3 , inst|inst4|10|3, TP2_E5, 1
instance = comp, \Instr_Mem[1]~input , Instr_Mem[1]~input, TP2_E5, 1
instance = comp, \inst|inst4|3|3 , inst|inst4|3|3, TP2_E5, 1
instance = comp, \Instr_Mem[0]~input , Instr_Mem[0]~input, TP2_E5, 1
instance = comp, \inst|inst4|2|3 , inst|inst4|2|3, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a20 , inst7|inst|altsyncram_component|auto_generated|ram_block1a20, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a19 , inst7|inst|altsyncram_component|auto_generated|ram_block1a19, TP2_E5, 1
instance = comp, \Data_In[14]~input , Data_In[14]~input, TP2_E5, 1
instance = comp, \SH_Sel[1]~input , SH_Sel[1]~input, TP2_E5, 1
instance = comp, \Data_In[15]~input , Data_In[15]~input, TP2_E5, 1
instance = comp, \SH_Sel[0]~input , SH_Sel[0]~input, TP2_E5, 1
instance = comp, \inst19|inst|$00001|auto_generated|result_node[0]~0 , inst19|inst|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \inst19|inst1|$00001|auto_generated|result_node[0]~0 , inst19|inst1|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[13]~input , Data_In[13]~input, TP2_E5, 1
instance = comp, \inst19|inst1|$00001|auto_generated|result_node[0]~1 , inst19|inst1|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst2|$00001|auto_generated|result_node[0]~0 , inst19|inst2|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[12]~input , Data_In[12]~input, TP2_E5, 1
instance = comp, \inst19|inst2|$00001|auto_generated|result_node[0]~1 , inst19|inst2|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst3|$00001|auto_generated|result_node[0]~0 , inst19|inst3|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[11]~input , Data_In[11]~input, TP2_E5, 1
instance = comp, \inst19|inst3|$00001|auto_generated|result_node[0]~1 , inst19|inst3|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst4|$00001|auto_generated|result_node[0]~0 , inst19|inst4|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[10]~input , Data_In[10]~input, TP2_E5, 1
instance = comp, \inst19|inst4|$00001|auto_generated|result_node[0]~1 , inst19|inst4|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst5|$00001|auto_generated|result_node[0]~0 , inst19|inst5|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[9]~input , Data_In[9]~input, TP2_E5, 1
instance = comp, \inst19|inst5|$00001|auto_generated|result_node[0]~1 , inst19|inst5|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst6|$00001|auto_generated|result_node[0]~0 , inst19|inst6|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[8]~input , Data_In[8]~input, TP2_E5, 1
instance = comp, \inst19|inst6|$00001|auto_generated|result_node[0]~1 , inst19|inst6|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst7|$00001|auto_generated|result_node[0]~0 , inst19|inst7|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[7]~input , Data_In[7]~input, TP2_E5, 1
instance = comp, \inst19|inst7|$00001|auto_generated|result_node[0]~1 , inst19|inst7|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst8|$00001|auto_generated|result_node[0]~0 , inst19|inst8|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[6]~input , Data_In[6]~input, TP2_E5, 1
instance = comp, \inst19|inst8|$00001|auto_generated|result_node[0]~1 , inst19|inst8|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst9|$00001|auto_generated|result_node[0]~0 , inst19|inst9|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[5]~input , Data_In[5]~input, TP2_E5, 1
instance = comp, \inst19|inst9|$00001|auto_generated|result_node[0]~1 , inst19|inst9|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst10|$00001|auto_generated|result_node[0]~0 , inst19|inst10|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[4]~input , Data_In[4]~input, TP2_E5, 1
instance = comp, \inst19|inst10|$00001|auto_generated|result_node[0]~1 , inst19|inst10|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst11|$00001|auto_generated|result_node[0]~0 , inst19|inst11|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[3]~input , Data_In[3]~input, TP2_E5, 1
instance = comp, \inst19|inst11|$00001|auto_generated|result_node[0]~1 , inst19|inst11|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst12|$00001|auto_generated|result_node[0]~0 , inst19|inst12|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[2]~input , Data_In[2]~input, TP2_E5, 1
instance = comp, \inst19|inst12|$00001|auto_generated|result_node[0]~1 , inst19|inst12|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst13|$00001|auto_generated|result_node[0]~0 , inst19|inst13|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[1]~input , Data_In[1]~input, TP2_E5, 1
instance = comp, \inst19|inst13|$00001|auto_generated|result_node[0]~1 , inst19|inst13|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst14|$00001|auto_generated|result_node[0]~0 , inst19|inst14|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \Data_In[0]~input , Data_In[0]~input, TP2_E5, 1
instance = comp, \inst19|inst14|$00001|auto_generated|result_node[0]~1 , inst19|inst14|$00001|auto_generated|result_node[0]~1, TP2_E5, 1
instance = comp, \inst19|inst15|$00001|auto_generated|result_node[0]~0 , inst19|inst15|$00001|auto_generated|result_node[0]~0, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a12 , inst7|inst|altsyncram_component|auto_generated|ram_block1a12, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a11 , inst7|inst|altsyncram_component|auto_generated|ram_block1a11, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a10 , inst7|inst|altsyncram_component|auto_generated|ram_block1a10, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a9 , inst7|inst|altsyncram_component|auto_generated|ram_block1a9, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a8 , inst7|inst|altsyncram_component|auto_generated|ram_block1a8, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 , inst7|inst|altsyncram_component|auto_generated|ram_block1a7, TP2_E5, 1
instance = comp, \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 , inst7|inst|altsyncram_component|auto_generated|ram_block1a6, TP2_E5, 1
