###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 17:00:15 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.113
= Slack Time                   -6.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.833 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -6.610 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.375 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.128 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.912 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.785 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.702 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.570 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.333 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2] | CLK ^ -> Q v           | DFFSR   | 0.193 | 0.420 |   1.920 |   -4.913 | 
     | tx_core/dma_reg_tx/U3409         | A v -> Y ^             | INVX2   | 0.085 | 0.094 |   2.014 |   -4.820 | 
     | tx_core/dma_reg_tx/U1813         | A ^ -> Y v             | NOR2X1  | 0.096 | 0.094 |   2.108 |   -4.726 | 
     | tx_core/dma_reg_tx/U1814         | A v -> Y ^             | NAND2X1 | 7.905 | 5.728 |   7.836 |    1.002 | 
     | tx_core/dma_reg_tx/U3236         | D ^ -> Y v             | OAI22X1 | 0.977 | 1.359 |   9.194 |    2.361 | 
     | tx_core/dma_reg_tx/U3243         | B v -> Y ^             | NOR2X1  | 0.212 | 0.226 |   9.420 |    2.587 | 
     | tx_core/dma_reg_tx/U3318         | A ^ -> Y v             | AOI22X1 | 0.182 | 0.181 |   9.601 |    2.767 | 
     | tx_core/dma_reg_tx/U3591         | A v -> Y ^             | INVX2   | 0.142 | 0.158 |   9.759 |    2.926 | 
     | tx_core/axi_master/U54           | A ^ -> Y v             | AOI22X1 | 0.303 | 0.095 |   9.854 |    3.021 | 
     | tx_core/axi_master/U52           | A v -> Y ^             | NAND2X1 | 0.216 | 0.254 |  10.109 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [25] ^ |         | 0.216 | 0.005 |  10.113 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.053
= Slack Time                   -6.773
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.773 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -6.549 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.314 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.068 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.851 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.725 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.641 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.509 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.273 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2] | CLK ^ -> Q v           | DFFSR   | 0.193 | 0.420 |   1.920 |   -4.853 | 
     | tx_core/dma_reg_tx/U3409         | A v -> Y ^             | INVX2   | 0.085 | 0.094 |   2.014 |   -4.759 | 
     | tx_core/dma_reg_tx/U1813         | A ^ -> Y v             | NOR2X1  | 0.096 | 0.094 |   2.108 |   -4.665 | 
     | tx_core/dma_reg_tx/U1814         | A v -> Y ^             | NAND2X1 | 7.905 | 5.728 |   7.836 |    1.063 | 
     | tx_core/dma_reg_tx/U3320         | D ^ -> Y v             | OAI22X1 | 0.940 | 1.328 |   9.163 |    2.391 | 
     | tx_core/dma_reg_tx/U3321         | B v -> Y ^             | NOR2X1  | 0.180 | 0.187 |   9.350 |    2.577 | 
     | tx_core/dma_reg_tx/U3333         | A ^ -> Y v             | AOI22X1 | 0.183 | 0.179 |   9.529 |    2.756 | 
     | tx_core/dma_reg_tx/U3593         | A v -> Y ^             | INVX2   | 0.145 | 0.160 |   9.689 |    2.916 | 
     | tx_core/axi_master/U51           | A ^ -> Y v             | AOI22X1 | 0.315 | 0.101 |   9.791 |    3.018 | 
     | tx_core/axi_master/U49           | A v -> Y ^             | NAND2X1 | 0.217 | 0.257 |  10.048 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [26] ^ |         | 0.217 | 0.005 |  10.053 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.049
= Slack Time                   -6.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.768 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.545 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.310 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.063 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.847 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.720 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.637 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.505 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.268 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.789 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.670 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.147 | 
     | tx_core/dma_reg_tx/U3339         | D ^ -> Y v             | OAI22X1 | 0.955 | 1.232 |   9.148 |    2.379 | 
     | tx_core/dma_reg_tx/U3340         | B v -> Y ^             | NOR2X1  | 0.187 | 0.195 |   9.342 |    2.574 | 
     | tx_core/dma_reg_tx/U3348         | B ^ -> Y v             | AOI22X1 | 0.180 | 0.188 |   9.531 |    2.762 | 
     | tx_core/dma_reg_tx/U3595         | A v -> Y ^             | INVX2   | 0.131 | 0.150 |   9.681 |    2.913 | 
     | tx_core/axi_master/U48           | A ^ -> Y v             | AOI22X1 | 0.307 | 0.096 |   9.777 |    3.009 | 
     | tx_core/axi_master/U46           | A v -> Y ^             | NAND2X1 | 0.230 | 0.266 |  10.043 |    3.274 | 
     |                                  | \m_r_ach.ARADDR [27] ^ |         | 0.230 | 0.006 |  10.049 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.046
= Slack Time                   -6.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.766 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -6.542 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.307 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.061 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.844 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.718 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.634 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.502 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.266 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2] | CLK ^ -> Q v           | DFFSR   | 0.193 | 0.420 |   1.920 |   -4.846 | 
     | tx_core/dma_reg_tx/U3409         | A v -> Y ^             | INVX2   | 0.085 | 0.094 |   2.014 |   -4.752 | 
     | tx_core/dma_reg_tx/U1813         | A ^ -> Y v             | NOR2X1  | 0.096 | 0.094 |   2.108 |   -4.658 | 
     | tx_core/dma_reg_tx/U1814         | A v -> Y ^             | NAND2X1 | 7.905 | 5.728 |   7.836 |    1.070 | 
     | tx_core/dma_reg_tx/U3357         | D ^ -> Y v             | OAI22X1 | 0.966 | 1.335 |   9.170 |    2.405 | 
     | tx_core/dma_reg_tx/U3358         | B v -> Y ^             | NOR2X1  | 0.194 | 0.204 |   9.374 |    2.608 | 
     | tx_core/dma_reg_tx/U3363         | C ^ -> Y v             | AOI22X1 | 0.184 | 0.163 |   9.537 |    2.771 | 
     | tx_core/dma_reg_tx/U3597         | A v -> Y ^             | INVX2   | 0.125 | 0.146 |   9.683 |    2.917 | 
     | tx_core/axi_master/U45           | A ^ -> Y v             | AOI22X1 | 0.312 | 0.097 |   9.780 |    3.014 | 
     | tx_core/axi_master/U43           | A v -> Y ^             | NAND2X1 | 0.224 | 0.260 |  10.041 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [28] ^ |         | 0.224 | 0.005 |  10.046 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.029
= Slack Time                   -6.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.749 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.525 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.290 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.044 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.827 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.701 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.617 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.485 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.249 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.769 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.650 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.167 | 
     | tx_core/dma_reg_tx/U3192         | D ^ -> Y v             | OAI22X1 | 0.983 | 1.256 |   9.172 |    2.423 | 
     | tx_core/dma_reg_tx/U3193         | B v -> Y ^             | NOR2X1  | 0.182 | 0.187 |   9.359 |    2.610 | 
     | tx_core/dma_reg_tx/U3207         | B ^ -> Y v             | AOI22X1 | 0.185 | 0.193 |   9.551 |    2.802 | 
     | tx_core/dma_reg_tx/U3587         | A v -> Y ^             | INVX2   | 0.107 | 0.129 |   9.680 |    2.931 | 
     | tx_core/axi_master/U60           | A ^ -> Y v             | AOI22X1 | 0.306 | 0.089 |   9.769 |    3.021 | 
     | tx_core/axi_master/U58           | A v -> Y ^             | NAND2X1 | 0.216 | 0.255 |  10.024 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [23] ^ |         | 0.216 | 0.005 |  10.029 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.992
= Slack Time                   -6.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.712 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.489 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.254 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.007 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.791 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.664 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.581 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.449 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.212 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.732 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.614 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.203 | 
     | tx_core/dma_reg_tx/U3406         | D ^ -> Y v             | OAI22X1 | 0.953 | 1.214 |   9.129 |    2.417 | 
     | tx_core/dma_reg_tx/U3407         | B v -> Y ^             | NOR2X1  | 0.184 | 0.191 |   9.320 |    2.608 | 
     | tx_core/dma_reg_tx/U3408         | D ^ -> Y v             | AOI22X1 | 0.166 | 0.160 |   9.480 |    2.767 | 
     | tx_core/dma_reg_tx/U3603         | A v -> Y ^             | INVX2   | 0.138 | 0.150 |   9.630 |    2.917 | 
     | tx_core/axi_master/U33           | A ^ -> Y v             | AOI22X1 | 0.308 | 0.098 |   9.728 |    3.016 | 
     | tx_core/axi_master/U31           | A v -> Y ^             | NAND2X1 | 0.223 | 0.259 |   9.987 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [31] ^ |         | 0.223 | 0.005 |   9.992 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.983
= Slack Time                   -6.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.703 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.479 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.245 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.998 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.782 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.655 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.572 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.439 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.203 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.723 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v            | INVX2   | 0.119 | 0.119 |   2.099 |   -4.604 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^            | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.212 | 
     | tx_core/dma_reg_tx/U2544         | D ^ -> Y v            | OAI22X1 | 0.947 | 1.217 |   9.132 |    2.429 | 
     | tx_core/dma_reg_tx/U2547         | B v -> Y ^            | NOR2X1  | 0.181 | 0.188 |   9.320 |    2.617 | 
     | tx_core/dma_reg_tx/U2561         | B ^ -> Y v            | AOI22X1 | 0.136 | 0.149 |   9.468 |    2.765 | 
     | tx_core/dma_reg_tx/U3559         | A v -> Y ^            | INVX2   | 0.137 | 0.140 |   9.608 |    2.905 | 
     | tx_core/axi_master/U12           | A ^ -> Y v            | AOI22X1 | 0.368 | 0.132 |   9.740 |    3.037 | 
     | tx_core/axi_master/U10           | A v -> Y ^            | NAND2X1 | 0.188 | 0.240 |   9.980 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [9] ^ |         | 0.188 | 0.003 |   9.983 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.982
= Slack Time                   -6.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.702 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.478 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.244 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.997 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.781 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.654 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.571 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.438 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.202 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.722 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.603 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.213 | 
     | tx_core/dma_reg_tx/U3384         | D ^ -> Y v             | OAI22X1 | 0.941 | 1.214 |   9.129 |    2.427 | 
     | tx_core/dma_reg_tx/U3385         | B v -> Y ^             | NOR2X1  | 0.183 | 0.190 |   9.319 |    2.618 | 
     | tx_core/dma_reg_tx/U3393         | B ^ -> Y v             | AOI22X1 | 0.154 | 0.167 |   9.487 |    2.785 | 
     | tx_core/dma_reg_tx/U3601         | A v -> Y ^             | INVX2   | 0.125 | 0.138 |   9.624 |    2.922 | 
     | tx_core/axi_master/U36           | A ^ -> Y v             | AOI22X1 | 0.303 | 0.093 |   9.717 |    3.016 | 
     | tx_core/axi_master/U34           | A v -> Y ^             | NAND2X1 | 0.224 | 0.259 |   9.977 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [30] ^ |         | 0.224 | 0.005 |   9.982 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.981
= Slack Time                   -6.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.701 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.478 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.243 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.996 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.780 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.653 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.570 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.438 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.201 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.721 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.603 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.214 | 
     | tx_core/dma_reg_tx/U3376         | D ^ -> Y v             | OAI22X1 | 0.941 | 1.217 |   9.132 |    2.431 | 
     | tx_core/dma_reg_tx/U3377         | B v -> Y ^             | NOR2X1  | 0.198 | 0.209 |   9.342 |    2.641 | 
     | tx_core/dma_reg_tx/U3378         | D ^ -> Y v             | AOI22X1 | 0.165 | 0.161 |   9.503 |    2.802 | 
     | tx_core/dma_reg_tx/U3599         | A v -> Y ^             | INVX2   | 0.113 | 0.130 |   9.633 |    2.932 | 
     | tx_core/axi_master/U42           | A ^ -> Y v             | AOI22X1 | 0.302 | 0.090 |   9.723 |    3.022 | 
     | tx_core/axi_master/U40           | A v -> Y ^             | NAND2X1 | 0.218 | 0.255 |   9.979 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [29] ^ |         | 0.218 | 0.003 |   9.981 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.766
= Slack Time                   -6.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.486 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.263 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.028 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.781 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.565 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.438 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.355 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.222 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.986 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.587 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.479 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.382 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.341 | 
     | tx_core/dma_reg_tx/U2298         | B ^ -> Y v            | OAI22X1 | 0.942 | 1.112 |   8.939 |    2.453 | 
     | tx_core/dma_reg_tx/U2300         | A v -> Y ^            | NOR2X1  | 0.193 | 0.149 |   9.088 |    2.602 | 
     | tx_core/dma_reg_tx/U2312         | A ^ -> Y v            | AOI22X1 | 0.147 | 0.148 |   9.236 |    2.750 | 
     | tx_core/dma_reg_tx/U3541         | A v -> Y ^            | INVX2   | 0.137 | 0.141 |   9.377 |    2.891 | 
     | tx_core/axi_master/U107          | A ^ -> Y v            | AOI22X1 | 0.350 | 0.125 |   9.502 |    3.016 | 
     | tx_core/axi_master/U103          | A v -> Y ^            | NAND2X1 | 0.211 | 0.260 |   9.762 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [0] ^ |         | 0.211 | 0.004 |   9.766 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.753
= Slack Time                   -6.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.473 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.250 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.015 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.768 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.552 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.425 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.342 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.209 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.973 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.574 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.466 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.369 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.354 | 
     | tx_core/dma_reg_tx/U2362         | B ^ -> Y v            | OAI22X1 | 0.945 | 1.146 |   8.973 |    2.500 | 
     | tx_core/dma_reg_tx/U2366         | A v -> Y ^            | NOR2X1  | 0.199 | 0.159 |   9.133 |    2.659 | 
     | tx_core/dma_reg_tx/U2416         | A ^ -> Y v            | AOI22X1 | 0.123 | 0.126 |   9.259 |    2.785 | 
     | tx_core/dma_reg_tx/U3549         | A v -> Y ^            | INVX2   | 0.102 | 0.110 |   9.368 |    2.895 | 
     | tx_core/axi_master/U27           | A ^ -> Y v            | AOI22X1 | 0.350 | 0.114 |   9.482 |    3.009 | 
     | tx_core/axi_master/U25           | A v -> Y ^            | NAND2X1 | 0.218 | 0.266 |   9.749 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [4] ^ |         | 0.218 | 0.005 |   9.753 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.753
= Slack Time                   -6.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.473 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.249 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.014 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.767 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.551 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.424 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.341 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.209 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.972 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.573 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.465 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.368 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.355 | 
     | tx_core/dma_reg_tx/U2335         | B ^ -> Y v            | OAI22X1 | 0.935 | 1.129 |   8.956 |    2.484 | 
     | tx_core/dma_reg_tx/U2337         | A v -> Y ^            | NOR2X1  | 0.207 | 0.169 |   9.126 |    2.653 | 
     | tx_core/dma_reg_tx/U2342         | C ^ -> Y v            | AOI22X1 | 0.127 | 0.111 |   9.237 |    2.765 | 
     | tx_core/dma_reg_tx/U3545         | A v -> Y ^            | INVX2   | 0.127 | 0.129 |   9.366 |    2.893 | 
     | tx_core/axi_master/U39           | A ^ -> Y v            | AOI22X1 | 0.344 | 0.118 |   9.484 |    3.011 | 
     | tx_core/axi_master/U37           | A v -> Y ^            | NAND2X1 | 0.217 | 0.264 |   9.748 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [2] ^ |         | 0.217 | 0.005 |   9.753 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.748
= Slack Time                   -6.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.468 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.244 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.009 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.762 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.546 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.419 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.336 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.204 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.967 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.568 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.460 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.363 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.360 | 
     | tx_core/dma_reg_tx/U2350         | B ^ -> Y v            | OAI22X1 | 0.964 | 1.145 |   8.972 |    2.504 | 
     | tx_core/dma_reg_tx/U2352         | A v -> Y ^            | NOR2X1  | 0.206 | 0.171 |   9.143 |    2.675 | 
     | tx_core/dma_reg_tx/U2361         | C ^ -> Y v            | AOI22X1 | 0.121 | 0.106 |   9.248 |    2.781 | 
     | tx_core/dma_reg_tx/U3547         | A v -> Y ^            | INVX2   | 0.113 | 0.118 |   9.367 |    2.899 | 
     | tx_core/axi_master/U30           | A ^ -> Y v            | AOI22X1 | 0.343 | 0.113 |   9.480 |    3.012 | 
     | tx_core/axi_master/U28           | A v -> Y ^            | NAND2X1 | 0.216 | 0.263 |   9.743 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [3] ^ |         | 0.216 | 0.005 |   9.748 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.743
= Slack Time                   -6.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.463 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.239 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.005 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.758 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.542 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.415 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.332 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.199 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.963 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.564 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.456 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.359 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.364 | 
     | tx_core/dma_reg_tx/U2600         | B ^ -> Y v             | OAI22X1 | 0.964 | 1.159 |   8.986 |    2.523 | 
     | tx_core/dma_reg_tx/U2604         | A v -> Y ^             | NOR2X1  | 0.201 | 0.163 |   9.149 |    2.686 | 
     | tx_core/dma_reg_tx/U2613         | C ^ -> Y v             | AOI22X1 | 0.107 | 0.091 |   9.240 |    2.777 | 
     | tx_core/dma_reg_tx/U3563         | A v -> Y ^             | INVX2   | 0.132 | 0.127 |   9.367 |    2.904 | 
     | tx_core/axi_master/U99           | A ^ -> Y v             | AOI22X1 | 0.353 | 0.122 |   9.489 |    3.026 | 
     | tx_core/axi_master/U97           | A v -> Y ^             | NAND2X1 | 0.201 | 0.250 |   9.739 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [11] ^ |         | 0.201 | 0.004 |   9.743 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.742
= Slack Time                   -6.462
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.462 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.239 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.004 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.757 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.541 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.414 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.331 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.199 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.962 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.563 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.455 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.358 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.365 | 
     | tx_core/dma_reg_tx/U2320         | B ^ -> Y v            | OAI22X1 | 0.952 | 1.138 |   8.965 |    2.503 | 
     | tx_core/dma_reg_tx/U2322         | A v -> Y ^            | NOR2X1  | 0.202 | 0.166 |   9.131 |    2.669 | 
     | tx_core/dma_reg_tx/U2327         | C ^ -> Y v            | AOI22X1 | 0.113 | 0.097 |   9.228 |    2.766 | 
     | tx_core/dma_reg_tx/U3543         | A v -> Y ^            | INVX2   | 0.139 | 0.132 |   9.360 |    2.898 | 
     | tx_core/axi_master/U72           | A ^ -> Y v            | AOI22X1 | 0.328 | 0.113 |   9.473 |    3.011 | 
     | tx_core/axi_master/U70           | A v -> Y ^            | NAND2X1 | 0.221 | 0.264 |   9.737 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [1] ^ |         | 0.221 | 0.005 |   9.742 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.739
= Slack Time                   -6.459
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.459 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.236 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.001 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.754 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.538 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.411 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.328 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.195 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.959 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.560 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.452 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.355 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.368 | 
     | tx_core/dma_reg_tx/U2417         | B ^ -> Y v            | OAI22X1 | 0.964 | 1.149 |   8.976 |    2.517 | 
     | tx_core/dma_reg_tx/U2421         | A v -> Y ^            | NOR2X1  | 0.184 | 0.144 |   9.120 |    2.661 | 
     | tx_core/dma_reg_tx/U2443         | A ^ -> Y v            | AOI22X1 | 0.131 | 0.132 |   9.252 |    2.793 | 
     | tx_core/dma_reg_tx/U3551         | A v -> Y ^            | INVX2   | 0.099 | 0.109 |   9.361 |    2.902 | 
     | tx_core/axi_master/U24           | A ^ -> Y v            | AOI22X1 | 0.343 | 0.109 |   9.470 |    3.011 | 
     | tx_core/axi_master/U22           | A v -> Y ^            | NAND2X1 | 0.219 | 0.267 |   9.737 |    3.278 | 
     |                                  | \m_r_ach.ARADDR [5] ^ |         | 0.219 | 0.002 |   9.739 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.715
= Slack Time                   -6.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.435 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.212 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.977 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.730 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.514 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.387 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.304 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.171 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.935 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.536 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.428 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.331 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.392 | 
     | tx_core/dma_reg_tx/U2709         | B ^ -> Y v             | OAI22X1 | 0.947 | 1.165 |   8.993 |    2.558 | 
     | tx_core/dma_reg_tx/U2711         | A v -> Y ^             | NOR2X1  | 0.191 | 0.151 |   9.143 |    2.708 | 
     | tx_core/dma_reg_tx/U2731         | A ^ -> Y v             | AOI22X1 | 0.107 | 0.110 |   9.253 |    2.818 | 
     | tx_core/dma_reg_tx/U3571         | A v -> Y ^             | INVX2   | 0.127 | 0.123 |   9.376 |    2.941 | 
     | tx_core/axi_master/U87           | A ^ -> Y v             | AOI22X1 | 0.337 | 0.111 |   9.487 |    3.052 | 
     | tx_core/axi_master/U85           | A v -> Y ^             | NAND2X1 | 0.180 | 0.226 |   9.712 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [15] ^ |         | 0.180 | 0.003 |   9.715 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.713
= Slack Time                   -6.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.433 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.210 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.975 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.728 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.512 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.385 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.302 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.170 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.933 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.534 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.426 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.329 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.394 | 
     | tx_core/dma_reg_tx/U2457         | B ^ -> Y v            | OAI22X1 | 0.939 | 1.149 |   8.976 |    2.543 | 
     | tx_core/dma_reg_tx/U2459         | A v -> Y ^            | NOR2X1  | 0.206 | 0.167 |   9.143 |    2.709 | 
     | tx_core/dma_reg_tx/U2466         | C ^ -> Y v            | AOI22X1 | 0.110 | 0.095 |   9.237 |    2.804 | 
     | tx_core/dma_reg_tx/U3553         | A v -> Y ^            | INVX2   | 0.098 | 0.104 |   9.341 |    2.908 | 
     | tx_core/axi_master/U21           | A ^ -> Y v            | AOI22X1 | 0.344 | 0.110 |   9.451 |    3.017 | 
     | tx_core/axi_master/U19           | A v -> Y ^            | NAND2X1 | 0.211 | 0.258 |   9.709 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [6] ^ |         | 0.211 | 0.004 |   9.713 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.712
= Slack Time                   -6.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.432 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.209 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.974 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.727 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.511 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.384 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.301 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.168 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.932 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.533 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.425 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.328 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.395 | 
     | tx_core/dma_reg_tx/U2614         | B ^ -> Y v             | OAI22X1 | 0.941 | 1.163 |   8.991 |    2.559 | 
     | tx_core/dma_reg_tx/U2618         | A v -> Y ^             | NOR2X1  | 0.184 | 0.145 |   9.135 |    2.703 | 
     | tx_core/dma_reg_tx/U2654         | A ^ -> Y v             | AOI22X1 | 0.105 | 0.108 |   9.243 |    2.811 | 
     | tx_core/dma_reg_tx/U3565         | A v -> Y ^             | INVX2   | 0.095 | 0.100 |   9.343 |    2.911 | 
     | tx_core/axi_master/U96           | A ^ -> Y v             | AOI22X1 | 0.380 | 0.129 |   9.472 |    3.040 | 
     | tx_core/axi_master/U94           | A v -> Y ^             | NAND2X1 | 0.184 | 0.238 |   9.710 |    3.278 | 
     |                                  | \m_r_ach.ARADDR [12] ^ |         | 0.184 | 0.002 |   9.712 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.711
= Slack Time                   -6.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.431 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.207 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.973 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.726 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.510 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.383 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.300 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.167 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.931 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.532 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.424 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.327 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.396 | 
     | tx_core/dma_reg_tx/U2655         | B ^ -> Y v             | OAI22X1 | 0.942 | 1.164 |   8.991 |    2.560 | 
     | tx_core/dma_reg_tx/U2659         | A v -> Y ^             | NOR2X1  | 0.184 | 0.142 |   9.133 |    2.702 | 
     | tx_core/dma_reg_tx/U2681         | A ^ -> Y v             | AOI22X1 | 0.107 | 0.108 |   9.242 |    2.811 | 
     | tx_core/dma_reg_tx/U3567         | A v -> Y ^             | INVX2   | 0.093 | 0.099 |   9.341 |    2.910 | 
     | tx_core/axi_master/U93           | A ^ -> Y v             | AOI22X1 | 0.356 | 0.115 |   9.455 |    3.024 | 
     | tx_core/axi_master/U91           | A v -> Y ^             | NAND2X1 | 0.202 | 0.252 |   9.707 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [13] ^ |         | 0.202 | 0.004 |   9.711 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.711
= Slack Time                   -6.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.431 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.207 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.972 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.726 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.509 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.383 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.299 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.167 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.931 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.532 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.424 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.327 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.396 | 
     | tx_core/dma_reg_tx/U2682         | B ^ -> Y v             | OAI22X1 | 0.940 | 1.162 |   8.989 |    2.558 | 
     | tx_core/dma_reg_tx/U2684         | A v -> Y ^             | NOR2X1  | 0.178 | 0.138 |   9.127 |    2.697 | 
     | tx_core/dma_reg_tx/U2704         | A ^ -> Y v             | AOI22X1 | 0.107 | 0.107 |   9.234 |    2.803 | 
     | tx_core/dma_reg_tx/U3569         | A v -> Y ^             | INVX2   | 0.126 | 0.125 |   9.359 |    2.928 | 
     | tx_core/axi_master/U90           | A ^ -> Y v             | AOI22X1 | 0.349 | 0.119 |   9.478 |    3.047 | 
     | tx_core/axi_master/U88           | A v -> Y ^             | NAND2X1 | 0.182 | 0.230 |   9.708 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [14] ^ |         | 0.182 | 0.003 |   9.711 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.629
= Slack Time                   -6.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.349 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.125 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.890 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.644 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.427 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.301 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.217 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.085 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.848 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.289 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.606 | 
     | tx_core/dma_reg_tx/U3228         | C v -> Y ^             | OAI21X1 | 0.553 | 0.782 |   8.737 |    2.388 | 
     | tx_core/dma_reg_tx/U3588         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.794 |    2.445 | 
     | tx_core/dma_reg_tx/U3229         | C v -> Y ^             | OAI21X1 | 0.562 | 0.091 |   8.885 |    2.536 | 
     | tx_core/dma_reg_tx/U3233         | A ^ -> Y v             | NOR2X1  | 0.149 | 0.163 |   9.048 |    2.700 | 
     | tx_core/dma_reg_tx/U3234         | D v -> Y ^             | AOI22X1 | 0.196 | 0.182 |   9.231 |    2.882 | 
     | tx_core/dma_reg_tx/U3589         | A ^ -> Y v             | INVX2   | 0.132 | 0.141 |   9.372 |    3.023 | 
     | tx_core/axi_master/U57           | A v -> Y ^             | AOI22X1 | 0.204 | 0.114 |   9.486 |    3.137 | 
     | tx_core/axi_master/U55           | A ^ -> Y v             | NAND2X1 | 0.148 | 0.140 |   9.626 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [24] v |         | 0.148 | 0.003 |   9.629 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.599
= Slack Time                   -6.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.319 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.096 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.861 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.614 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.398 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.271 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.188 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.056 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.819 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^          | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.260 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v            | INVX2   | 2.993 | 3.895 |   7.955 |    1.635 | 
     | tx_core/dma_reg_tx/U2501         | C v -> Y ^            | OAI21X1 | 0.548 | 0.781 |   8.735 |    2.416 | 
     | tx_core/dma_reg_tx/U3554         | A ^ -> Y v            | INVX2   | 0.103 | 0.056 |   8.792 |    2.472 | 
     | tx_core/dma_reg_tx/U2502         | C v -> Y ^            | OAI21X1 | 0.544 | 0.086 |   8.878 |    2.558 | 
     | tx_core/dma_reg_tx/U2506         | A ^ -> Y v            | NOR2X1  | 0.159 | 0.178 |   9.056 |    2.736 | 
     | tx_core/dma_reg_tx/U2507         | D v -> Y ^            | AOI22X1 | 0.158 | 0.159 |   9.215 |    2.895 | 
     | tx_core/dma_reg_tx/U3555         | A ^ -> Y v            | INVX2   | 0.097 | 0.104 |   9.318 |    2.999 | 
     | tx_core/axi_master/U18           | A v -> Y ^            | AOI22X1 | 0.258 | 0.144 |   9.462 |    3.143 | 
     | tx_core/axi_master/U16           | A ^ -> Y v            | NAND2X1 | 0.138 | 0.133 |   9.595 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [7] v |         | 0.138 | 0.004 |   9.599 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.596
= Slack Time                   -6.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.316 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.093 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.858 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.611 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.395 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.268 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.185 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.052 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.816 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.257 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.639 | 
     | tx_core/dma_reg_tx/U2578         | C v -> Y ^             | OAI21X1 | 0.554 | 0.776 |   8.731 |    2.415 | 
     | tx_core/dma_reg_tx/U3560         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.788 |    2.472 | 
     | tx_core/dma_reg_tx/U2583         | C v -> Y ^             | OAI21X1 | 0.549 | 0.088 |   8.876 |    2.559 | 
     | tx_core/dma_reg_tx/U2585         | A ^ -> Y v             | NOR2X1  | 0.159 | 0.177 |   9.053 |    2.737 | 
     | tx_core/dma_reg_tx/U2586         | D v -> Y ^             | AOI22X1 | 0.147 | 0.150 |   9.203 |    2.887 | 
     | tx_core/dma_reg_tx/U3561         | A ^ -> Y v             | INVX2   | 0.111 | 0.118 |   9.321 |    3.005 | 
     | tx_core/axi_master/U102          | A v -> Y ^             | AOI22X1 | 0.251 | 0.144 |   9.465 |    3.149 | 
     | tx_core/axi_master/U100          | A ^ -> Y v             | NAND2X1 | 0.134 | 0.128 |   9.593 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [10] v |         | 0.134 | 0.003 |   9.596 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.590
= Slack Time                   -6.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.310 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.087 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.852 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.605 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.389 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.262 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.179 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.047 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.810 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.251 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.644 | 
     | tx_core/dma_reg_tx/U2897         | C v -> Y ^             | OAI21X1 | 0.564 | 0.792 |   8.747 |    2.436 | 
     | tx_core/dma_reg_tx/U3582         | A ^ -> Y v             | INVX2   | 0.109 | 0.064 |   8.811 |    2.500 | 
     | tx_core/dma_reg_tx/U2898         | C v -> Y ^             | OAI21X1 | 0.543 | 0.088 |   8.899 |    2.588 | 
     | tx_core/dma_reg_tx/U2900         | A ^ -> Y v             | NOR2X1  | 0.145 | 0.159 |   9.058 |    2.747 | 
     | tx_core/dma_reg_tx/U3157         | D v -> Y ^             | AOI22X1 | 0.185 | 0.175 |   9.233 |    2.923 | 
     | tx_core/dma_reg_tx/U3583         | A ^ -> Y v             | INVX2   | 0.100 | 0.108 |   9.341 |    3.030 | 
     | tx_core/axi_master/U66           | A v -> Y ^             | AOI22X1 | 0.222 | 0.117 |   9.458 |    3.148 | 
     | tx_core/axi_master/U64           | A ^ -> Y v             | NAND2X1 | 0.133 | 0.128 |   9.587 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [21] v |         | 0.133 | 0.004 |   9.590 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.569
= Slack Time                   -6.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.289 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.066 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.831 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.584 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.368 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.241 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.158 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.025 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.789 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.230 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.666 | 
     | tx_core/dma_reg_tx/U3174         | C v -> Y ^             | OAI21X1 | 0.553 | 0.781 |   8.736 |    2.446 | 
     | tx_core/dma_reg_tx/U3584         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.792 |    2.503 | 
     | tx_core/dma_reg_tx/U3177         | C v -> Y ^             | OAI21X1 | 0.561 | 0.091 |   8.883 |    2.594 | 
     | tx_core/dma_reg_tx/U3179         | A ^ -> Y v             | NOR2X1  | 0.147 | 0.161 |   9.044 |    2.755 | 
     | tx_core/dma_reg_tx/U3180         | D v -> Y ^             | AOI22X1 | 0.184 | 0.175 |   9.219 |    2.930 | 
     | tx_core/dma_reg_tx/U3585         | A ^ -> Y v             | INVX2   | 0.105 | 0.113 |   9.332 |    3.043 | 
     | tx_core/axi_master/U63           | A v -> Y ^             | AOI22X1 | 0.206 | 0.106 |   9.438 |    3.149 | 
     | tx_core/axi_master/U61           | A ^ -> Y v             | NAND2X1 | 0.134 | 0.127 |   9.565 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [22] v |         | 0.134 | 0.004 |   9.569 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.551
= Slack Time                   -6.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.271 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.047 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.812 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.566 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.349 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.222 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.139 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.007 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.770 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.291 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v            | INVX2   | 0.119 | 0.119 |   2.099 |   -4.172 | 
     | tx_core/dma_reg_tx/U1818         | B v -> Y ^            | NAND2X1 | 7.491 | 5.471 |   7.569 |    1.299 | 
     | tx_core/dma_reg_tx/U2515         | A ^ -> Y v            | OAI21X1 | 0.936 | 0.928 |   8.497 |    2.226 | 
     | tx_core/dma_reg_tx/U3452         | A v -> Y ^            | INVX2   | 0.128 | 0.142 |   8.639 |    2.368 | 
     | tx_core/dma_reg_tx/U2516         | C ^ -> Y v            | OAI21X1 | 0.848 | 0.060 |   8.699 |    2.428 | 
     | tx_core/dma_reg_tx/U2520         | A v -> Y ^            | NOR2X1  | 0.195 | 0.151 |   8.850 |    2.579 | 
     | tx_core/dma_reg_tx/U2534         | B ^ -> Y v            | AOI22X1 | 0.159 | 0.173 |   9.022 |    2.752 | 
     | tx_core/dma_reg_tx/U3557         | A v -> Y ^            | INVX2   | 0.139 | 0.148 |   9.171 |    2.900 | 
     | tx_core/axi_master/U15           | A ^ -> Y v            | AOI22X1 | 0.375 | 0.137 |   9.307 |    3.036 | 
     | tx_core/axi_master/U13           | A v -> Y ^            | NAND2X1 | 0.188 | 0.241 |   9.548 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [8] ^ |         | 0.188 | 0.003 |   9.551 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.538
= Slack Time                   -6.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.258 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.034 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.799 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.553 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.336 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.209 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.126 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.994 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.757 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.198 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.697 | 
     | tx_core/dma_reg_tx/U2870         | C v -> Y ^             | OAI21X1 | 0.546 | 0.753 |   8.708 |    2.450 | 
     | tx_core/dma_reg_tx/U3580         | A ^ -> Y v             | INVX2   | 0.103 | 0.056 |   8.764 |    2.507 | 
     | tx_core/dma_reg_tx/U2871         | C v -> Y ^             | OAI21X1 | 0.549 | 0.087 |   8.851 |    2.594 | 
     | tx_core/dma_reg_tx/U2877         | A ^ -> Y v             | NOR2X1  | 0.145 | 0.160 |   9.011 |    2.753 | 
     | tx_core/dma_reg_tx/U2878         | D v -> Y ^             | AOI22X1 | 0.161 | 0.156 |   9.167 |    2.910 | 
     | tx_core/dma_reg_tx/U3581         | A ^ -> Y v             | INVX2   | 0.096 | 0.102 |   9.270 |    3.012 | 
     | tx_core/axi_master/U69           | A v -> Y ^             | AOI22X1 | 0.241 | 0.130 |   9.400 |    3.142 | 
     | tx_core/axi_master/U67           | A ^ -> Y v             | NAND2X1 | 0.138 | 0.134 |   9.534 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [20] v |         | 0.138 | 0.004 |   9.538 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.534
= Slack Time                   -6.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.254 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.030 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.795 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.549 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.332 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.205 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.122 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.990 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.753 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.194 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.701 | 
     | tx_core/dma_reg_tx/U2816         | C v -> Y ^             | OAI21X1 | 0.549 | 0.772 |   8.726 |    2.473 | 
     | tx_core/dma_reg_tx/U3576         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.783 |    2.530 | 
     | tx_core/dma_reg_tx/U2821         | C v -> Y ^             | OAI21X1 | 0.519 | 0.080 |   8.863 |    2.609 | 
     | tx_core/dma_reg_tx/U2823         | A ^ -> Y v             | NOR2X1  | 0.160 | 0.174 |   9.037 |    2.783 | 
     | tx_core/dma_reg_tx/U2824         | D v -> Y ^             | AOI22X1 | 0.139 | 0.144 |   9.181 |    2.928 | 
     | tx_core/dma_reg_tx/U3577         | A ^ -> Y v             | INVX2   | 0.095 | 0.101 |   9.282 |    3.028 | 
     | tx_core/axi_master/U78           | A v -> Y ^             | AOI22X1 | 0.246 | 0.134 |   9.416 |    3.162 | 
     | tx_core/axi_master/U76           | A ^ -> Y v             | NAND2X1 | 0.123 | 0.115 |   9.531 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [18] v |         | 0.123 | 0.003 |   9.534 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.532
= Slack Time                   -6.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.252 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.028 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.793 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.547 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.330 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.204 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.120 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.988 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.752 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.192 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.703 | 
     | tx_core/dma_reg_tx/U2843         | C v -> Y ^             | OAI21X1 | 0.544 | 0.763 |   8.718 |    2.466 | 
     | tx_core/dma_reg_tx/U3578         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.775 |    2.523 | 
     | tx_core/dma_reg_tx/U2844         | C v -> Y ^             | OAI21X1 | 0.548 | 0.087 |   8.862 |    2.611 | 
     | tx_core/dma_reg_tx/U2850         | A ^ -> Y v             | NOR2X1  | 0.145 | 0.159 |   9.022 |    2.770 | 
     | tx_core/dma_reg_tx/U2851         | D v -> Y ^             | AOI22X1 | 0.163 | 0.158 |   9.179 |    2.928 | 
     | tx_core/dma_reg_tx/U3579         | A ^ -> Y v             | INVX2   | 0.102 | 0.110 |   9.289 |    3.037 | 
     | tx_core/axi_master/U75           | A v -> Y ^             | AOI22X1 | 0.229 | 0.122 |   9.411 |    3.160 | 
     | tx_core/axi_master/U73           | A ^ -> Y v             | NAND2X1 | 0.124 | 0.117 |   9.529 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [19] v |         | 0.124 | 0.003 |   9.532 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.528
= Slack Time                   -6.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.248 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.025 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.790 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.543 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.327 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.200 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.117 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.985 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.748 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.189 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.706 | 
     | tx_core/dma_reg_tx/U2793         | C v -> Y ^             | OAI21X1 | 0.556 | 0.774 |   8.728 |    2.480 | 
     | tx_core/dma_reg_tx/U3574         | A ^ -> Y v             | INVX2   | 0.111 | 0.067 |   8.796 |    2.547 | 
     | tx_core/dma_reg_tx/U2794         | C v -> Y ^             | OAI21X1 | 0.548 | 0.090 |   8.885 |    2.637 | 
     | tx_core/dma_reg_tx/U2796         | A ^ -> Y v             | NOR2X1  | 0.164 | 0.184 |   9.069 |    2.821 | 
     | tx_core/dma_reg_tx/U2799         | D v -> Y ^             | AOI22X1 | 0.105 | 0.115 |   9.184 |    2.936 | 
     | tx_core/dma_reg_tx/U3575         | A ^ -> Y v             | INVX2   | 0.106 | 0.106 |   9.290 |    3.041 | 
     | tx_core/axi_master/U81           | A v -> Y ^             | AOI22X1 | 0.217 | 0.117 |   9.406 |    3.158 | 
     | tx_core/axi_master/U79           | A ^ -> Y v             | NAND2X1 | 0.124 | 0.119 |   9.525 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [17] v |         | 0.124 | 0.003 |   9.528 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.525
= Slack Time                   -6.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.245 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.021 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.786 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.540 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.323 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.197 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.113 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.981 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.745 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.185 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.710 | 
     | tx_core/dma_reg_tx/U2752         | C v -> Y ^             | OAI21X1 | 0.549 | 0.767 |   8.722 |    2.477 | 
     | tx_core/dma_reg_tx/U3572         | A ^ -> Y v             | INVX2   | 0.106 | 0.061 |   8.783 |    2.538 | 
     | tx_core/dma_reg_tx/U2753         | C v -> Y ^             | OAI21X1 | 0.553 | 0.089 |   8.872 |    2.627 | 
     | tx_core/dma_reg_tx/U2757         | A ^ -> Y v             | NOR2X1  | 0.159 | 0.176 |   9.048 |    2.803 | 
     | tx_core/dma_reg_tx/U2758         | D v -> Y ^             | AOI22X1 | 0.123 | 0.131 |   9.179 |    2.934 | 
     | tx_core/dma_reg_tx/U3573         | A ^ -> Y v             | INVX2   | 0.102 | 0.106 |   9.285 |    3.040 | 
     | tx_core/axi_master/U84           | A v -> Y ^             | AOI22X1 | 0.229 | 0.123 |   9.408 |    3.164 | 
     | tx_core/axi_master/U82           | A ^ -> Y v             | NAND2X1 | 0.121 | 0.114 |   9.522 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [16] v |         | 0.121 | 0.003 |   9.525 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][7] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.484
- Setup                         0.131
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.933
- Arrival Time                 10.073
= Slack Time                   -5.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.140 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.917 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.682 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.435 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.219 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -4.092 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -4.009 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.876 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.640 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.160 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -3.042 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.775 | 
     | tx_core/dma_reg_tx/U2048                           | D ^ -> Y v   | OAI22X1 | 0.962 | 1.342 |   9.257 |    4.117 | 
     | tx_core/dma_reg_tx/U2049                           | B v -> Y ^   | NOR2X1  | 0.189 | 0.197 |   9.455 |    4.315 | 
     | tx_core/dma_reg_tx/U2057                           | B ^ -> Y v   | AOI22X1 | 0.526 | 0.364 |   9.819 |    4.678 | 
     | tx_core/axi_master/U875                            | B v -> Y ^   | OAI22X1 | 0.200 | 0.254 |  10.073 |    4.933 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][7 | D ^          | DFFSR   | 0.200 | 0.000 |  10.073 |    4.933 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.140 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.364 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.574 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.807 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    6.064 | 
     | tx_core/axi_master/U248                            | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.332 | 
     | tx_core/axi_master/n204__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.618 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][7 | CLK ^        | DFFSR   | 0.221 | 0.006 |   1.484 |    6.624 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][6] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.485
- Setup                         0.131
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.933
- Arrival Time                 10.046
= Slack Time                   -5.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.113 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.889 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.654 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.407 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.191 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -4.064 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.981 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.849 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.612 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.133 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -3.014 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.803 | 
     | tx_core/dma_reg_tx/U2033                           | D ^ -> Y v   | OAI22X1 | 0.987 | 1.394 |   9.309 |    4.197 | 
     | tx_core/dma_reg_tx/U2034                           | B v -> Y ^   | NOR2X1  | 0.185 | 0.191 |   9.500 |    4.388 | 
     | tx_core/dma_reg_tx/U2042                           | B ^ -> Y v   | AOI22X1 | 0.454 | 0.337 |   9.837 |    4.725 | 
     | tx_core/axi_master/U877                            | B v -> Y ^   | OAI22X1 | 0.199 | 0.209 |  10.046 |    4.933 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][6 | D ^          | DFFSR   | 0.199 | 0.000 |  10.046 |    4.933 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.113 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.336 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.547 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.779 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    6.036 | 
     | tx_core/axi_master/U248                            | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.304 | 
     | tx_core/axi_master/n204__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.591 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][6 | CLK ^        | DFFSR   | 0.221 | 0.006 |   1.484 |    6.597 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][5] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.483
- Setup                         0.116
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.948
- Arrival Time                 10.005
= Slack Time                   -5.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.058 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.834 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.599 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.353 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.136 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -4.009 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.926 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.794 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.557 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.078 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.959 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.858 | 
     | tx_core/dma_reg_tx/U2025                           | D ^ -> Y v   | OAI22X1 | 0.964 | 1.359 |   9.274 |    4.217 | 
     | tx_core/dma_reg_tx/U2026                           | B v -> Y ^   | NOR2X1  | 0.203 | 0.216 |   9.490 |    4.433 | 
     | tx_core/dma_reg_tx/U2027                           | D ^ -> Y v   | AOI22X1 | 0.481 | 0.327 |   9.817 |    4.759 | 
     | tx_core/axi_master/U894                            | B v -> Y ^   | MUX2X1  | 0.126 | 0.188 |  10.005 |    4.947 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][5 | D ^          | DFFSR   | 0.126 | 0.000 |  10.005 |    4.948 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.058 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.281 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.492 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.724 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.981 | 
     | tx_core/axi_master/U248                            | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.249 | 
     | tx_core/axi_master/n204__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.536 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][5 | CLK ^        | DFFSR   | 0.221 | 0.005 |   1.483 |    6.541 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][7] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.550
- Setup                         0.126
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.004
- Arrival Time                 10.037
= Slack Time                   -5.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.810 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.575 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.328 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.112 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.985 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.902 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.770 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.533 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.054 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.935 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.882 | 
     | tx_core/dma_reg_tx/U2048                           | D ^ -> Y v   | OAI22X1 | 0.962 | 1.342 |   9.257 |    4.224 | 
     | tx_core/dma_reg_tx/U2049                           | B v -> Y ^   | NOR2X1  | 0.189 | 0.197 |   9.455 |    4.421 | 
     | tx_core/dma_reg_tx/U2057                           | B ^ -> Y v   | AOI22X1 | 0.526 | 0.364 |   9.819 |    4.785 | 
     | tx_core/axi_master/U857                            | D v -> Y ^   | OAI22X1 | 0.197 | 0.218 |  10.037 |    5.003 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][7 | D ^          | DFFSR   | 0.197 | 0.000 |  10.037 |    5.004 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.257 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.546 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.781 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.936 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.119 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.348 | 
     | tx_core/axi_master/n206__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.222 |   1.536 |    6.570 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][7 | CLK ^        | DFFSR   | 0.139 | 0.014 |   1.550 |    6.583 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][3] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.523
- Setup                         0.125
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.978
- Arrival Time                  9.999
= Slack Time                   -5.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.021 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.797 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.563 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.316 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.100 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.973 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.890 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.757 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.521 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.041 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.922 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.894 | 
     | tx_core/dma_reg_tx/U1988                           | D ^ -> Y v   | OAI22X1 | 0.950 | 1.310 |   9.226 |    4.205 | 
     | tx_core/dma_reg_tx/U1989                           | B v -> Y ^   | NOR2X1  | 0.181 | 0.187 |   9.412 |    4.391 | 
     | tx_core/dma_reg_tx/U1997                           | B ^ -> Y v   | AOI22X1 | 0.500 | 0.361 |   9.774 |    4.753 | 
     | tx_core/axi_master/U883                            | B v -> Y ^   | OAI22X1 | 0.193 | 0.225 |   9.998 |    4.977 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][3 | D ^          | DFFSR   | 0.193 | 0.000 |   9.999 |    4.978 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.021 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |    5.244 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |    5.479 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.233 |   0.691 |    5.712 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2   | 0.181 | 0.238 |   0.929 |    5.950 | 
     | tx_core/axi_master/n208__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.232 |   1.161 |    6.182 | 
     | tx_core/axi_master/n208__L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.151 |   1.313 |    6.333 | 
     | tx_core/axi_master/n208__L3_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.202 |   1.515 |    6.536 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][3 | CLK ^        | DFFSR   | 0.136 | 0.008 |   1.523 |    6.544 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][6] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.546
- Setup                         0.126
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.000
- Arrival Time                 10.011
= Slack Time                   -5.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.011 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.788 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.553 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.306 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.090 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.963 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.880 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.747 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.511 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.031 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.913 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.904 | 
     | tx_core/dma_reg_tx/U2033                           | D ^ -> Y v   | OAI22X1 | 0.987 | 1.394 |   9.309 |    4.298 | 
     | tx_core/dma_reg_tx/U2034                           | B v -> Y ^   | NOR2X1  | 0.185 | 0.191 |   9.500 |    4.489 | 
     | tx_core/dma_reg_tx/U2042                           | B ^ -> Y v   | AOI22X1 | 0.454 | 0.337 |   9.837 |    4.826 | 
     | tx_core/axi_master/U859                            | D v -> Y ^   | OAI22X1 | 0.194 | 0.174 |  10.011 |    5.000 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][6 | D ^          | DFFSR   | 0.194 | 0.000 |  10.011 |    5.000 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.011 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.235 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.524 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.759 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.914 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.096 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.325 | 
     | tx_core/axi_master/n206__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.222 |   1.536 |    6.548 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][6 | CLK ^        | DFFSR   | 0.139 | 0.009 |   1.546 |    6.557 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[25] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.483
- Setup                         0.109
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.954
- Arrival Time                  9.964
= Slack Time                   -5.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.010 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.787 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.552 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.305 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.089 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.962 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.879 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.747 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.510 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -3.090 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.996 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.902 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.825 | 
     | tx_core/dma_reg_tx/U3236             | D ^ -> Y v   | OAI22X1 | 0.977 | 1.359 |   9.194 |    4.184 | 
     | tx_core/dma_reg_tx/U3243             | B v -> Y ^   | NOR2X1  | 0.212 | 0.226 |   9.420 |    4.410 | 
     | tx_core/dma_reg_tx/U3318             | A ^ -> Y v   | AOI22X1 | 0.182 | 0.181 |   9.601 |    4.591 | 
     | tx_core/dma_reg_tx/U3591             | A v -> Y ^   | INVX2   | 0.142 | 0.158 |   9.759 |    4.749 | 
     | tx_core/axi_master/U760              | A ^ -> Y v   | INVX2   | 0.103 | 0.113 |   9.872 |    4.862 | 
     | tx_core/axi_master/U1170             | B v -> Y ^   | MUX2X1  | 0.094 | 0.092 |   9.964 |    4.954 | 
     | tx_core/axi_master/\haddr0_d_reg[25] | D ^          | DFFSR   | 0.094 | 0.000 |   9.964 |    4.954 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.010 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.234 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.444 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.677 | 
     | FECTS_clks_clk___L4_I1               | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.934 | 
     | tx_core/axi_master/U248              | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.202 | 
     | tx_core/axi_master/n204__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.489 | 
     | tx_core/axi_master/\haddr0_d_reg[25] | CLK ^        | DFFSR   | 0.221 | 0.005 |   1.483 |    6.494 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][7] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
- Setup                         0.116
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.034
- Arrival Time                 10.015
= Slack Time                   -4.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.758 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.523 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.276 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.060 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.933 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.850 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.718 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.481 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.001 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.883 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.934 | 
     | tx_core/dma_reg_tx/U2048                           | D ^ -> Y v   | OAI22X1 | 0.962 | 1.342 |   9.257 |    4.276 | 
     | tx_core/dma_reg_tx/U2049                           | B v -> Y ^   | NOR2X1  | 0.189 | 0.197 |   9.455 |    4.473 | 
     | tx_core/dma_reg_tx/U2057                           | B ^ -> Y v   | AOI22X1 | 0.526 | 0.364 |   9.819 |    4.837 | 
     | tx_core/axi_master/U1086                           | B v -> Y ^   | MUX2X1  | 0.132 | 0.196 |  10.015 |    5.033 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][7 | D ^          | DFFSR   | 0.132 | 0.000 |  10.015 |    5.034 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.205 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.494 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.729 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.884 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.067 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.281 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.537 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][7 | CLK ^        | DFFSR   | 0.205 | 0.015 |   1.570 |    6.551 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][4] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.557
- Setup                         0.113
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.025
- Arrival Time                 10.005
= Slack Time                   -4.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.980 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.757 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.522 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.275 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.059 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.932 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.849 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.716 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.480 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.000 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.882 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.935 | 
     | tx_core/dma_reg_tx/U2010                           | D ^ -> Y v   | OAI22X1 | 0.977 | 1.353 |   9.268 |    4.288 | 
     | tx_core/dma_reg_tx/U2011                           | B v -> Y ^   | NOR2X1  | 0.207 | 0.220 |   9.489 |    4.508 | 
     | tx_core/dma_reg_tx/U2012                           | D ^ -> Y v   | AOI22X1 | 0.482 | 0.341 |   9.830 |    4.850 | 
     | tx_core/axi_master/U898                            | B v -> Y ^   | MUX2X1  | 0.123 | 0.175 |  10.005 |    5.025 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][4 | D ^          | DFFSR   | 0.123 | 0.000 |  10.005 |    5.025 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.980 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.204 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.493 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.728 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.883 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.065 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.280 | 
     | tx_core/axi_master/n205__L1_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.532 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][4 | CLK ^        | DFFSR   | 0.175 | 0.005 |   1.557 |    6.538 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][4] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.027
- Arrival Time                 10.003
= Slack Time                   -4.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.976 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.752 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.517 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.270 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.054 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.927 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.844 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.712 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.475 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.996 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.877 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.940 | 
     | tx_core/dma_reg_tx/U2010                           | D ^ -> Y v   | OAI22X1 | 0.977 | 1.353 |   9.268 |    4.293 | 
     | tx_core/dma_reg_tx/U2011                           | B v -> Y ^   | NOR2X1  | 0.207 | 0.220 |   9.489 |    4.513 | 
     | tx_core/dma_reg_tx/U2012                           | D ^ -> Y v   | AOI22X1 | 0.482 | 0.341 |   9.830 |    4.854 | 
     | tx_core/axi_master/U683                            | B v -> Y ^   | MUX2X1  | 0.121 | 0.173 |  10.003 |    5.027 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][4 | D ^          | DFFSR   | 0.121 | 0.000 |  10.003 |    5.027 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.976 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.199 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.488 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.723 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.878 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.061 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.290 | 
     | tx_core/axi_master/n206__L1_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.229 |   1.544 |    6.519 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][4 | CLK ^        | DFFSR   | 0.154 | 0.015 |   1.559 |    6.534 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][5] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.027
- Arrival Time                  9.999
= Slack Time                   -4.971
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.971 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.748 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.513 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.266 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.050 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.923 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.840 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.708 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.471 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.991 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.873 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.944 | 
     | tx_core/dma_reg_tx/U2025                           | D ^ -> Y v   | OAI22X1 | 0.964 | 1.359 |   9.274 |    4.303 | 
     | tx_core/dma_reg_tx/U2026                           | B v -> Y ^   | NOR2X1  | 0.203 | 0.216 |   9.490 |    4.519 | 
     | tx_core/dma_reg_tx/U2027                           | D ^ -> Y v   | AOI22X1 | 0.481 | 0.327 |   9.817 |    4.846 | 
     | tx_core/axi_master/U678                            | B v -> Y ^   | MUX2X1  | 0.120 | 0.181 |   9.999 |    5.027 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][5 | D ^          | DFFSR   | 0.120 | 0.000 |   9.999 |    5.027 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.971 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.195 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.484 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.719 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.874 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.057 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.286 | 
     | tx_core/axi_master/n206__L1_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.229 |   1.544 |    6.515 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][5 | CLK ^        | DFFSR   | 0.154 | 0.015 |   1.558 |    6.530 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][5] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.562
- Setup                         0.114
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.028
- Arrival Time                  9.995
= Slack Time                   -4.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.967 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.743 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.509 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.262 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.046 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.919 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.836 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.703 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.467 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.987 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.868 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.948 | 
     | tx_core/dma_reg_tx/U2025                           | D ^ -> Y v   | OAI22X1 | 0.964 | 1.359 |   9.274 |    4.307 | 
     | tx_core/dma_reg_tx/U2026                           | B v -> Y ^   | NOR2X1  | 0.203 | 0.216 |   9.490 |    4.523 | 
     | tx_core/dma_reg_tx/U2027                           | D ^ -> Y v   | AOI22X1 | 0.481 | 0.327 |   9.817 |    4.850 | 
     | tx_core/axi_master/U1095                           | B v -> Y ^   | MUX2X1  | 0.124 | 0.177 |   9.995 |    5.028 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][5 | D ^          | DFFSR   | 0.124 | 0.000 |   9.995 |    5.028 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.967 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.190 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.480 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.714 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.870 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.052 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.267 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.522 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][5 | CLK ^        | DFFSR   | 0.201 | 0.007 |   1.562 |    6.529 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][6] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
- Setup                         0.114
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.036
- Arrival Time                  9.995
= Slack Time                   -4.959
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.959 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.735 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.501 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.254 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.038 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.911 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.828 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.695 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.459 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.979 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.860 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.956 | 
     | tx_core/dma_reg_tx/U2033                           | D ^ -> Y v   | OAI22X1 | 0.987 | 1.394 |   9.309 |    4.350 | 
     | tx_core/dma_reg_tx/U2034                           | B v -> Y ^   | NOR2X1  | 0.185 | 0.191 |   9.500 |    4.541 | 
     | tx_core/dma_reg_tx/U2042                           | B ^ -> Y v   | AOI22X1 | 0.454 | 0.337 |   9.837 |    4.878 | 
     | tx_core/axi_master/U1091                           | B v -> Y ^   | MUX2X1  | 0.122 | 0.157 |   9.994 |    5.035 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][6 | D ^          | DFFSR   | 0.122 | 0.000 |   9.995 |    5.036 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.959 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.182 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.472 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.706 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.862 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.044 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.259 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.514 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][6 | CLK ^        | DFFSR   | 0.204 | 0.014 |   1.570 |    6.529 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][4] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
- Setup                         0.114
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.036
- Arrival Time                  9.994
= Slack Time                   -4.958
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.958 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.734 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.499 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.253 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.036 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.910 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.826 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.694 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.457 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.978 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.859 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.958 | 
     | tx_core/dma_reg_tx/U2010                           | D ^ -> Y v   | OAI22X1 | 0.977 | 1.353 |   9.268 |    4.310 | 
     | tx_core/dma_reg_tx/U2011                           | B v -> Y ^   | NOR2X1  | 0.207 | 0.220 |   9.489 |    4.531 | 
     | tx_core/dma_reg_tx/U2012                           | D ^ -> Y v   | AOI22X1 | 0.482 | 0.341 |   9.830 |    4.872 | 
     | tx_core/axi_master/U1098                           | B v -> Y ^   | MUX2X1  | 0.122 | 0.164 |   9.994 |    5.036 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][4 | D ^          | DFFSR   | 0.122 | 0.000 |   9.994 |    5.036 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.958 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.181 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.470 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.705 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.861 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.043 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.258 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.513 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][4 | CLK ^        | DFFSR   | 0.205 | 0.015 |   1.570 |    6.528 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][3] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.550
- Setup                         0.125
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.005
- Arrival Time                  9.962
= Slack Time                   -4.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.957 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.733 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.498 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.252 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.035 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.909 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.825 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.693 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.457 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.977 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.858 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.958 | 
     | tx_core/dma_reg_tx/U1988                           | D ^ -> Y v   | OAI22X1 | 0.950 | 1.310 |   9.226 |    4.269 | 
     | tx_core/dma_reg_tx/U1989                           | B v -> Y ^   | NOR2X1  | 0.181 | 0.187 |   9.412 |    4.456 | 
     | tx_core/dma_reg_tx/U1997                           | B ^ -> Y v   | AOI22X1 | 0.500 | 0.361 |   9.774 |    4.817 | 
     | tx_core/axi_master/U865                            | D v -> Y ^   | OAI22X1 | 0.190 | 0.188 |   9.962 |    5.005 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][3 | D ^          | DFFSR   | 0.190 | 0.000 |   9.962 |    5.005 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.957 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.180 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.469 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.704 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.860 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.042 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.271 | 
     | tx_core/axi_master/n206__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.222 |   1.536 |    6.493 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][3 | CLK ^        | DFFSR   | 0.139 | 0.014 |   1.550 |    6.507 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[25] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.555
- Setup                         0.106
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.028
- Arrival Time                  9.962
= Slack Time                   -4.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.933 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.710 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.475 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.228 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.012 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.885 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.802 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.670 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.433 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -3.013 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.919 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.825 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.902 | 
     | tx_core/dma_reg_tx/U3236             | D ^ -> Y v   | OAI22X1 | 0.977 | 1.359 |   9.194 |    4.261 | 
     | tx_core/dma_reg_tx/U3243             | B v -> Y ^   | NOR2X1  | 0.212 | 0.226 |   9.420 |    4.487 | 
     | tx_core/dma_reg_tx/U3318             | A ^ -> Y v   | AOI22X1 | 0.182 | 0.181 |   9.601 |    4.667 | 
     | tx_core/dma_reg_tx/U3591             | A v -> Y ^   | INVX2   | 0.142 | 0.158 |   9.759 |    4.826 | 
     | tx_core/axi_master/U760              | A ^ -> Y v   | INVX2   | 0.103 | 0.113 |   9.872 |    4.939 | 
     | tx_core/axi_master/U762              | B v -> Y ^   | MUX2X1  | 0.091 | 0.089 |   9.961 |    5.028 | 
     | tx_core/axi_master/\haddr2_d_reg[25] | D ^          | DFFSR   | 0.091 | 0.000 |   9.962 |    5.028 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.933 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.157 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.446 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.681 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.836 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.019 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.233 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.485 | 
     | tx_core/axi_master/\haddr2_d_reg[25] | CLK ^        | DFFSR   | 0.175 | 0.002 |   1.555 |    6.488 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[26] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.484
- Setup                         0.109
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.955
- Arrival Time                  9.880
= Slack Time                   -4.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.924 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.701 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.466 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.219 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.003 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.876 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.793 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.661 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.424 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -3.004 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.911 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.817 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.911 | 
     | tx_core/dma_reg_tx/U3320             | D ^ -> Y v   | OAI22X1 | 0.940 | 1.328 |   9.163 |    4.239 | 
     | tx_core/dma_reg_tx/U3321             | B v -> Y ^   | NOR2X1  | 0.180 | 0.187 |   9.350 |    4.426 | 
     | tx_core/dma_reg_tx/U3333             | A ^ -> Y v   | AOI22X1 | 0.183 | 0.179 |   9.529 |    4.604 | 
     | tx_core/dma_reg_tx/U3593             | A v -> Y ^   | INVX2   | 0.145 | 0.160 |   9.689 |    4.765 | 
     | tx_core/axi_master/U748              | A ^ -> Y v   | INVX2   | 0.093 | 0.104 |   9.793 |    4.869 | 
     | tx_core/axi_master/U1162             | B v -> Y ^   | MUX2X1  | 0.092 | 0.086 |   9.880 |    4.955 | 
     | tx_core/axi_master/\haddr0_d_reg[26] | D ^          | DFFSR   | 0.092 | 0.000 |   9.880 |    4.955 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.924 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.148 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.359 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.591 | 
     | FECTS_clks_clk___L4_I1               | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.848 | 
     | tx_core/axi_master/U248              | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.116 | 
     | tx_core/axi_master/n204__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.403 | 
     | tx_core/axi_master/\haddr0_d_reg[26] | CLK ^        | DFFSR   | 0.221 | 0.006 |   1.484 |    6.408 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[27] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.484
- Setup                         0.108
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.956
- Arrival Time                  9.869
= Slack Time                   -4.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.914 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.690 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.455 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.209 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.992 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.866 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.782 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.650 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.414 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.934 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.815 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.001 | 
     | tx_core/dma_reg_tx/U3339             | D ^ -> Y v   | OAI22X1 | 0.955 | 1.232 |   9.148 |    4.234 | 
     | tx_core/dma_reg_tx/U3340             | B v -> Y ^   | NOR2X1  | 0.187 | 0.195 |   9.342 |    4.429 | 
     | tx_core/dma_reg_tx/U3348             | B ^ -> Y v   | AOI22X1 | 0.180 | 0.188 |   9.531 |    4.617 | 
     | tx_core/dma_reg_tx/U3595             | A v -> Y ^   | INVX2   | 0.131 | 0.150 |   9.681 |    4.767 | 
     | tx_core/axi_master/U751              | A ^ -> Y v   | INVX2   | 0.095 | 0.103 |   9.784 |    4.870 | 
     | tx_core/axi_master/U1164             | B v -> Y ^   | MUX2X1  | 0.090 | 0.085 |   9.869 |    4.955 | 
     | tx_core/axi_master/\haddr0_d_reg[27] | D ^          | DFFSR   | 0.090 | 0.000 |   9.869 |    4.956 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.914 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.137 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.348 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.581 | 
     | FECTS_clks_clk___L4_I1               | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.838 | 
     | tx_core/axi_master/U248              | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.105 | 
     | tx_core/axi_master/n204__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.392 | 
     | tx_core/axi_master/\haddr0_d_reg[27] | CLK ^        | DFFSR   | 0.221 | 0.005 |   1.484 |    6.398 | 
     +----------------------------------------------------------------------------------------------------+ 

