<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-tul169-boot.info - hw/p5ioc2-phb.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - p5ioc2-phb.c<span style="font-size: 80%;"> (source / <a href="p5ioc2-phb.c.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-tul169-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">414</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2015-02-25</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">31</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">157</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : /* Copyright 2013-2014 IBM Corp.</a>
<span class="lineNum">       2 </span>                :            :  *
<span class="lineNum">       3 </span>                :            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
<span class="lineNum">       4 </span>                :            :  * you may not use this file except in compliance with the License.
<span class="lineNum">       5 </span>                :            :  * You may obtain a copy of the License at
<span class="lineNum">       6 </span>                :            :  *
<span class="lineNum">       7 </span>                :            :  *      http://www.apache.org/licenses/LICENSE-2.0
<span class="lineNum">       8 </span>                :            :  *
<span class="lineNum">       9 </span>                :            :  * Unless required by applicable law or agreed to in writing, software
<span class="lineNum">      10 </span>                :            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
<span class="lineNum">      11 </span>                :            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
<span class="lineNum">      12 </span>                :            :  * implied.
<span class="lineNum">      13 </span>                :            :  * See the License for the specific language governing permissions and
<span class="lineNum">      14 </span>                :            :  * limitations under the License.
<span class="lineNum">      15 </span>                :            :  */
<span class="lineNum">      16 </span>                :            : 
<span class="lineNum">      17 </span>                :            : #include &lt;skiboot.h&gt;
<span class="lineNum">      18 </span>                :            : #include &lt;p5ioc2.h&gt;
<span class="lineNum">      19 </span>                :            : #include &lt;p5ioc2-regs.h&gt;
<span class="lineNum">      20 </span>                :            : #include &lt;io.h&gt;
<span class="lineNum">      21 </span>                :            : #include &lt;timebase.h&gt;
<span class="lineNum">      22 </span>                :            : #include &lt;affinity.h&gt;
<span class="lineNum">      23 </span>                :            : #include &lt;pci.h&gt;
<span class="lineNum">      24 </span>                :            : #include &lt;pci-cfg.h&gt;
<span class="lineNum">      25 </span>                :            : #include &lt;interrupts.h&gt;
<span class="lineNum">      26 </span>                :            : #include &lt;ccan/str/str.h&gt;
<span class="lineNum">      27 </span>                :            : 
<span class="lineNum">      28 </span>                :            : #define PHBDBG(p, fmt, a...)    prlog(PR_DEBUG, &quot;PHB%d: &quot; fmt, \
<span class="lineNum">      29 </span>                :            :                                       (p)-&gt;phb.opal_id, ## a)
<span class="lineNum">      30 </span>                :            : #define PHBERR(p, fmt, a...)    prlog(PR_ERR, &quot;PHB%d: &quot; fmt, \
<span class="lineNum">      31 </span>                :            :                                       (p)-&gt;phb.opal_id, ## a)
<span class="lineNum">      32 </span>                :            : 
<span class="lineNum">      33 </span>                :            : /* Helper to set the state machine timeout */
<span class="lineNum">      34 </span>                :            : static inline uint64_t p5ioc2_set_sm_timeout(struct p5ioc2_phb *p, uint64_t dur)
<span class="lineNum">      35 </span>                :            : {
<span class="lineNum">      36 </span>                :            :         uint64_t target, now = mftb();
<span class="lineNum">      37 </span>                :            : 
<span class="lineNum">      38 </span>                :            :         target = now + dur;
<span class="lineNum">      39 </span>                :            :         if (target == 0)
<span class="lineNum">      40 </span>                :            :                 target++;
<span class="lineNum">      41 </span>                :            :         p-&gt;delay_tgt_tb = target;
<span class="lineNum">      42 </span>                :            : 
<span class="lineNum">      43 </span>                :            :         return dur;
<span class="lineNum">      44 </span>                :            : }
<span class="lineNum">      45 </span>                :            : 
<span class="lineNum">      46 </span>                :            : /*
<span class="lineNum">      47 </span>                :            :  * Lock callbacks. Allows the OPAL API handlers to lock the
<a name="48"><span class="lineNum">      48 </span>                :            :  * PHB around calls such as config space, EEH, etc...</a>
<span class="lineNum">      49 </span>                :            :  */
<span class="lineNum">      50 </span>                :<span class="lineNoCov">          0 : static void p5ioc2_phb_lock(struct phb *phb)</span>
<span class="lineNum">      51 </span>                :            : {
<span class="lineNum">      52 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">      53 </span>                :            : 
<span class="lineNum">      54 </span>                :<span class="lineNoCov">          0 :         lock(&amp;p-&gt;lock);</span>
<a name="55"><span class="lineNum">      55 </span>                :<span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      56 </span>                :            : 
<span class="lineNum">      57 </span>                :<span class="lineNoCov">          0 : static  void p5ioc2_phb_unlock(struct phb *phb)</span>
<span class="lineNum">      58 </span>                :            : {
<span class="lineNum">      59 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">      60 </span>                :            : 
<span class="lineNum">      61 </span>                :<span class="lineNoCov">          0 :         unlock(&amp;p-&gt;lock);</span>
<span class="lineNum">      62 </span>                :<span class="lineNoCov">          0 : }</span>
<span class="lineNum">      63 </span>                :            : 
<span class="lineNum">      64 </span>                :            : /*
<span class="lineNum">      65 </span>                :            :  * Configuration space access
<span class="lineNum">      66 </span>                :            :  *
<a name="67"><span class="lineNum">      67 </span>                :            :  * The PHB lock is assumed to be already held</a>
<span class="lineNum">      68 </span>                :            :  */
<span class="lineNum">      69 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_pcicfg_address(struct p5ioc2_phb *p, uint32_t bdfn,</span>
<span class="lineNum">      70 </span>                :            :                                      uint32_t offset, uint32_t size)
<span class="lineNum">      71 </span>                :            : {
<span class="lineNum">      72 </span>                :<span class="lineNoCov">          0 :         uint32_t addr, sm = size - 1;</span>
<span class="lineNum">      73 </span>                :            : 
<span class="lineNum">      74 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (bdfn &gt; 0xffff)</span>
<span class="lineNum">      75 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">      76 </span>                :            :         /* XXX Should we enable 4K config space on PCI-X 2.0 ? */
<span class="lineNum">      77 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if ((offset &gt; 0xff &amp;&amp; !p-&gt;is_pcie) || offset &gt; 0xfff)</span>
<span class="lineNum">         </span>        [<span class="branchNoExec" title="Branch 4 was not executed"> # </span><span class="branchNoExec" title="Branch 5 was not executed"> # </span>]
<span class="lineNum">      78 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">      79 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (offset &amp; sm)</span>
<span class="lineNum">      80 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">      81 </span>                :            : 
<span class="lineNum">      82 </span>                :            :         /* The root bus only has a device at 0 and we get into an
<span class="lineNum">      83 </span>                :            :          * error state if we try to probe beyond that, so let's
<span class="lineNum">      84 </span>                :            :          * avoid that and just return an error to Linux
<span class="lineNum">      85 </span>                :            :          */
<span class="lineNum">      86 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;is_pcie &amp;&amp; (bdfn &gt;&gt; 8) == 0 &amp;&amp; (bdfn &amp; 0xff))</span>
<span class="lineNum">         </span>        [<span class="branchNoExec" title="Branch 4 was not executed"> # </span><span class="branchNoExec" title="Branch 5 was not executed"> # </span>]
<span class="lineNum">      87 </span>                :            :                 return OPAL_HARDWARE;
<span class="lineNum">      88 </span>                :            : 
<span class="lineNum">      89 </span>                :            :         /* Prevent special operation generation */
<span class="lineNum">      90 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (((bdfn &gt;&gt; 3) &amp; 0x1f) == 0x1f)</span>
<span class="lineNum">      91 </span>                :            :                 return OPAL_HARDWARE;
<span class="lineNum">      92 </span>                :            : 
<span class="lineNum">      93 </span>                :            :         /* Check PHB state */
<span class="lineNum">      94 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;state == P5IOC2_PHB_STATE_BROKEN)</span>
<span class="lineNum">      95 </span>                :            :                 return OPAL_HARDWARE;
<span class="lineNum">      96 </span>                :            : 
<span class="lineNum">      97 </span>                :            :         /* Additionally, should we prevent writes to the PHB own
<span class="lineNum">      98 </span>                :            :          * bus number register ?
<span class="lineNum">      99 </span>                :            :          */
<span class="lineNum">     100 </span>                :            : 
<span class="lineNum">     101 </span>                :<span class="lineNoCov">          0 :         addr = CAP_PCADR_ENABLE;</span>
<span class="lineNum">     102 </span>                :<span class="lineNoCov">          0 :         addr = SETFIELD(CAP_PCADR_BDFN, addr, bdfn);</span>
<span class="lineNum">     103 </span>                :<span class="lineNoCov">          0 :         addr = SETFIELD(CAP_PCADR_EXTOFF, addr, offset &gt;&gt; 8);</span>
<span class="lineNum">     104 </span>                :<span class="lineNoCov">          0 :         addr |= (offset &amp; 0xff);</span>
<span class="lineNum">     105 </span>                :<span class="lineNoCov">          0 :         out_le32(p-&gt;regs + CAP_PCADR, addr);</span>
<span class="lineNum">     106 </span>                :            : 
<span class="lineNum">     107 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="108"><span class="lineNum">     108 </span>                :            : }</a>
<span class="lineNum">     109 </span>                :            : 
<span class="lineNum">     110 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_pcicfg_read8(struct phb *phb, uint32_t bdfn,</span>
<span class="lineNum">     111 </span>                :            :                                   uint32_t offset, uint8_t *data)
<span class="lineNum">     112 </span>                :            : {
<span class="lineNum">     113 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     114 </span>                :            :         int64_t rc;
<span class="lineNum">     115 </span>                :            : 
<span class="lineNum">     116 </span>                :            :         /* Initialize data in case of error */
<span class="lineNum">     117 </span>                :<span class="lineNoCov">          0 :         *data = 0xff;</span>
<span class="lineNum">     118 </span>                :            : 
<span class="lineNum">     119 </span>                :<span class="lineNoCov">          0 :         rc = p5ioc2_pcicfg_address(p, bdfn, offset, 1);</span>
<span class="lineNum">     120 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">     121 </span>                :            :                 return rc;
<span class="lineNum">     122 </span>                :            : 
<span class="lineNum">     123 </span>                :<span class="lineNoCov">          0 :         *data = in_8(p-&gt;regs + CAP_PCDAT + (offset &amp; 3));</span>
<span class="lineNum">     124 </span>                :            : 
<span class="lineNum">     125 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="126"><span class="lineNum">     126 </span>                :            : }</a>
<span class="lineNum">     127 </span>                :            : 
<span class="lineNum">     128 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_pcicfg_read16(struct phb *phb, uint32_t bdfn,</span>
<span class="lineNum">     129 </span>                :            :                                    uint32_t offset, uint16_t *data)
<span class="lineNum">     130 </span>                :            : {
<span class="lineNum">     131 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     132 </span>                :            :         int64_t rc;
<span class="lineNum">     133 </span>                :            : 
<span class="lineNum">     134 </span>                :            :         /* Initialize data in case of error */
<span class="lineNum">     135 </span>                :<span class="lineNoCov">          0 :         *data = 0xffff;</span>
<span class="lineNum">     136 </span>                :            : 
<span class="lineNum">     137 </span>                :<span class="lineNoCov">          0 :         rc = p5ioc2_pcicfg_address(p, bdfn, offset, 2);</span>
<span class="lineNum">     138 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">     139 </span>                :            :                 return rc;
<span class="lineNum">     140 </span>                :            : 
<span class="lineNum">     141 </span>                :<span class="lineNoCov">          0 :         *data = in_le16(p-&gt;regs + CAP_PCDAT + (offset &amp; 3));</span>
<span class="lineNum">     142 </span>                :            : 
<span class="lineNum">     143 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="144"><span class="lineNum">     144 </span>                :            : }</a>
<span class="lineNum">     145 </span>                :            : 
<span class="lineNum">     146 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_pcicfg_read32(struct phb *phb, uint32_t bdfn,</span>
<span class="lineNum">     147 </span>                :            :                                    uint32_t offset, uint32_t *data)
<span class="lineNum">     148 </span>                :            : {
<span class="lineNum">     149 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     150 </span>                :            :         int64_t rc;
<span class="lineNum">     151 </span>                :            : 
<span class="lineNum">     152 </span>                :            :         /* Initialize data in case of error */
<span class="lineNum">     153 </span>                :<span class="lineNoCov">          0 :         *data = 0xffffffff;</span>
<span class="lineNum">     154 </span>                :            : 
<span class="lineNum">     155 </span>                :<span class="lineNoCov">          0 :         rc = p5ioc2_pcicfg_address(p, bdfn, offset, 4);</span>
<span class="lineNum">     156 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">     157 </span>                :            :                 return rc;
<span class="lineNum">     158 </span>                :            : 
<span class="lineNum">     159 </span>                :<span class="lineNoCov">          0 :         *data = in_le32(p-&gt;regs + CAP_PCDAT);</span>
<span class="lineNum">     160 </span>                :            : 
<span class="lineNum">     161 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="162"><span class="lineNum">     162 </span>                :            : }</a>
<span class="lineNum">     163 </span>                :            : 
<span class="lineNum">     164 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_pcicfg_write8(struct phb *phb, uint32_t bdfn,</span>
<span class="lineNum">     165 </span>                :            :                                    uint32_t offset, uint8_t data)
<span class="lineNum">     166 </span>                :            : {
<span class="lineNum">     167 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     168 </span>                :            :         int64_t rc;
<span class="lineNum">     169 </span>                :            : 
<span class="lineNum">     170 </span>                :<span class="lineNoCov">          0 :         rc = p5ioc2_pcicfg_address(p, bdfn, offset, 1);</span>
<span class="lineNum">     171 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">     172 </span>                :            :                 return rc;
<span class="lineNum">     173 </span>                :            : 
<span class="lineNum">     174 </span>                :<span class="lineNoCov">          0 :         out_8(p-&gt;regs + CAP_PCDAT + (offset &amp; 3), data);</span>
<span class="lineNum">     175 </span>                :            : 
<span class="lineNum">     176 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="177"><span class="lineNum">     177 </span>                :            : }</a>
<span class="lineNum">     178 </span>                :            : 
<span class="lineNum">     179 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_pcicfg_write16(struct phb *phb, uint32_t bdfn,</span>
<span class="lineNum">     180 </span>                :            :                                     uint32_t offset, uint16_t data)
<span class="lineNum">     181 </span>                :            : {
<span class="lineNum">     182 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     183 </span>                :            :         int64_t rc;
<span class="lineNum">     184 </span>                :            : 
<span class="lineNum">     185 </span>                :<span class="lineNoCov">          0 :         rc = p5ioc2_pcicfg_address(p, bdfn, offset, 2);</span>
<span class="lineNum">     186 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">     187 </span>                :            :                 return rc;
<span class="lineNum">     188 </span>                :            : 
<span class="lineNum">     189 </span>                :<span class="lineNoCov">          0 :         out_le16(p-&gt;regs + CAP_PCDAT + (offset &amp; 3), data);</span>
<span class="lineNum">     190 </span>                :            : 
<span class="lineNum">     191 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="192"><span class="lineNum">     192 </span>                :            : }</a>
<span class="lineNum">     193 </span>                :            : 
<span class="lineNum">     194 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_pcicfg_write32(struct phb *phb, uint32_t bdfn,</span>
<span class="lineNum">     195 </span>                :            :                                     uint32_t offset, uint32_t data)
<span class="lineNum">     196 </span>                :            : {
<span class="lineNum">     197 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     198 </span>                :            :         int64_t rc;
<span class="lineNum">     199 </span>                :            : 
<span class="lineNum">     200 </span>                :<span class="lineNoCov">          0 :         rc = p5ioc2_pcicfg_address(p, bdfn, offset, 4);</span>
<span class="lineNum">     201 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">     202 </span>                :            :                 return rc;
<span class="lineNum">     203 </span>                :            : 
<span class="lineNum">     204 </span>                :<span class="lineNoCov">          0 :         out_le32(p-&gt;regs + CAP_PCDAT, data);</span>
<span class="lineNum">     205 </span>                :            : 
<span class="lineNum">     206 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="207"><span class="lineNum">     207 </span>                :            : }</a>
<span class="lineNum">     208 </span>                :            : 
<span class="lineNum">     209 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_presence_detect(struct phb *phb)</span>
<span class="lineNum">     210 </span>                :            : {
<span class="lineNum">     211 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     212 </span>                :            :         uint16_t slotstat;
<span class="lineNum">     213 </span>                :            :         int64_t rc;
<span class="lineNum">     214 </span>                :            : 
<span class="lineNum">     215 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!p-&gt;is_pcie) {</span>
<span class="lineNum">     216 </span>                :            :                 uint32_t lsr;
<span class="lineNum">     217 </span>                :            : 
<span class="lineNum">     218 </span>                :<span class="lineNoCov">          0 :                 lsr = in_be32(p-&gt;regs + SHPC_LOGICAL_SLOT);</span>
<span class="lineNum">     219 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (GETFIELD(SHPC_LOGICAL_SLOT_PRSNT, lsr)</span>
<span class="lineNum">     220 </span>                :            :                     != SHPC_SLOT_STATE_EMPTY)
<span class="lineNum">     221 </span>                :            :                         return OPAL_SHPC_DEV_PRESENT;
<span class="lineNum">     222 </span>                :            :                 else
<span class="lineNum">     223 </span>                :<span class="lineNoCov">          0 :                 return OPAL_SHPC_DEV_NOT_PRESENT;</span>
<span class="lineNum">     224 </span>                :            :         }
<span class="lineNum">     225 </span>                :            : 
<span class="lineNum">     226 </span>                :<span class="lineNoCov">          0 :         rc = p5ioc2_pcicfg_read16(&amp;p-&gt;phb, 0, p-&gt;ecap + PCICAP_EXP_SLOTSTAT,</span>
<span class="lineNum">     227 </span>                :            :                                  &amp;slotstat);
<span class="lineNum">     228 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc || !(slotstat &amp; PCICAP_EXP_SLOTSTAT_PDETECTST))</span>
<span class="lineNum">     229 </span>                :            :                 return OPAL_SHPC_DEV_NOT_PRESENT;
<span class="lineNum">     230 </span>                :<span class="lineNoCov">          0 :         return OPAL_SHPC_DEV_PRESENT;</span>
<a name="231"><span class="lineNum">     231 </span>                :            : }</a>
<span class="lineNum">     232 </span>                :            : 
<span class="lineNum">     233 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_link_state(struct phb *phb)</span>
<span class="lineNum">     234 </span>                :            : {
<span class="lineNum">     235 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     236 </span>                :            :         uint16_t lstat;
<span class="lineNum">     237 </span>                :            :         int64_t rc;
<span class="lineNum">     238 </span>                :            : 
<span class="lineNum">     239 </span>                :            :         /* XXX Test for PHB in error state ? */
<span class="lineNum">     240 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!p-&gt;is_pcie)</span>
<span class="lineNum">     241 </span>                :            :                 return OPAL_SHPC_LINK_UP_x1;
<span class="lineNum">     242 </span>                :            : 
<span class="lineNum">     243 </span>                :<span class="lineNoCov">          0 :         rc = p5ioc2_pcicfg_read16(&amp;p-&gt;phb, 0, p-&gt;ecap + PCICAP_EXP_LSTAT,</span>
<span class="lineNum">     244 </span>                :            :                                  &amp;lstat);
<span class="lineNum">     245 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc &lt; 0) {</span>
<span class="lineNum">     246 </span>                :            :                 /* Shouldn't happen */
<span class="lineNum">     247 </span>                :<span class="lineNoCov">          0 :                 PHBERR(p, &quot;Failed to read link status\n&quot;);</span>
<span class="lineNum">     248 </span>                :<span class="lineNoCov">          0 :                 return OPAL_HARDWARE;</span>
<span class="lineNum">     249 </span>                :            :         }
<span class="lineNum">     250 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!(lstat &amp; PCICAP_EXP_LSTAT_DLLL_ACT))</span>
<span class="lineNum">     251 </span>                :            :                 return OPAL_SHPC_LINK_DOWN;
<span class="lineNum">     252 </span>                :<span class="lineNoCov">          0 :         return GETFIELD(PCICAP_EXP_LSTAT_WIDTH, lstat);</span>
<a name="253"><span class="lineNum">     253 </span>                :            : }</a>
<span class="lineNum">     254 </span>                :            : 
<span class="lineNum">     255 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_power_state(struct phb *phb __unused)</span>
<span class="lineNum">     256 </span>                :            : {
<span class="lineNum">     257 </span>                :            :         /* XXX FIXME */
<span class="lineNum">     258 </span>                :            : #if 0
<span class="lineNum">     259 </span>                :            :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);
<span class="lineNum">     260 </span>                :            :         uint64_t reg = in_be64(p-&gt;regs + PHB_PCIE_SLOTCTL2);
<span class="lineNum">     261 </span>                :            : 
<span class="lineNum">     262 </span>                :            :         /* XXX Test for PHB in error state ? */
<span class="lineNum">     263 </span>                :            : 
<span class="lineNum">     264 </span>                :            :         if (reg &amp; PHB_PCIE_SLOTCTL2_PWR_EN_STAT)
<span class="lineNum">     265 </span>                :            :                 return OPAL_SHPC_POWER_ON;
<span class="lineNum">     266 </span>                :            : 
<span class="lineNum">     267 </span>                :            :         return OPAL_SHPC_POWER_OFF;
<span class="lineNum">     268 </span>                :            : #else
<span class="lineNum">     269 </span>                :<span class="lineNoCov">          0 :         return OPAL_SHPC_POWER_ON;</span>
<span class="lineNum">     270 </span>                :            : #endif
<span class="lineNum">     271 </span>                :            : }
<span class="lineNum">     272 </span>                :            : 
<span class="lineNum">     273 </span>                :            : /* p5ioc2_sm_slot_power_off - Slot power off state machine
<span class="lineNum">     274 </span>                :            :  */
<span class="lineNum">     275 </span>                :            : static int64_t p5ioc2_sm_slot_power_off(struct p5ioc2_phb *p)
<span class="lineNum">     276 </span>                :            : {
<span class="lineNum">     277 </span>                :            :         switch(p-&gt;state) {
<span class="lineNum">     278 </span>                :            :         default:
<span class="lineNum">     279 </span>                :            :                 break;
<span class="lineNum">     280 </span>                :            :         }
<span class="lineNum">     281 </span>                :            : 
<span class="lineNum">     282 </span>                :            :         /* Unknown state, hardware error ? */
<span class="lineNum">     283 </span>                :            :         return OPAL_HARDWARE;
<a name="284"><span class="lineNum">     284 </span>                :            : }</a>
<span class="lineNum">     285 </span>                :            : 
<span class="lineNum">     286 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_slot_power_off(struct phb *phb)</span>
<span class="lineNum">     287 </span>                :            : {
<span class="lineNum">     288 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     289 </span>                :            : 
<span class="lineNum">     290 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;state != P5IOC2_PHB_STATE_FUNCTIONAL)</span>
<span class="lineNum">     291 </span>                :            :                 return OPAL_BUSY;
<span class="lineNum">     292 </span>                :            : 
<span class="lineNum">     293 </span>                :            :         /* run state machine */
<span class="lineNum">     294 </span>                :<span class="lineNoCov">          0 :         return p5ioc2_sm_slot_power_off(p);</span>
<span class="lineNum">     295 </span>                :            : }
<span class="lineNum">     296 </span>                :            : 
<span class="lineNum">     297 </span>                :            : static int64_t p5ioc2_sm_slot_power_on(struct p5ioc2_phb *p __unused)
<span class="lineNum">     298 </span>                :            : {
<span class="lineNum">     299 </span>                :            : #if 0
<span class="lineNum">     300 </span>                :            :         uint64_t reg;
<span class="lineNum">     301 </span>                :            :         uint32_t reg32;
<span class="lineNum">     302 </span>                :            :         uint16_t brctl;
<span class="lineNum">     303 </span>                :            : 
<span class="lineNum">     304 </span>                :            :         switch(p-&gt;state) {
<span class="lineNum">     305 </span>                :            :         case P5IOC2_PHB_STATE_FUNCTIONAL:
<span class="lineNum">     306 </span>                :            :                 /* Check presence */
<span class="lineNum">     307 </span>                :            :                 reg = in_be64(p-&gt;regs + PHB_PCIE_SLOTCTL2);
<span class="lineNum">     308 </span>                :            :                 if (!(reg &amp; PHB_PCIE_SLOTCTL2_PRSTN_STAT)) {
<span class="lineNum">     309 </span>                :            :                         PHBDBG(p, &quot;Slot power on: no device\n&quot;);
<span class="lineNum">     310 </span>                :            :                         return OPAL_CLOSED;
<span class="lineNum">     311 </span>                :            :                 }
<span class="lineNum">     312 </span>                :            : 
<span class="lineNum">     313 </span>                :            :                 /* Adjust UTL interrupt settings to disable various
<span class="lineNum">     314 </span>                :            :                  * errors that would interfere with the process
<span class="lineNum">     315 </span>                :            :                  */
<span class="lineNum">     316 </span>                :            :                 out_be64(p-&gt;regs + UTL_PCIE_PORT_IRQ_EN, 0x7e00000000000000);
<span class="lineNum">     317 </span>                :            : 
<span class="lineNum">     318 </span>                :            :                 /* If the power is not on, turn it on now */
<span class="lineNum">     319 </span>                :            :                 if (!(reg &amp; PHB_PCIE_SLOTCTL2_PWR_EN_STAT)) {
<span class="lineNum">     320 </span>                :            :                         reg = in_be64(p-&gt;regs + PHB_HOTPLUG_OVERRIDE);
<span class="lineNum">     321 </span>                :            :                         reg &amp;= ~(0x8c00000000000000ul);
<span class="lineNum">     322 </span>                :            :                         reg |= 0x8400000000000000ul;
<span class="lineNum">     323 </span>                :            :                         out_be64(p-&gt;regs + PHB_HOTPLUG_OVERRIDE, reg);
<span class="lineNum">     324 </span>                :            :                         p-&gt;state = PHB_STATE_SPUP_STABILIZE_DELAY;
<span class="lineNum">     325 </span>                :            :                         PHBDBG(p, &quot;Slot power on: powering on...\n&quot;);
<span class="lineNum">     326 </span>                :            :                         return p5ioc2_set_sm_timeout(p, secs_to_tb(2));
<span class="lineNum">     327 </span>                :            :                 }
<span class="lineNum">     328 </span>                :            :                 /* Power is already on */
<span class="lineNum">     329 </span>                :            :         power_ok:
<span class="lineNum">     330 </span>                :            :                 /* Ensure hot reset is deasserted */
<span class="lineNum">     331 </span>                :            :                 p5ioc2_pcicfg_read16(&amp;p-&gt;phb, 0, PCI_CFG_BRCTL, &amp;brctl);
<span class="lineNum">     332 </span>                :            :                 brctl &amp;= ~PCI_CFG_BRCTL_SECONDARY_RESET;
<span class="lineNum">     333 </span>                :            :                 p5ioc2_pcicfg_write16(&amp;p-&gt;phb, 0, PCI_CFG_BRCTL, brctl);
<span class="lineNum">     334 </span>                :            :                 p-&gt;retries = 40;
<span class="lineNum">     335 </span>                :            :                 p-&gt;state = PHB_STATE_SPUP_WAIT_LINK;
<span class="lineNum">     336 </span>                :            :                 PHBDBG(p, &quot;Slot power on: waiting for link\n&quot;);
<span class="lineNum">     337 </span>                :            :                 /* Fall through */
<span class="lineNum">     338 </span>                :            :         case PHB_STATE_SPUP_WAIT_LINK:
<span class="lineNum">     339 </span>                :            :                 reg = in_be64(p-&gt;regs + PHB_PCIE_DLP_TRAIN_CTL);
<span class="lineNum">     340 </span>                :            :                 /* Link is up ? Complete */
<span class="lineNum">     341 </span>                :            : 
<span class="lineNum">     342 </span>                :            :                 /* XXX TODO: Check link width problem and if present
<span class="lineNum">     343 </span>                :            :                  * go straight to the host reset code path.
<span class="lineNum">     344 </span>                :            :                  */
<span class="lineNum">     345 </span>                :            :                 if (reg &amp; PHB_PCIE_DLP_TC_DL_LINKACT) {
<span class="lineNum">     346 </span>                :            :                         /* Restore UTL interrupts */
<span class="lineNum">     347 </span>                :            :                         out_be64(p-&gt;regs + UTL_PCIE_PORT_IRQ_EN,
<span class="lineNum">     348 </span>                :            :                                  0xfe65000000000000);
<span class="lineNum">     349 </span>                :            :                         p-&gt;state = PHB_STATE_FUNCTIONAL;
<span class="lineNum">     350 </span>                :            :                         PHBDBG(p, &quot;Slot power on: up !\n&quot;);
<span class="lineNum">     351 </span>                :            :                         return OPAL_SUCCESS;
<span class="lineNum">     352 </span>                :            :                 }
<span class="lineNum">     353 </span>                :            :                 /* Retries */
<span class="lineNum">     354 </span>                :            :                 p-&gt;retries--;
<span class="lineNum">     355 </span>                :            :                 if (p-&gt;retries == 0) {
<span class="lineNum">     356 </span>                :            :                         /* XXX Improve logging */
<span class="lineNum">     357 </span>                :            :                         PHBERR(p,&quot;Slot power on: Timeout waiting for link\n&quot;);
<span class="lineNum">     358 </span>                :            :                         goto error;
<span class="lineNum">     359 </span>                :            :                 }
<span class="lineNum">     360 </span>                :            :                 /* Check time elapsed */
<span class="lineNum">     361 </span>                :            :                 if ((p-&gt;retries % 20) != 0)
<span class="lineNum">     362 </span>                :            :                         return p5ioc2_set_sm_timeout(p, msecs_to_tb(10));
<span class="lineNum">     363 </span>                :            : 
<span class="lineNum">     364 </span>                :            :                 /* &gt;200ms, time to try a hot reset after clearing the
<span class="lineNum">     365 </span>                :            :                  * link status bit (doco says to do so)
<span class="lineNum">     366 </span>                :            :                  */
<span class="lineNum">     367 </span>                :            :                 out_be64(p-&gt;regs + UTL_PCIE_PORT_STATUS, 0x0080000000000000);
<span class="lineNum">     368 </span>                :            : 
<span class="lineNum">     369 </span>                :            :                 /* Mask receiver error status in AER */
<span class="lineNum">     370 </span>                :            :                 p5ioc2_pcicfg_read32(&amp;p-&gt;phb, 0,
<span class="lineNum">     371 </span>                :            :                                     p-&gt;aercap + PCIECAP_AER_CE_MASK, &amp;reg32);
<span class="lineNum">     372 </span>                :            :                 reg32 |= PCIECAP_AER_CE_RECVR_ERR;
<span class="lineNum">     373 </span>                :            :                 p5ioc2_pcicfg_write32(&amp;p-&gt;phb, 0,
<span class="lineNum">     374 </span>                :            :                                      p-&gt;aercap + PCIECAP_AER_CE_MASK, reg32);
<span class="lineNum">     375 </span>                :            : 
<span class="lineNum">     376 </span>                :            :                 /* Turn on host reset */
<span class="lineNum">     377 </span>                :            :                 p5ioc2_pcicfg_read16(&amp;p-&gt;phb, 0, PCI_CFG_BRCTL, &amp;brctl);
<span class="lineNum">     378 </span>                :            :                 brctl |= PCI_CFG_BRCTL_SECONDARY_RESET;
<span class="lineNum">     379 </span>                :            :                 p5ioc2_pcicfg_write16(&amp;p-&gt;phb, 0, PCI_CFG_BRCTL, brctl);
<span class="lineNum">     380 </span>                :            :                 p-&gt;state = PHB_STATE_SPUP_HOT_RESET_DELAY;
<span class="lineNum">     381 </span>                :            :                 PHBDBG(p, &quot;Slot power on: soft reset...\n&quot;);
<span class="lineNum">     382 </span>                :            :                 return p5ioc2_set_sm_timeout(p, secs_to_tb(1));
<span class="lineNum">     383 </span>                :            :         case PHB_STATE_SPUP_HOT_RESET_DELAY:
<span class="lineNum">     384 </span>                :            :                 /* Turn off host reset */
<span class="lineNum">     385 </span>                :            :                 p5ioc2_pcicfg_read16(&amp;p-&gt;phb, 0, PCI_CFG_BRCTL, &amp;brctl);
<span class="lineNum">     386 </span>                :            :                 brctl &amp;= ~PCI_CFG_BRCTL_SECONDARY_RESET;
<span class="lineNum">     387 </span>                :            :                 p5ioc2_pcicfg_write16(&amp;p-&gt;phb, 0, PCI_CFG_BRCTL, brctl);
<span class="lineNum">     388 </span>                :            :                 /* Clear spurious errors */
<span class="lineNum">     389 </span>                :            :                 out_be64(p-&gt;regs + UTL_PCIE_PORT_STATUS, 0x00e0000000000000);
<span class="lineNum">     390 </span>                :            :                 p5ioc2_pcicfg_write32(&amp;p-&gt;phb, 0,
<span class="lineNum">     391 </span>                :            :                                      p-&gt;aercap + PCIECAP_AER_CE_STATUS,
<span class="lineNum">     392 </span>                :            :                                      PCIECAP_AER_CE_RECVR_ERR);
<span class="lineNum">     393 </span>                :            :                 /* Unmask receiver error status in AER */
<span class="lineNum">     394 </span>                :            :                 p5ioc2_pcicfg_read32(&amp;p-&gt;phb, 0,
<span class="lineNum">     395 </span>                :            :                                     p-&gt;aercap + PCIECAP_AER_CE_MASK, &amp;reg32);
<span class="lineNum">     396 </span>                :            :                 reg32 &amp;= ~PCIECAP_AER_CE_RECVR_ERR;
<span class="lineNum">     397 </span>                :            :                 p5ioc2_pcicfg_write32(&amp;p-&gt;phb, 0,
<span class="lineNum">     398 </span>                :            :                                      p-&gt;aercap + PCIECAP_AER_CE_MASK, reg32);
<span class="lineNum">     399 </span>                :            :                 /* Go back to waiting for link */
<span class="lineNum">     400 </span>                :            :                 p-&gt;state = PHB_STATE_SPUP_WAIT_LINK;
<span class="lineNum">     401 </span>                :            :                 PHBDBG(p, &quot;Slot power on: waiting for link (2)\n&quot;);
<span class="lineNum">     402 </span>                :            :                 return p5ioc2_set_sm_timeout(p, msecs_to_tb(10));
<span class="lineNum">     403 </span>                :            : 
<span class="lineNum">     404 </span>                :            :         case PHB_STATE_SPUP_STABILIZE_DELAY:
<span class="lineNum">     405 </span>                :            :                 /* Come here after the 2s delay after power up */
<span class="lineNum">     406 </span>                :            :                 p-&gt;retries = 1000;
<span class="lineNum">     407 </span>                :            :                 p-&gt;state = PHB_STATE_SPUP_SLOT_STATUS;
<span class="lineNum">     408 </span>                :            :                 PHBDBG(p, &quot;Slot power on: waiting for power\n&quot;);
<span class="lineNum">     409 </span>                :            :                 /* Fall through */
<span class="lineNum">     410 </span>                :            :         case PHB_STATE_SPUP_SLOT_STATUS:
<span class="lineNum">     411 </span>                :            :                 reg = in_be64(p-&gt;regs + PHB_PCIE_SLOTCTL2);
<span class="lineNum">     412 </span>                :            : 
<span class="lineNum">     413 </span>                :            :                 /* Doc says to check LED status, but we ignore that, there
<span class="lineNum">     414 </span>                :            :                  * no point really and it's easier that way
<span class="lineNum">     415 </span>                :            :                  */
<span class="lineNum">     416 </span>                :            :                 if (reg &amp; PHB_PCIE_SLOTCTL2_PWR_EN_STAT)
<span class="lineNum">     417 </span>                :            :                         goto power_ok;
<span class="lineNum">     418 </span>                :            :                 if (p-&gt;retries-- == 0) {
<span class="lineNum">     419 </span>                :            :                         /* XXX Improve error logging */
<span class="lineNum">     420 </span>                :            :                         PHBERR(p, &quot;Timeout powering up slot\n&quot;);
<span class="lineNum">     421 </span>                :            :                         goto error;
<span class="lineNum">     422 </span>                :            :                 }
<span class="lineNum">     423 </span>                :            :                 return p5ioc2_set_sm_timeout(p, msecs_to_tb(10));
<span class="lineNum">     424 </span>                :            :         default:
<span class="lineNum">     425 </span>                :            :                 break;
<span class="lineNum">     426 </span>                :            :         }
<span class="lineNum">     427 </span>                :            : 
<span class="lineNum">     428 </span>                :            :         /* Unknown state, hardware error ? */
<span class="lineNum">     429 </span>                :            :  error:
<span class="lineNum">     430 </span>                :            :         p-&gt;state = PHB_STATE_FUNCTIONAL;
<span class="lineNum">     431 </span>                :            :         return OPAL_HARDWARE;
<span class="lineNum">     432 </span>                :            : #else
<span class="lineNum">     433 </span>                :            :         return OPAL_SUCCESS;
<span class="lineNum">     434 </span>                :            : #endif
<a name="435"><span class="lineNum">     435 </span>                :            : }</a>
<span class="lineNum">     436 </span>                :            : 
<span class="lineNum">     437 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_slot_power_on(struct phb *phb)</span>
<span class="lineNum">     438 </span>                :            : {
<span class="lineNum">     439 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     440 </span>                :            : 
<span class="lineNum">     441 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;state != P5IOC2_PHB_STATE_FUNCTIONAL)</span>
<span class="lineNum">     442 </span>                :            :                 return OPAL_BUSY;
<span class="lineNum">     443 </span>                :            : 
<span class="lineNum">     444 </span>                :            :         /* run state machine */
<span class="lineNum">     445 </span>                :<span class="lineNoCov">          0 :         return p5ioc2_sm_slot_power_on(p);</span>
<span class="lineNum">     446 </span>                :            : }
<span class="lineNum">     447 </span>                :            : 
<span class="lineNum">     448 </span>                :            : static int64_t p5ioc2_sm_hot_reset(struct p5ioc2_phb *p)
<span class="lineNum">     449 </span>                :            : {
<span class="lineNum">     450 </span>                :            :         switch(p-&gt;state) {
<span class="lineNum">     451 </span>                :            :         default:
<span class="lineNum">     452 </span>                :            :                 break;
<span class="lineNum">     453 </span>                :            :         }
<span class="lineNum">     454 </span>                :            : 
<span class="lineNum">     455 </span>                :            :         /* Unknown state, hardware error ? */
<span class="lineNum">     456 </span>                :            :         return OPAL_HARDWARE;
<a name="457"><span class="lineNum">     457 </span>                :            : }</a>
<span class="lineNum">     458 </span>                :            : 
<span class="lineNum">     459 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_hot_reset(struct phb *phb)</span>
<span class="lineNum">     460 </span>                :            : {
<span class="lineNum">     461 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     462 </span>                :            : 
<span class="lineNum">     463 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;state != P5IOC2_PHB_STATE_FUNCTIONAL)</span>
<span class="lineNum">     464 </span>                :            :                 return OPAL_BUSY;
<span class="lineNum">     465 </span>                :            : 
<span class="lineNum">     466 </span>                :            :         /* run state machine */
<span class="lineNum">     467 </span>                :<span class="lineNoCov">          0 :         return p5ioc2_sm_hot_reset(p);</span>
<span class="lineNum">     468 </span>                :            : }
<span class="lineNum">     469 </span>                :            : 
<span class="lineNum">     470 </span>                :            : static int64_t p5ioc2_sm_freset(struct p5ioc2_phb *p)
<span class="lineNum">     471 </span>                :            : {
<span class="lineNum">     472 </span>                :            :         switch(p-&gt;state) {
<span class="lineNum">     473 </span>                :            :         default:
<span class="lineNum">     474 </span>                :            :                 break;
<span class="lineNum">     475 </span>                :            :         }
<span class="lineNum">     476 </span>                :            : 
<span class="lineNum">     477 </span>                :            :         /* XXX Not implemented, return success to make
<span class="lineNum">     478 </span>                :            :          * pci.c happy, otherwise probing of slots will
<span class="lineNum">     479 </span>                :            :          * fail
<span class="lineNum">     480 </span>                :            :          */
<span class="lineNum">     481 </span>                :            :         return OPAL_SUCCESS;
<a name="482"><span class="lineNum">     482 </span>                :            : }</a>
<span class="lineNum">     483 </span>                :            : 
<span class="lineNum">     484 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_freset(struct phb *phb)</span>
<span class="lineNum">     485 </span>                :            : {
<span class="lineNum">     486 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     487 </span>                :            : 
<span class="lineNum">     488 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;state != P5IOC2_PHB_STATE_FUNCTIONAL)</span>
<span class="lineNum">     489 </span>                :            :                 return OPAL_BUSY;
<span class="lineNum">     490 </span>                :            : 
<span class="lineNum">     491 </span>                :            :         /* run state machine */
<span class="lineNum">     492 </span>                :<span class="lineNoCov">          0 :         return p5ioc2_sm_freset(p);</span>
<a name="493"><span class="lineNum">     493 </span>                :            : }</a>
<span class="lineNum">     494 </span>                :            : 
<span class="lineNum">     495 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_poll(struct phb *phb)</span>
<span class="lineNum">     496 </span>                :            : {
<span class="lineNum">     497 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     498 </span>                :<span class="lineNoCov">          0 :         uint64_t now = mftb();</span>
<span class="lineNum">     499 </span>                :            : 
<span class="lineNum">     500 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;state == P5IOC2_PHB_STATE_FUNCTIONAL)</span>
<span class="lineNum">     501 </span>                :            :                 return OPAL_SUCCESS;
<span class="lineNum">     502 </span>                :            : 
<span class="lineNum">     503 </span>                :            :         /* Check timer */
<span class="lineNum">     504 </span>  [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;delay_tgt_tb &amp;&amp;</span>
<span class="lineNum">     505 </span>                :<span class="lineNoCov">          0 :             tb_compare(now, p-&gt;delay_tgt_tb) == TB_ABEFOREB)</span>
<span class="lineNum">     506 </span>                :<span class="lineNoCov">          0 :                 return p-&gt;delay_tgt_tb - now;</span>
<span class="lineNum">     507 </span>                :            : 
<span class="lineNum">     508 </span>                :            :         /* Expired (or not armed), clear it */
<span class="lineNum">     509 </span>                :<span class="lineNoCov">          0 :         p-&gt;delay_tgt_tb = 0;</span>
<span class="lineNum">     510 </span>                :            : 
<span class="lineNum">     511 </span>                :            : #if 0
<span class="lineNum">     512 </span>                :            :         /* Dispatch to the right state machine */
<span class="lineNum">     513 </span>                :            :         switch(p-&gt;state) {
<span class="lineNum">     514 </span>                :            :         case PHB_STATE_SPUP_STABILIZE_DELAY:
<span class="lineNum">     515 </span>                :            :         case PHB_STATE_SPUP_SLOT_STATUS:
<span class="lineNum">     516 </span>                :            :         case PHB_STATE_SPUP_WAIT_LINK:
<span class="lineNum">     517 </span>                :            :         case PHB_STATE_SPUP_HOT_RESET_DELAY:
<span class="lineNum">     518 </span>                :            :                 return p5ioc2_sm_slot_power_on(p);
<span class="lineNum">     519 </span>                :            :         case PHB_STATE_SPDOWN_STABILIZE_DELAY:
<span class="lineNum">     520 </span>                :            :         case PHB_STATE_SPDOWN_SLOT_STATUS:
<span class="lineNum">     521 </span>                :            :                 return p5ioc2_sm_slot_power_off(p);
<span class="lineNum">     522 </span>                :            :         case PHB_STATE_HRESET_DELAY:
<span class="lineNum">     523 </span>                :            :                 return p5ioc2_sm_hot_reset(p);
<span class="lineNum">     524 </span>                :            :         default:
<span class="lineNum">     525 </span>                :            :                 break;
<span class="lineNum">     526 </span>                :            :         }
<span class="lineNum">     527 </span>                :            : #endif
<span class="lineNum">     528 </span>                :            :         /* Unknown state, could be a HW error */
<span class="lineNum">     529 </span>                :<span class="lineNoCov">          0 :         return OPAL_HARDWARE;</span>
<a name="530"><span class="lineNum">     530 </span>                :            : }</a>
<span class="lineNum">     531 </span>                :            : 
<span class="lineNum">     532 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_eeh_freeze_status(struct phb *phb, uint64_t pe_number,</span>
<span class="lineNum">     533 </span>                :            :                                         uint8_t *freeze_state,
<span class="lineNum">     534 </span>                :            :                                         uint16_t *pci_error_type,
<span class="lineNum">     535 </span>                :            :                                         uint16_t *severity,
<span class="lineNum">     536 </span>                :            :                                         uint64_t *phb_status __unused)
<span class="lineNum">     537 </span>                :            : {
<span class="lineNum">     538 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     539 </span>                :            :         uint32_t cfgrw;
<span class="lineNum">     540 </span>                :            : 
<span class="lineNum">     541 </span>                :            :         /* Defaults: not frozen */
<span class="lineNum">     542 </span>                :<span class="lineNoCov">          0 :         *freeze_state = OPAL_EEH_STOPPED_NOT_FROZEN;</span>
<span class="lineNum">     543 </span>                :<span class="lineNoCov">          0 :         *pci_error_type = OPAL_EEH_NO_ERROR;</span>
<span class="lineNum">     544 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (severity)</span>
<span class="lineNum">     545 </span>                :<span class="lineNoCov">          0 :                 *severity = OPAL_EEH_SEV_NO_ERROR;</span>
<span class="lineNum">     546 </span>                :            : 
<span class="lineNum">     547 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (pe_number != 0)</span>
<span class="lineNum">     548 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">     549 </span>                :            : 
<span class="lineNum">     550 </span>                :            :         /* XXX Handle PHB status */
<span class="lineNum">     551 </span>                :            :         /* XXX We currently only check for PE freeze, not fence */
<span class="lineNum">     552 </span>                :            : 
<span class="lineNum">     553 </span>                :<span class="lineNoCov">          0 :         cfgrw = in_be32(p-&gt;regs + CAP_PCFGRW);</span>
<span class="lineNum">     554 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (cfgrw &amp; CAP_PCFGRW_MMIO_FROZEN)</span>
<span class="lineNum">     555 </span>                :<span class="lineNoCov">          0 :                 *freeze_state |= OPAL_EEH_STOPPED_MMIO_FREEZE;</span>
<span class="lineNum">     556 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (cfgrw &amp; CAP_PCFGRW_DMA_FROZEN)</span>
<span class="lineNum">     557 </span>                :<span class="lineNoCov">          0 :                 *freeze_state |= OPAL_EEH_STOPPED_DMA_FREEZE;</span>
<span class="lineNum">     558 </span>                :            : 
<span class="lineNum">     559 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (severity &amp;&amp;</span>
<span class="lineNum">     560 </span>                :            :             (cfgrw &amp; (CAP_PCFGRW_MMIO_FROZEN | CAP_PCFGRW_MMIO_FROZEN)))
<span class="lineNum">     561 </span>                :<span class="lineNoCov">          0 :                 *severity = OPAL_EEH_SEV_PE_ER;</span>
<span class="lineNum">     562 </span>                :            : 
<span class="lineNum">     563 </span>                :            :         /* XXX Don't bother populating pci_error_type */
<span class="lineNum">     564 </span>                :            :         /* Should read the bits from PLSSR */
<span class="lineNum">     565 </span>                :            : 
<span class="lineNum">     566 </span>                :            :         return OPAL_SUCCESS;
<a name="567"><span class="lineNum">     567 </span>                :            : }</a>
<span class="lineNum">     568 </span>                :            : 
<span class="lineNum">     569 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_eeh_next_error(struct phb *phb, uint64_t *first_frozen_pe,</span>
<span class="lineNum">     570 </span>                :            :                                      uint16_t *pci_error_type, uint16_t *severity)
<span class="lineNum">     571 </span>                :            : {
<span class="lineNum">     572 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     573 </span>                :            :         uint32_t cfgrw;
<span class="lineNum">     574 </span>                :            : 
<span class="lineNum">     575 </span>                :            :         /* XXX Don't bother */
<span class="lineNum">     576 </span>                :<span class="lineNoCov">          0 :         *pci_error_type = OPAL_EEH_NO_ERROR;</span>
<span class="lineNum">     577 </span>                :<span class="lineNoCov">          0 :         *first_frozen_pe = 0;</span>
<span class="lineNum">     578 </span>                :            : 
<span class="lineNum">     579 </span>                :<span class="lineNoCov">          0 :         cfgrw = in_be32(p-&gt;regs + CAP_PCFGRW);</span>
<span class="lineNum">     580 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (cfgrw &amp; (CAP_PCFGRW_MMIO_FROZEN | CAP_PCFGRW_MMIO_FROZEN))</span>
<span class="lineNum">     581 </span>                :<span class="lineNoCov">          0 :                 *severity = OPAL_EEH_SEV_PE_ER;</span>
<span class="lineNum">     582 </span>                :            : 
<span class="lineNum">     583 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="584"><span class="lineNum">     584 </span>                :            : }</a>
<span class="lineNum">     585 </span>                :            : 
<span class="lineNum">     586 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_eeh_freeze_clear(struct phb *phb, uint64_t pe_number,</span>
<span class="lineNum">     587 </span>                :            :                                        uint64_t eeh_action_token)
<span class="lineNum">     588 </span>                :            : {
<span class="lineNum">     589 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     590 </span>                :            :         uint32_t cfgrw;
<span class="lineNum">     591 </span>                :            : 
<span class="lineNum">     592 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (pe_number != 0)</span>
<span class="lineNum">     593 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">     594 </span>                :            : 
<span class="lineNum">     595 </span>                :            :         /*
<span class="lineNum">     596 </span>                :            :          * This sequence isn't very well documented. We play guess
<span class="lineNum">     597 </span>                :            :          * games based on the documentation, what we do on P7IOC,
<span class="lineNum">     598 </span>                :            :          * and common sense.
<span class="lineNum">     599 </span>                :            :          *
<span class="lineNum">     600 </span>                :            :          * Basically we start from the low level (UTL), clear all
<span class="lineNum">     601 </span>                :            :          * error conditions there. Then we clear error conditions
<span class="lineNum">     602 </span>                :            :          * in the PLSSR and DMACSR.
<span class="lineNum">     603 </span>                :            :          *
<span class="lineNum">     604 </span>                :            :          * Once that's done, we unfreeze the PHB
<span class="lineNum">     605 </span>                :            :          *
<span class="lineNum">     606 </span>                :            :          * Note: Should we also clear the error bits in the config
<span class="lineNum">     607 </span>                :            :          * space ? The docs don't say anything... TODO: Check what
<span class="lineNum">     608 </span>                :            :          * OPAL does if possible or ask Milton.
<span class="lineNum">     609 </span>                :            :          */
<span class="lineNum">     610 </span>                :            : 
<span class="lineNum">     611 </span>                :            :         /* Clear UTL error regs on PCIe */
<span class="lineNum">     612 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;is_pcie) {</span>
<span class="lineNum">     613 </span>                :            :                 uint32_t err;
<span class="lineNum">     614 </span>                :            :         
<span class="lineNum">     615 </span>                :<span class="lineNoCov">          0 :                 err = in_be32(p-&gt;regs + UTL_SYS_BUS_AGENT_STATUS);</span>
<span class="lineNum">     616 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + UTL_SYS_BUS_AGENT_STATUS, err);</span>
<span class="lineNum">     617 </span>                :<span class="lineNoCov">          0 :                 err = in_be32(p-&gt;regs + UTL_PCIE_PORT_STATUS);</span>
<span class="lineNum">     618 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + UTL_PCIE_PORT_STATUS, err);</span>
<span class="lineNum">     619 </span>                :<span class="lineNoCov">          0 :                 err = in_be32(p-&gt;regs + UTL_RC_STATUS);</span>
<span class="lineNum">     620 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + UTL_RC_STATUS, err);</span>
<span class="lineNum">     621 </span>                :            :         }
<span class="lineNum">     622 </span>                :            : 
<span class="lineNum">     623 </span>                :            :         /* XXX We should probably clear the error regs in the cfg space... */
<span class="lineNum">     624 </span>                :            : 
<span class="lineNum">     625 </span>                :            :         /* Clear PLSSR and DMACSR */
<span class="lineNum">     626 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_DMACSR, 0);</span>
<span class="lineNum">     627 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_PLSSR, 0);</span>
<span class="lineNum">     628 </span>                :            : 
<span class="lineNum">     629 </span>                :            :         /* Clear freeze state as requested */
<span class="lineNum">     630 </span>                :<span class="lineNoCov">          0 :         cfgrw = in_be32(p-&gt;regs + CAP_PCFGRW);</span>
<span class="lineNum">     631 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (eeh_action_token &amp; OPAL_EEH_ACTION_CLEAR_FREEZE_MMIO) {</span>
<span class="lineNum">     632 </span>                :<span class="lineNoCov">          0 :                 cfgrw &amp;= ~CAP_PCFGRW_MMIO_FROZEN;</span>
<span class="lineNum">     633 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_PCFGRW, cfgrw);</span>
<span class="lineNum">     634 </span>                :            :         }
<span class="lineNum">     635 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (eeh_action_token &amp; OPAL_EEH_ACTION_CLEAR_FREEZE_DMA) {</span>
<span class="lineNum">     636 </span>                :<span class="lineNoCov">          0 :                 cfgrw &amp;= ~CAP_PCFGRW_DMA_FROZEN;</span>
<span class="lineNum">     637 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_PCFGRW, cfgrw);</span>
<span class="lineNum">     638 </span>                :            :         }
<span class="lineNum">     639 </span>                :            : 
<span class="lineNum">     640 </span>                :            :         return OPAL_SUCCESS;
<a name="641"><span class="lineNum">     641 </span>                :            : }</a>
<span class="lineNum">     642 </span>                :            : 
<span class="lineNum">     643 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_get_msi_64(struct phb *phb __unused, uint32_t mve_number,</span>
<span class="lineNum">     644 </span>                :            :                                 uint32_t xive_num, uint8_t msi_range,
<span class="lineNum">     645 </span>                :            :                                 uint64_t *msi_address, uint32_t *message_data)
<span class="lineNum">     646 </span>                :            : {
<span class="lineNum">     647 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (mve_number &gt; 255 || xive_num &gt; 255 || msi_range != 1)</span>
<span class="lineNum">         </span>        [<span class="branchNoExec" title="Branch 4 was not executed"> # </span><span class="branchNoExec" title="Branch 5 was not executed"> # </span>]
<span class="lineNum">     648 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">     649 </span>                :            : 
<span class="lineNum">     650 </span>                :<span class="lineNoCov">          0 :         *msi_address = 0x1000000000000000ul;</span>
<span class="lineNum">     651 </span>                :<span class="lineNoCov">          0 :         *message_data = xive_num;</span>
<span class="lineNum">     652 </span>                :            : 
<span class="lineNum">     653 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="654"><span class="lineNum">     654 </span>                :            : }</a>
<span class="lineNum">     655 </span>                :            : 
<span class="lineNum">     656 </span>                :<span class="lineNoCov">          0 : static uint8_t p5ioc2_choose_bus(struct phb *phb __unused,</span>
<span class="lineNum">     657 </span>                :            :                                 struct pci_device *bridge __unused,
<span class="lineNum">     658 </span>                :            :                                 uint8_t candidate, uint8_t *max_bus __unused,
<span class="lineNum">     659 </span>                :            :                                 bool *use_max)
<span class="lineNum">     660 </span>                :            : {
<span class="lineNum">     661 </span>                :            :         /* Use standard bus number selection */
<span class="lineNum">     662 </span>                :<span class="lineNoCov">          0 :         *use_max = false;</span>
<span class="lineNum">     663 </span>                :<span class="lineNoCov">          0 :         return candidate;</span>
<span class="lineNum">     664 </span>                :            : }
<span class="lineNum">     665 </span>                :            : 
<span class="lineNum">     666 </span>                :            : /* p5ioc2_phb_ioda_reset - Reset the IODA tables
<span class="lineNum">     667 </span>                :            :  *
<span class="lineNum">     668 </span>                :            :  * This reset the IODA tables in the PHB. It is called at
<span class="lineNum">     669 </span>                :            :  * initialization time, on PHB reset, and can be called
<span class="lineNum">     670 </span>                :            :  * explicitly from OPAL
<span class="lineNum">     671 </span>                :            :  *
<span class="lineNum">     672 </span>                :            :  * Note: We don't handle EEH on p5ioc2, we use no cache
<a name="673"><span class="lineNum">     673 </span>                :            :  * and thus always purge</a>
<span class="lineNum">     674 </span>                :            :  */
<span class="lineNum">     675 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_ioda_reset(struct phb *phb, bool purge __unused)</span>
<span class="lineNum">     676 </span>                :            : {
<span class="lineNum">     677 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     678 </span>                :            :         unsigned int i;
<span class="lineNum">     679 </span>                :            : 
<span class="lineNum">     680 </span>                :            :         /* Init XIVRs */
<span class="lineNum">     681 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; 16; i++) {</span>
<span class="lineNum">     682 </span>                :<span class="lineNoCov">          0 :                 p-&gt;xive_cache[i] = SETFIELD(CAP_XIVR_PRIO, 0, 0xff);</span>
<span class="lineNum">     683 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_XIVRn(i), 0x000000ff);</span>
<span class="lineNum">     684 </span>                :            :         }
<span class="lineNum">     685 </span>                :            : 
<span class="lineNum">     686 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="687"><span class="lineNum">     687 </span>                :            : }</a>
<span class="lineNum">     688 </span>                :            : 
<span class="lineNum">     689 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_set_phb_tce_memory(struct phb *phb,</span>
<span class="lineNum">     690 </span>                :            :                                          uint64_t tce_mem_addr,
<span class="lineNum">     691 </span>                :            :                                          uint64_t tce_mem_size)
<span class="lineNum">     692 </span>                :            : {
<span class="lineNum">     693 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = phb_to_p5ioc2_phb(phb);</span>
<span class="lineNum">     694 </span>                :            :         uint64_t tar;
<span class="lineNum">     695 </span>                :            :         uint32_t cfg;
<span class="lineNum">     696 </span>                :            : 
<span class="lineNum">     697 </span>                :<span class="lineNoCov">          0 :         printf(&quot;PHB%d: set_tce_memory: 0x%016llx 0x%016llx\n&quot;,</span>
<span class="lineNum">     698 </span>                :<span class="lineNoCov">          0 :                p-&gt;index, tce_mem_addr, tce_mem_size);</span>
<span class="lineNum">     699 </span>                :<span class="lineNoCov">          0 :         printf(&quot;PHB%d: bridge values : 0x%016llx 0x%016llx\n&quot;,</span>
<span class="lineNum">     700 </span>                :<span class="lineNoCov">          0 :                p-&gt;index, p-&gt;ioc-&gt;tce_base, p-&gt;ioc-&gt;tce_size);</span>
<span class="lineNum">     701 </span>                :            : 
<span class="lineNum">     702 </span>                :            :         /* First check if it fits in the memory established for
<span class="lineNum">     703 </span>                :            :          * the IO HUB
<span class="lineNum">     704 </span>                :            :          */
<span class="lineNum">     705 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tce_mem_addr &amp;&amp;</span>
<span class="lineNum">     706 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :             (tce_mem_addr &lt; p-&gt;ioc-&gt;tce_base ||</span>
<span class="lineNum">     707 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :              tce_mem_addr &gt; (p-&gt;ioc-&gt;tce_base + p-&gt;ioc-&gt;tce_size) ||</span>
<span class="lineNum">     708 </span>                :<span class="lineNoCov">          0 :              (tce_mem_addr + tce_mem_size) &gt;</span>
<span class="lineNum">     709 </span>                :            :              (p-&gt;ioc-&gt;tce_base + p-&gt;ioc-&gt;tce_size))) {
<span class="lineNum">     710 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;PHB%d: TCEs not in bridge range\n&quot;, p-&gt;index);</span>
<span class="lineNum">     711 </span>                :<span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span>
<span class="lineNum">     712 </span>                :            :         }
<span class="lineNum">     713 </span>                :            : 
<span class="lineNum">     714 </span>                :            :         /* Supported sizes are power of two's naturally aligned
<span class="lineNum">     715 </span>                :            :          * and between 64K and 8M (p5ioc2 spec)
<span class="lineNum">     716 </span>                :            :          */
<span class="lineNum">     717 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 3 was not executed"> # </span><span class="branchNoExec" title="Branch 4 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tce_mem_addr &amp;&amp; !is_pow2(tce_mem_size)) {</span>
<span class="lineNum">     718 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;PHB%d: Size is not a power of 2\n&quot;, p-&gt;index);</span>
<span class="lineNum">     719 </span>                :<span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span>
<span class="lineNum">     720 </span>                :            :         }
<span class="lineNum">     721 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tce_mem_addr &amp; (tce_mem_size - 1)) {</span>
<span class="lineNum">     722 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;PHB%d: Not naturally aligned\n&quot;, p-&gt;index);</span>
<span class="lineNum">     723 </span>                :<span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span>
<span class="lineNum">     724 </span>                :            :         }
<span class="lineNum">     725 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tce_mem_addr &amp;&amp;</span>
<span class="lineNum">     726 </span>                :<span class="lineNoCov">          0 :             (tce_mem_size &lt; 0x10000 || tce_mem_size &gt; 0x800000)) {</span>
<span class="lineNum">     727 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;PHB%d: Size out of range\n&quot;, p-&gt;index);</span>
<span class="lineNum">     728 </span>                :<span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span>
<span class="lineNum">     729 </span>                :            :         }
<span class="lineNum">     730 </span>                :            : 
<span class="lineNum">     731 </span>                :            :         /* First we disable TCEs in the bridge */
<span class="lineNum">     732 </span>                :<span class="lineNoCov">          0 :         cfg = in_be32(p-&gt;regs + CAP_PCFGRW);</span>
<span class="lineNum">     733 </span>                :<span class="lineNoCov">          0 :         cfg &amp;= ~CAP_PCFGRW_TCE_EN;</span>
<span class="lineNum">     734 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_PCFGRW, cfg);</span>
<span class="lineNum">     735 </span>                :            : 
<span class="lineNum">     736 </span>                :            : 
<span class="lineNum">     737 </span>                :            :         /* Now there's a blurb in the spec about all TARm needing
<span class="lineNum">     738 </span>                :            :          * to have the same size.. I will let that as a surprise
<span class="lineNum">     739 </span>                :            :          * for the user ... Linux does it fine and I'd rather not
<span class="lineNum">     740 </span>                :            :          * keep more state to check than I need to
<span class="lineNum">     741 </span>                :            :          */
<span class="lineNum">     742 </span>                :<span class="lineNoCov">          0 :         tar = 0;</span>
<span class="lineNum">     743 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tce_mem_addr) {</span>
<span class="lineNum">     744 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 tar = SETFIELD(CA_TAR_HUBID, 0ul, p-&gt;ca ? 4 : 1);</span>
<span class="lineNum">     745 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 tar = SETFIELD(CA_TAR_ALTHUBID, tar, p-&gt;ca ? 4 : 1);</span>
<span class="lineNum">     746 </span>                :<span class="lineNoCov">          0 :                 tar = SETFIELD(CA_TAR_NUM_TCE, tar, ilog2(tce_mem_size) - 16);</span>
<span class="lineNum">     747 </span>                :<span class="lineNoCov">          0 :                 tar |= tce_mem_addr; /* addr is naturally aligned */</span>
<span class="lineNum">     748 </span>                :<span class="lineNoCov">          0 :                 tar |= CA_TAR_VALID;</span>
<span class="lineNum">     749 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;PHB%d: Writing TAR: 0x%016llx\n&quot;, p-&gt;index, tar);</span>
<span class="lineNum">     750 </span>                :            :         }
<span class="lineNum">     751 </span>                :<span class="lineNoCov">          0 :         out_be64(p-&gt;ca_regs + CA_TARn(p-&gt;index), tar);</span>
<span class="lineNum">     752 </span>                :            : 
<span class="lineNum">     753 </span>                :            :         /* Now set the TCE enable if we set a valid address */
<span class="lineNum">     754 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tce_mem_addr) {</span>
<span class="lineNum">     755 </span>                :<span class="lineNoCov">          0 :                 cfg |= CAP_PCFGRW_TCE_EN;</span>
<span class="lineNum">     756 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_PCFGRW, cfg);</span>
<span class="lineNum">     757 </span>                :            :         }
<span class="lineNum">     758 </span>                :            : 
<span class="lineNum">     759 </span>                :            :         return OPAL_SUCCESS;
<span class="lineNum">     760 </span>                :            : }
<span class="lineNum">     761 </span>                :            : 
<span class="lineNum">     762 </span>                :            : 
<span class="lineNum">     763 </span>                :            : static const struct phb_ops p5ioc2_phb_ops = {
<span class="lineNum">     764 </span>                :            :         .lock                   = p5ioc2_phb_lock,
<span class="lineNum">     765 </span>                :            :         .unlock                 = p5ioc2_phb_unlock,
<span class="lineNum">     766 </span>                :            :         .cfg_read8              = p5ioc2_pcicfg_read8,
<span class="lineNum">     767 </span>                :            :         .cfg_read16             = p5ioc2_pcicfg_read16,
<span class="lineNum">     768 </span>                :            :         .cfg_read32             = p5ioc2_pcicfg_read32,
<span class="lineNum">     769 </span>                :            :         .cfg_write8             = p5ioc2_pcicfg_write8,
<span class="lineNum">     770 </span>                :            :         .cfg_write16            = p5ioc2_pcicfg_write16,
<span class="lineNum">     771 </span>                :            :         .cfg_write32            = p5ioc2_pcicfg_write32,
<span class="lineNum">     772 </span>                :            :         .choose_bus             = p5ioc2_choose_bus,
<span class="lineNum">     773 </span>                :            :         .eeh_freeze_status      = p5ioc2_eeh_freeze_status,
<span class="lineNum">     774 </span>                :            :         .eeh_freeze_clear       = p5ioc2_eeh_freeze_clear,
<span class="lineNum">     775 </span>                :            :         .next_error             = p5ioc2_eeh_next_error,
<span class="lineNum">     776 </span>                :            :         .get_msi_64             = p5ioc2_get_msi_64,
<span class="lineNum">     777 </span>                :            :         .ioda_reset             = p5ioc2_ioda_reset,
<span class="lineNum">     778 </span>                :            :         .set_phb_tce_memory     = p5ioc2_set_phb_tce_memory,
<span class="lineNum">     779 </span>                :            :         .presence_detect        = p5ioc2_presence_detect,
<span class="lineNum">     780 </span>                :            :         .link_state             = p5ioc2_link_state,
<span class="lineNum">     781 </span>                :            :         .power_state            = p5ioc2_power_state,
<span class="lineNum">     782 </span>                :            :         .slot_power_off         = p5ioc2_slot_power_off,
<span class="lineNum">     783 </span>                :            :         .slot_power_on          = p5ioc2_slot_power_on,
<span class="lineNum">     784 </span>                :            :         .hot_reset              = p5ioc2_hot_reset,
<span class="lineNum">     785 </span>                :            :         .fundamental_reset      = p5ioc2_freset,
<span class="lineNum">     786 </span>                :            :         .poll                   = p5ioc2_poll,
<span class="lineNum">     787 </span>                :            : };
<a name="788"><span class="lineNum">     788 </span>                :            : </a>
<span class="lineNum">     789 </span>                :            : /* p5ioc2_phb_get_xive - Interrupt control from OPAL */
<span class="lineNum">     790 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_phb_get_xive(void *data, uint32_t isn,</span>
<span class="lineNum">     791 </span>                :            :                                    uint16_t *server, uint8_t *prio)
<span class="lineNum">     792 </span>                :            : {
<span class="lineNum">     793 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = data;</span>
<span class="lineNum">     794 </span>                :<span class="lineNoCov">          0 :         uint32_t irq, xivr, fbuid = P7_IRQ_FBUID(isn);</span>
<span class="lineNum">     795 </span>                :            : 
<span class="lineNum">     796 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (fbuid != p-&gt;buid)</span>
<span class="lineNum">     797 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">     798 </span>                :<span class="lineNoCov">          0 :         irq = isn &amp; 0xf;</span>
<span class="lineNum">     799 </span>                :            : 
<span class="lineNum">     800 </span>                :<span class="lineNoCov">          0 :         xivr = p-&gt;xive_cache[irq];</span>
<span class="lineNum">     801 </span>                :<span class="lineNoCov">          0 :         *server = GETFIELD(CAP_XIVR_SERVER, xivr);</span>
<span class="lineNum">     802 </span>                :<span class="lineNoCov">          0 :         *prio = GETFIELD(CAP_XIVR_PRIO, xivr);</span>
<span class="lineNum">     803 </span>                :            : 
<span class="lineNum">     804 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<span class="lineNum">     805 </span>                :            : }
<a name="806"><span class="lineNum">     806 </span>                :            : </a>
<span class="lineNum">     807 </span>                :            : /* p5ioc2_phb_set_xive - Interrupt control from OPAL */
<span class="lineNum">     808 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_phb_set_xive(void *data, uint32_t isn,</span>
<span class="lineNum">     809 </span>                :            :                                    uint16_t server, uint8_t prio)
<span class="lineNum">     810 </span>                :            : {
<span class="lineNum">     811 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2_phb *p = data;</span>
<span class="lineNum">     812 </span>                :<span class="lineNoCov">          0 :         uint32_t irq, xivr, fbuid = P7_IRQ_FBUID(isn);</span>
<span class="lineNum">     813 </span>                :            : 
<span class="lineNum">     814 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (fbuid != p-&gt;buid)</span>
<span class="lineNum">     815 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">     816 </span>                :<span class="lineNoCov">          0 :         irq = isn &amp; 0xf;</span>
<span class="lineNum">     817 </span>                :            : 
<span class="lineNum">     818 </span>                :<span class="lineNoCov">          0 :         printf(&quot;PHB%d: Set XIVE isn %04x (irq=%d) server=%x, prio=%x\n&quot;,</span>
<span class="lineNum">     819 </span>                :<span class="lineNoCov">          0 :                p-&gt;index, isn, irq, server, prio);</span>
<span class="lineNum">     820 </span>                :            : 
<span class="lineNum">     821 </span>                :<span class="lineNoCov">          0 :         xivr = SETFIELD(CAP_XIVR_SERVER, 0, server);</span>
<span class="lineNum">     822 </span>                :<span class="lineNoCov">          0 :         xivr = SETFIELD(CAP_XIVR_PRIO, xivr, prio);</span>
<span class="lineNum">     823 </span>                :<span class="lineNoCov">          0 :         p-&gt;xive_cache[irq] = xivr;</span>
<span class="lineNum">     824 </span>                :            : 
<span class="lineNum">     825 </span>                :            :         /* Now we mangle the server and priority */
<span class="lineNum">     826 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (prio == 0xff) {</span>
<span class="lineNum">     827 </span>                :            :                 server = 0;
<span class="lineNum">     828 </span>                :            :                 prio = 0xff;
<span class="lineNum">     829 </span>                :            :         } else {
<span class="lineNum">     830 </span>                :<span class="lineNoCov">          0 :                 prio = (prio &gt;&gt; 3) | ((server &amp; 7) &lt;&lt; 5);</span>
<span class="lineNum">     831 </span>                :<span class="lineNoCov">          0 :                 server = server &gt;&gt; 3;</span>
<span class="lineNum">     832 </span>                :            :         }
<span class="lineNum">     833 </span>                :            : 
<span class="lineNum">     834 </span>                :            :         /* We use HRT entry 0 always for now */
<span class="lineNum">     835 </span>                :<span class="lineNoCov">          0 :         xivr = SETFIELD(CAP_XIVR_SERVER, 0, server);</span>
<span class="lineNum">     836 </span>                :<span class="lineNoCov">          0 :         xivr = SETFIELD(CAP_XIVR_PRIO, xivr, prio);</span>
<span class="lineNum">     837 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_XIVRn(irq), xivr);</span>
<span class="lineNum">     838 </span>                :<span class="lineNoCov">          0 :         printf(&quot;PHB%d: wrote 0x%08x to XIVR %d\n&quot;, p-&gt;index, xivr, irq);</span>
<span class="lineNum">     839 </span>                :            : 
<span class="lineNum">     840 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<span class="lineNum">     841 </span>                :            : }
<span class="lineNum">     842 </span>                :            : 
<span class="lineNum">     843 </span>                :            : /* IRQ ops for OS interrupts (not internal) */
<span class="lineNum">     844 </span>                :            : static const struct irq_source_ops p5ioc2_phb_os_irq_ops = {
<span class="lineNum">     845 </span>                :            :         .get_xive = p5ioc2_phb_get_xive,
<span class="lineNum">     846 </span>                :            :         .set_xive = p5ioc2_phb_set_xive,
<span class="lineNum">     847 </span>                :            : };
<span class="lineNum">     848 </span>                :            : 
<span class="lineNum">     849 </span>                :            : 
<span class="lineNum">     850 </span>                :            : static void p5ioc2_phb_init_utl(struct p5ioc2_phb *p __unused)
<span class="lineNum">     851 </span>                :            : {
<span class="lineNum">     852 </span>                :            :         /* XXX FIXME */
<a name="853"><span class="lineNum">     853 </span>                :            : }</a>
<span class="lineNum">     854 </span>                :            : 
<span class="lineNum">     855 </span>                :<span class="lineNoCov">          0 : static void p5ioc2_phb_init_pcie(struct p5ioc2_phb *p)</span>
<span class="lineNum">     856 </span>                :            : {
<span class="lineNum">     857 </span>                :            :         int64_t ecap, aercap;
<span class="lineNum">     858 </span>                :            : 
<span class="lineNum">     859 </span>                :<span class="lineNoCov">          0 :         ecap = pci_find_cap(&amp;p-&gt;phb, 0, PCI_CFG_CAP_ID_EXP);</span>
<span class="lineNum">     860 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (ecap &lt; 0) {</span>
<span class="lineNum">     861 </span>                :            :                 /* Shouldn't happen */
<span class="lineNum">     862 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;P5IOC2: Failed to locate PCI-E cap in bridge\n&quot;);</span>
<span class="lineNum">     863 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     864 </span>                :            :         }
<span class="lineNum">     865 </span>                :<span class="lineNoCov">          0 :         p-&gt;ecap = ecap;</span>
<span class="lineNum">     866 </span>                :            : 
<span class="lineNum">     867 </span>                :<span class="lineNoCov">          0 :         aercap = pci_find_ecap(&amp;p-&gt;phb, 0, PCIECAP_ID_AER, NULL);</span>
<span class="lineNum">     868 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (aercap &lt; 0) {</span>
<span class="lineNum">     869 </span>                :            :                 /* Shouldn't happen */
<span class="lineNum">     870 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;P5IOC2: Failed to locate AER ext cap in bridge\n&quot;);</span>
<span class="lineNum">     871 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     872 </span>                :            :         }
<span class="lineNum">     873 </span>                :<span class="lineNoCov">          0 :         p-&gt;aercap = aercap;</span>
<span class="lineNum">     874 </span>                :            : 
<span class="lineNum">     875 </span>                :            :         /* XXX plenty more to do ... */
<a name="876"><span class="lineNum">     876 </span>                :            : }</a>
<span class="lineNum">     877 </span>                :            : 
<span class="lineNum">     878 </span>                :<span class="lineNoCov">          0 : static void p5ioc2_phb_hwinit(struct p5ioc2_phb *p)</span>
<span class="lineNum">     879 </span>                :            : {
<span class="lineNum">     880 </span>                :            :         uint16_t pcicmd;
<span class="lineNum">     881 </span>                :            :         uint32_t phbid;
<span class="lineNum">     882 </span>                :            : 
<span class="lineNum">     883 </span>                :<span class="lineNoCov">          0 :         printf(&quot;P5IOC2: Initializing PHB HW...\n&quot;);</span>
<span class="lineNum">     884 </span>                :            : 
<span class="lineNum">     885 </span>                :            :         /* Enable PHB and and disable address decoding */
<span class="lineNum">     886 </span>                :<span class="lineNoCov">          0 :         phbid = in_be32(p-&gt;ca_regs + CA_PHBIDn(p-&gt;index));</span>
<span class="lineNum">     887 </span>                :<span class="lineNoCov">          0 :         phbid |= CA_PHBID_PHB_ENABLE;</span>
<span class="lineNum">     888 </span>                :<span class="lineNoCov">          0 :         phbid &amp;= ~CA_PHBID_ADDRSPACE_ENABLE;</span>
<span class="lineNum">     889 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;ca_regs + CA_PHBIDn(p-&gt;index), phbid);</span>
<span class="lineNum">     890 </span>                :            : 
<span class="lineNum">     891 </span>                :            :         /* Set BUID */
<span class="lineNum">     892 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_BUID, SETFIELD(CAP_BUID_MASK, 0,</span>
<span class="lineNum">     893 </span>                :            :                                               P7_BUID_BASE(p-&gt;buid)));
<span class="lineNum">     894 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_MSIBASE, P7_BUID_BASE(p-&gt;buid) &lt;&lt; 16);</span>
<span class="lineNum">     895 </span>                :            : 
<span class="lineNum">     896 </span>                :            :         /* Set IO and Memory mapping */
<span class="lineNum">     897 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_IOAD_H, hi32(p-&gt;io_base + IO_PCI_START));</span>
<span class="lineNum">     898 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_IOAD_L, lo32(p-&gt;io_base + IO_PCI_START));</span>
<span class="lineNum">     899 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_IOSZ, ~(IO_PCI_SIZE - 1));</span>
<span class="lineNum">     900 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_IO_ST, IO_PCI_START);</span>
<span class="lineNum">     901 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_MEM1_H, hi32(p-&gt;mm_base + MM_PCI_START));</span>
<span class="lineNum">     902 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_MEM1_L, lo32(p-&gt;mm_base + MM_PCI_START));</span>
<span class="lineNum">     903 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_MSZ1, ~(MM_PCI_SIZE - 1));</span>
<span class="lineNum">     904 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_MEM_ST, MM_PCI_START);</span>
<span class="lineNum">     905 </span>                :            : 
<span class="lineNum">     906 </span>                :            :         /* Setup the MODE registers. We captures the values used
<span class="lineNum">     907 </span>                :            :          * by pHyp/OPAL
<span class="lineNum">     908 </span>                :            :          */
<span class="lineNum">     909 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_MODE0, 0x00800010);</span>
<span class="lineNum">     910 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_MODE1, 0x00800000);</span>
<span class="lineNum">     911 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_MODE3, 0xFFC00050);</span>
<span class="lineNum">     912 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;is_pcie)</span>
<span class="lineNum">     913 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_MODE2, 0x00000400);</span>
<span class="lineNum">     914 </span>                :            :         else
<span class="lineNum">     915 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_MODE2, 0x00000408);</span>
<span class="lineNum">     916 </span>                :            : 
<span class="lineNum">     917 </span>                :            :         /* XXX Setup of the arbiter... not sure what to do here,
<span class="lineNum">     918 </span>                :            :          * probably system specific (depends on whow things are
<span class="lineNum">     919 </span>                :            :          * wired on the motherboard). I set things up based on
<span class="lineNum">     920 </span>                :            :          * the values I read on a Juno machine. We setup the BPR
<span class="lineNum">     921 </span>                :            :          * with the various timeouts etc... as well based one
<span class="lineNum">     922 </span>                :            :          * similarily captured values
<span class="lineNum">     923 </span>                :            :          */
<span class="lineNum">     924 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;is_pcie) {</span>
<span class="lineNum">     925 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_AER, 0x04000000);</span>
<span class="lineNum">     926 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_BPR, 0x0000004f);</span>
<span class="lineNum">     927 </span>                :            :         } else {
<span class="lineNum">     928 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_AER, 0x84000000);</span>
<span class="lineNum">     929 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_BPR, 0x000f00ff);</span>
<span class="lineNum">     930 </span>                :            :         }
<span class="lineNum">     931 </span>                :            : 
<span class="lineNum">     932 </span>                :            :         /* XXX Setup error reporting registers */
<span class="lineNum">     933 </span>                :            : 
<span class="lineNum">     934 </span>                :            :         /* Clear errors in PLSSR and DMACSR */
<span class="lineNum">     935 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_DMACSR, 0);</span>
<span class="lineNum">     936 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_PLSSR, 0);    </span>
<span class="lineNum">     937 </span>                :            : 
<span class="lineNum">     938 </span>                :            :         /* Configure MSIs on PCIe only */
<span class="lineNum">     939 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;is_pcie) {</span>
<span class="lineNum">     940 </span>                :            :                 /* XXX Check that setting ! That's what OPAL uses but
<span class="lineNum">     941 </span>                :            :                  * I suspect it might not be correct. We enable a masking
<span class="lineNum">     942 </span>                :            :                  * of 3 bits and no offset, which makes me think only
<span class="lineNum">     943 </span>                :            :                  * some MSIs will work... not 100% certain.
<span class="lineNum">     944 </span>                :            :                  */
<span class="lineNum">     945 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_MVE0, CAP_MVE_VALID |</span>
<span class="lineNum">     946 </span>                :            :                          SETFIELD(CAP_MVE_TBL_OFF, 0, 0) |
<span class="lineNum">     947 </span>                :            :                          SETFIELD(CAP_MVE_NUM_INT, 0, 0x3));
<span class="lineNum">     948 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_MVE1, 0);</span>
<span class="lineNum">     949 </span>                :            :         }
<span class="lineNum">     950 </span>                :            : 
<span class="lineNum">     951 </span>                :            :         /* Configuration. We keep TCEs disabled */
<span class="lineNum">     952 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         out_be32(p-&gt;regs + CAP_PCFGRW,</span>
<span class="lineNum">     953 </span>                :            :                  CAP_PCFGRW_ERR_RECOV_EN |
<span class="lineNum">     954 </span>                :            :                  CAP_PCFGRW_FREEZE_EN |
<span class="lineNum">     955 </span>                :            :                  CAP_PCFGRW_DAC_DISABLE |
<span class="lineNum">     956 </span>                :<span class="lineNoCov">          0 :                  (p-&gt;is_pcie ? CAP_PCFGRW_MSI_EN : 0));</span>
<span class="lineNum">     957 </span>                :            : 
<span class="lineNum">     958 </span>                :            :         /* Re-enable address decode */
<span class="lineNum">     959 </span>                :<span class="lineNoCov">          0 :         phbid |= CA_PHBID_ADDRSPACE_ENABLE;</span>
<span class="lineNum">     960 </span>                :<span class="lineNoCov">          0 :         out_be32(p-&gt;ca_regs + CA_PHBIDn(p-&gt;index), phbid);</span>
<span class="lineNum">     961 </span>                :            : 
<span class="lineNum">     962 </span>                :            :         /* PCIe specific inits */
<span class="lineNum">     963 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;is_pcie) {</span>
<span class="lineNum">     964 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_phb_init_utl(p);</span>
<span class="lineNum">     965 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_phb_init_pcie(p);</span>
<span class="lineNum">     966 </span>                :            :         }
<span class="lineNum">     967 </span>                :            : 
<span class="lineNum">     968 </span>                :            :         /* Take out reset pins on PCI-X. PCI-E will be handled via the hotplug
<span class="lineNum">     969 </span>                :            :          * controller separately
<span class="lineNum">     970 </span>                :            :          */
<span class="lineNum">     971 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!p-&gt;is_pcie) {</span>
<span class="lineNum">     972 </span>                :            :                 uint32_t val;
<span class="lineNum">     973 </span>                :            : 
<span class="lineNum">     974 </span>                :            :                 /* Setting 1's will deassert the reset signals */
<span class="lineNum">     975 </span>                :<span class="lineNoCov">          0 :                 out_be32(p-&gt;regs + CAP_CRR, CAP_CRR_RESET1 | CAP_CRR_RESET2);</span>
<span class="lineNum">     976 </span>                :            : 
<span class="lineNum">     977 </span>                :            :                 /* Set max sub bus */
<span class="lineNum">     978 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_pcicfg_write8(&amp;p-&gt;phb, 0, 0x41, 0xff);</span>
<span class="lineNum">     979 </span>                :            : 
<span class="lineNum">     980 </span>                :            :                 /* XXX SHPC stuff */
<span class="lineNum">     981 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: SHPC Slots available 1  : %08x\n&quot;,</span>
<span class="lineNum">     982 </span>                :<span class="lineNoCov">          0 :                        in_be32(p-&gt;regs + 0xb20));</span>
<span class="lineNum">     983 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: SHPC Slots available 2  : %08x\n&quot;,</span>
<span class="lineNum">     984 </span>                :<span class="lineNoCov">          0 :                        in_be32(p-&gt;regs + 0xb24));</span>
<span class="lineNum">     985 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: SHPC Slots config       : %08x\n&quot;,</span>
<span class="lineNum">     986 </span>                :<span class="lineNoCov">          0 :                        in_be32(p-&gt;regs + 0xb28));</span>
<span class="lineNum">     987 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: SHPC Secondary bus conf : %08x\n&quot;,</span>
<span class="lineNum">     988 </span>                :<span class="lineNoCov">          0 :                        in_be32(p-&gt;regs + 0xb2c));</span>
<span class="lineNum">     989 </span>                :            : 
<span class="lineNum">     990 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_pcicfg_read32(&amp;p-&gt;phb, 0, 0, &amp;val);</span>
<span class="lineNum">     991 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: val0: %08x\n&quot;, val);</span>
<span class="lineNum">     992 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_pcicfg_read32(&amp;p-&gt;phb, 0, 4, &amp;val);</span>
<span class="lineNum">     993 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: val4: %08x\n&quot;, val);</span>
<span class="lineNum">     994 </span>                :            :         }
<span class="lineNum">     995 </span>                :            : 
<span class="lineNum">     996 </span>                :            :         /* Enable PCI command/status */
<span class="lineNum">     997 </span>                :<span class="lineNoCov">          0 :         p5ioc2_pcicfg_read16(&amp;p-&gt;phb, 0, PCI_CFG_CMD, &amp;pcicmd);</span>
<span class="lineNum">     998 </span>                :<span class="lineNoCov">          0 :         pcicmd |= PCI_CFG_CMD_IO_EN | PCI_CFG_CMD_MEM_EN |</span>
<span class="lineNum">     999 </span>                :            :                 PCI_CFG_CMD_BUS_MASTER_EN;
<span class="lineNum">    1000 </span>                :<span class="lineNoCov">          0 :         p5ioc2_pcicfg_write16(&amp;p-&gt;phb, 0, PCI_CFG_CMD, pcicmd);</span>
<span class="lineNum">    1001 </span>                :            : 
<span class="lineNum">    1002 </span>                :<span class="lineNoCov">          0 :         p-&gt;state = P5IOC2_PHB_STATE_FUNCTIONAL;</span>
<a name="1003"><span class="lineNum">    1003 </span>                :<span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1004 </span>                :            : 
<span class="lineNum">    1005 </span>                :<span class="lineNoCov">          0 : static void p5ioc2_pcie_add_node(struct p5ioc2_phb *p)</span>
<span class="lineNum">    1006 </span>                :            : {
<span class="lineNum">    1007 </span>                :            :         uint64_t reg[2], mmb, iob;
<span class="lineNum">    1008 </span>                :<span class="lineNoCov">          0 :         uint32_t lsibase, icsp = get_ics_phandle();</span>
<span class="lineNum">    1009 </span>                :            :         struct dt_node *np;
<span class="lineNum">    1010 </span>                :            : 
<span class="lineNum">    1011 </span>                :<span class="lineNoCov">          0 :         reg[0] = cleanup_addr((uint64_t)p-&gt;regs);</span>
<span class="lineNum">    1012 </span>                :<span class="lineNoCov">          0 :         reg[1] = 0x1000;</span>
<span class="lineNum">    1013 </span>                :            : 
<span class="lineNum">    1014 </span>                :<span class="lineNoCov">          0 :         np = dt_new_addr(p-&gt;ioc-&gt;dt_node, &quot;pciex&quot;, reg[0]);</span>
<span class="lineNum">    1015 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!np)</span>
<span class="lineNum">    1016 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1017 </span>                :            : 
<span class="lineNum">    1018 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.dt_node = np;</span>
<span class="lineNum">    1019 </span>                :<span class="lineNoCov">          0 :         dt_add_property_strings(np, &quot;compatible&quot;, &quot;ibm,p5ioc2-pciex&quot;);</span>
<span class="lineNum">    1020 </span>                :<span class="lineNoCov">          0 :         dt_add_property_strings(np, &quot;device_type&quot;, &quot;pciex&quot;);</span>
<span class="lineNum">    1021 </span>                :<span class="lineNoCov">          0 :         dt_add_property(np, &quot;reg&quot;, reg, sizeof(reg));</span>
<span class="lineNum">    1022 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#address-cells&quot;, 3);</span>
<span class="lineNum">    1023 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#size-cells&quot;, 2);</span>
<span class="lineNum">    1024 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#interrupt-cells&quot;, 1);</span>
<span class="lineNum">    1025 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;bus-range&quot;, 0, 0xff);</span>
<span class="lineNum">    1026 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;clock-frequency&quot;, 0x200, 0); /* ??? */</span>
<span class="lineNum">    1027 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;interrupt-parent&quot;, icsp);</span>
<span class="lineNum">    1028 </span>                :            :         /* XXX FIXME: add phb own interrupts */
<span class="lineNum">    1029 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,opal-num-pes&quot;, 1);</span>
<span class="lineNum">    1030 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,opal-msi-ranges&quot;, (p-&gt;buid &lt;&lt; 4) + 5, 8);</span>
<span class="lineNum">    1031 </span>                :            :         /* XXX FIXME: add slot-name */
<span class="lineNum">    1032 </span>                :<span class="lineNoCov">          0 :         iob = cleanup_addr(p-&gt;io_base + IO_PCI_START);</span>
<span class="lineNum">    1033 </span>                :<span class="lineNoCov">          0 :         mmb = cleanup_addr(p-&gt;mm_base + MM_PCI_START);</span>
<span class="lineNum">    1034 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ranges&quot;,</span>
<span class="lineNum">    1035 </span>                :            :                               /* IO space */
<span class="lineNum">    1036 </span>                :            :                               0x01000000, 0x00000000, 0x00000000,
<span class="lineNum">    1037 </span>                :            :                               hi32(iob), lo32(iob), 0, IO_PCI_SIZE,
<span class="lineNum">    1038 </span>                :            :                               /* M32 space */
<span class="lineNum">    1039 </span>                :            :                               0x02000000, 0x00000000, MM_PCI_START,
<span class="lineNum">    1040 </span>                :            :                               hi32(mmb), lo32(mmb), 0, MM_PCI_SIZE);
<span class="lineNum">    1041 </span>                :            : 
<span class="lineNum">    1042 </span>                :            :         /* Add associativity properties */
<span class="lineNum">    1043 </span>                :<span class="lineNoCov">          0 :         add_chip_dev_associativity(np);</span>
<span class="lineNum">    1044 </span>                :            : 
<span class="lineNum">    1045 </span>                :            :         /* The interrupt maps will be generated in the RC node by the
<span class="lineNum">    1046 </span>                :            :          * PCI code based on the content of this structure:
<span class="lineNum">    1047 </span>                :            :          */
<span class="lineNum">    1048 </span>                :<span class="lineNoCov">          0 :         lsibase = p-&gt;buid &lt;&lt; 4;</span>
<span class="lineNum">    1049 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_size = 1;</span>
<span class="lineNum">    1050 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_val[0][0] = lsibase + 1;</span>
<span class="lineNum">    1051 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_val[1][0] = lsibase + 2;</span>
<span class="lineNum">    1052 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_val[2][0] = lsibase + 3;</span>
<span class="lineNum">    1053 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_val[3][0] = lsibase + 4;</span>
<span class="lineNum">    1054 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_parent[0] = icsp;</span>
<span class="lineNum">    1055 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_parent[1] = icsp;</span>
<span class="lineNum">    1056 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_parent[2] = icsp;</span>
<span class="lineNum">    1057 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_parent[3] = icsp;</span>
<span class="lineNum">    1058 </span>                :            : 
<span class="lineNum">    1059 </span>                :            :         /* reset clear timestamp... to add if we do a reset and want
<span class="lineNum">    1060 </span>                :            :          * to avoid waiting in skiboot
<span class="lineNum">    1061 </span>                :            :          */
<span class="lineNum">    1062 </span>                :            :         //dt_property_cells(&quot;reset-clear-timestamp&quot;,....
<a name="1063"><span class="lineNum">    1063 </span>                :            : }</a>
<span class="lineNum">    1064 </span>                :            : 
<span class="lineNum">    1065 </span>                :<span class="lineNoCov">          0 : static void p5ioc2_pcix_add_node(struct p5ioc2_phb *p)</span>
<span class="lineNum">    1066 </span>                :            : {
<span class="lineNum">    1067 </span>                :            :         uint64_t reg[2], mmb, iob;
<span class="lineNum">    1068 </span>                :<span class="lineNoCov">          0 :         uint32_t lsibase, icsp = get_ics_phandle();</span>
<span class="lineNum">    1069 </span>                :            :         struct dt_node *np;
<span class="lineNum">    1070 </span>                :            : 
<span class="lineNum">    1071 </span>                :<span class="lineNoCov">          0 :         reg[0] = cleanup_addr((uint64_t)p-&gt;regs);</span>
<span class="lineNum">    1072 </span>                :<span class="lineNoCov">          0 :         reg[1] = 0x1000;</span>
<span class="lineNum">    1073 </span>                :            : 
<span class="lineNum">    1074 </span>                :<span class="lineNoCov">          0 :         np = dt_new_addr(p-&gt;ioc-&gt;dt_node, &quot;pci&quot;, reg[0]);</span>
<span class="lineNum">    1075 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!np)</span>
<span class="lineNum">    1076 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1077 </span>                :            : 
<span class="lineNum">    1078 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.dt_node = np;</span>
<span class="lineNum">    1079 </span>                :<span class="lineNoCov">          0 :         dt_add_property_strings(np, &quot;compatible&quot;, &quot;ibm,p5ioc2-pcix&quot;);</span>
<span class="lineNum">    1080 </span>                :<span class="lineNoCov">          0 :         dt_add_property_strings(np, &quot;device_type&quot;, &quot;pci&quot;);</span>
<span class="lineNum">    1081 </span>                :<span class="lineNoCov">          0 :         dt_add_property(np, &quot;reg&quot;, reg, sizeof(reg));</span>
<span class="lineNum">    1082 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#address-cells&quot;, 3);</span>
<span class="lineNum">    1083 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#size-cells&quot;, 2);</span>
<span class="lineNum">    1084 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#interrupt-cells&quot;, 1);</span>
<span class="lineNum">    1085 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;bus-range&quot;, 0, 0xff);</span>
<span class="lineNum">    1086 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;clock-frequency&quot;, 0x200, 0); /* ??? */</span>
<span class="lineNum">    1087 </span>                :            :         //dt_add_property_cells(np, &quot;bus-width&quot;, 8); /* Figure out from VPD ? */
<span class="lineNum">    1088 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;interrupt-parent&quot;, icsp);</span>
<span class="lineNum">    1089 </span>                :            :         /* XXX FIXME: add phb own interrupts */
<span class="lineNum">    1090 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,opal-num-pes&quot;, 1);</span>
<span class="lineNum">    1091 </span>                :            :         /* XXX FIXME: add slot-name */
<span class="lineNum">    1092 </span>                :<span class="lineNoCov">          0 :         iob = cleanup_addr(p-&gt;io_base + IO_PCI_START);</span>
<span class="lineNum">    1093 </span>                :<span class="lineNoCov">          0 :         mmb = cleanup_addr(p-&gt;mm_base + MM_PCI_START);</span>
<span class="lineNum">    1094 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ranges&quot;,</span>
<span class="lineNum">    1095 </span>                :            :                               /* IO space */
<span class="lineNum">    1096 </span>                :            :                               0x01000000, 0x00000000, 0x00000000,
<span class="lineNum">    1097 </span>                :            :                               hi32(iob), lo32(iob), 0, IO_PCI_SIZE,
<span class="lineNum">    1098 </span>                :            :                               /* M32 space */
<span class="lineNum">    1099 </span>                :            :                               0x02000000, 0x00000000, MM_PCI_START,
<span class="lineNum">    1100 </span>                :            :                               hi32(mmb), lo32(mmb), 0, MM_PCI_SIZE);
<span class="lineNum">    1101 </span>                :            : 
<span class="lineNum">    1102 </span>                :            :         /* Add associativity properties */
<span class="lineNum">    1103 </span>                :<span class="lineNoCov">          0 :         add_chip_dev_associativity(np);</span>
<span class="lineNum">    1104 </span>                :            : 
<span class="lineNum">    1105 </span>                :            :         /* The interrupt maps will be generated in the RC node by the
<span class="lineNum">    1106 </span>                :            :          * PCI code based on the content of this structure:
<span class="lineNum">    1107 </span>                :            :          */
<span class="lineNum">    1108 </span>                :<span class="lineNoCov">          0 :         lsibase = p-&gt;buid &lt;&lt; 4;</span>
<span class="lineNum">    1109 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_size = 1;</span>
<span class="lineNum">    1110 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_val[0][0] = lsibase + 1;</span>
<span class="lineNum">    1111 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_val[1][0] = lsibase + 2;</span>
<span class="lineNum">    1112 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_val[2][0] = lsibase + 3;</span>
<span class="lineNum">    1113 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_val[3][0] = lsibase + 4;</span>
<span class="lineNum">    1114 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_parent[0] = icsp;</span>
<span class="lineNum">    1115 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_parent[1] = icsp;</span>
<span class="lineNum">    1116 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_parent[2] = icsp;</span>
<span class="lineNum">    1117 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_parent[3] = icsp;</span>
<span class="lineNum">    1118 </span>                :            : 
<span class="lineNum">    1119 </span>                :            :         /* On PCI-X we need to create an interrupt map here */
<span class="lineNum">    1120 </span>                :<span class="lineNoCov">          0 :         pci_std_swizzle_irq_map(np, NULL, &amp;p-&gt;phb.lstate, 0);</span>
<a name="1121"><span class="lineNum">    1121 </span>                :            : }</a>
<span class="lineNum">    1122 </span>                :            : 
<span class="lineNum">    1123 </span>                :<span class="lineNoCov">          0 : void p5ioc2_phb_setup(struct p5ioc2 *ioc, struct p5ioc2_phb *p,</span>
<span class="lineNum">    1124 </span>                :            :                       uint8_t ca, uint8_t index, bool active,
<span class="lineNum">    1125 </span>                :            :                       uint32_t buid)
<span class="lineNum">    1126 </span>                :            : {
<span class="lineNum">    1127 </span>                :            :         uint32_t phbid;
<span class="lineNum">    1128 </span>                :            : 
<span class="lineNum">    1129 </span>                :<span class="lineNoCov">          0 :         p-&gt;index = index;</span>
<span class="lineNum">    1130 </span>                :<span class="lineNoCov">          0 :         p-&gt;ca = ca;</span>
<span class="lineNum">    1131 </span>                :<span class="lineNoCov">          0 :         p-&gt;ioc = ioc;</span>
<span class="lineNum">    1132 </span>                :<span class="lineNoCov">          0 :         p-&gt;active = active;</span>
<span class="lineNum">    1133 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.ops = &amp;p5ioc2_phb_ops;</span>
<span class="lineNum">    1134 </span>                :<span class="lineNoCov">          0 :         p-&gt;buid = buid;</span>
<span class="lineNum">    1135 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         p-&gt;ca_regs = ca ? ioc-&gt;ca1_regs : ioc-&gt;ca0_regs;</span>
<span class="lineNum">    1136 </span>                :<span class="lineNoCov">          0 :         p-&gt;regs = p-&gt;ca_regs + CA_PHBn_REGS(index);</span>
<span class="lineNum">    1137 </span>                :            : 
<span class="lineNum">    1138 </span>                :<span class="lineNoCov">          0 :         printf(&quot;P5IOC2: Initializing PHB %d on CA%d, regs @%p, BUID 0x%04x\n&quot;,</span>
<span class="lineNum">    1139 </span>                :            :                p-&gt;index, p-&gt;ca, p-&gt;regs, p-&gt;buid);
<span class="lineNum">    1140 </span>                :            : 
<span class="lineNum">    1141 </span>                :            :         /* Memory map: described in p5ioc2.h */
<span class="lineNum">    1142 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         p-&gt;mm_base = ca ? ioc-&gt;ca1_mm_region : ioc-&gt;ca0_mm_region;</span>
<span class="lineNum">    1143 </span>                :<span class="lineNoCov">          0 :         p-&gt;mm_base += MM_WINDOW_SIZE * index;</span>
<span class="lineNum">    1144 </span>                :<span class="lineNoCov">          0 :         p-&gt;io_base = (uint64_t)p-&gt;ca_regs;</span>
<span class="lineNum">    1145 </span>                :<span class="lineNoCov">          0 :         p-&gt;io_base += IO_PCI_SIZE * (index + 1);</span>
<span class="lineNum">    1146 </span>                :<span class="lineNoCov">          0 :         p-&gt;state = P5IOC2_PHB_STATE_UNINITIALIZED;</span>
<span class="lineNum">    1147 </span>                :            : 
<span class="lineNum">    1148 </span>                :            :         /* Query PHB type */
<span class="lineNum">    1149 </span>                :<span class="lineNoCov">          0 :         phbid = in_be32(p-&gt;ca_regs + CA_PHBIDn(p-&gt;index));</span>
<span class="lineNum">    1150 </span>                :            : 
<span class="lineNum">    1151 </span>  [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span> :<span class="lineNoCov">          0 :         switch(GETFIELD(CA_PHBID_PHB_TYPE, phbid)) {</span>
<span class="lineNum">         </span>            <span class="branchNoExec" title="Branch 4 was not executed"> # </span>]
<span class="lineNum">    1152 </span>                :            :         case CA_PHBTYPE_PCIX1_0:
<span class="lineNum">    1153 </span>                :<span class="lineNoCov">          0 :                 p-&gt;is_pcie = false;</span>
<span class="lineNum">    1154 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.scan_map = 0x0003;</span>
<span class="lineNum">    1155 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.phb_type = phb_type_pcix_v1;</span>
<span class="lineNum">    1156 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: PHB is PCI/PCI-X 1.0\n&quot;);</span>
<span class="lineNum">    1157 </span>                :<span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1158 </span>                :            :         case CA_PHBTYPE_PCIX2_0:
<span class="lineNum">    1159 </span>                :<span class="lineNoCov">          0 :                 p-&gt;is_pcie = false;</span>
<span class="lineNum">    1160 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.scan_map = 0x0003;</span>
<span class="lineNum">    1161 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.phb_type = phb_type_pcix_v2;</span>
<span class="lineNum">    1162 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: PHB is PCI/PCI-X 2.0\n&quot;);</span>
<span class="lineNum">    1163 </span>                :<span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1164 </span>                :            :         case CA_PHBTYPE_PCIE_G1:
<span class="lineNum">    1165 </span>                :<span class="lineNoCov">          0 :                 p-&gt;is_pcie = true;</span>
<span class="lineNum">    1166 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.scan_map = 0x0001;</span>
<span class="lineNum">    1167 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.phb_type = phb_type_pcie_v1;</span>
<span class="lineNum">    1168 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: PHB is PCI Express Gen 1\n&quot;);</span>
<span class="lineNum">    1169 </span>                :<span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1170 </span>                :            :         case CA_PHBTYPE_PCIE_G2:
<span class="lineNum">    1171 </span>                :<span class="lineNoCov">          0 :                 p-&gt;is_pcie = true;</span>
<span class="lineNum">    1172 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.scan_map = 0x0001;</span>
<span class="lineNum">    1173 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.phb_type = phb_type_pcie_v2;</span>
<span class="lineNum">    1174 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: PHB is PCI Express Gen 2\n&quot;);</span>
<span class="lineNum">    1175 </span>                :<span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1176 </span>                :            :         default:
<span class="lineNum">    1177 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: Unknown PHB type ! phbid=%08x\n&quot;, phbid);</span>
<span class="lineNum">    1178 </span>                :<span class="lineNoCov">          0 :                 p-&gt;is_pcie = true;</span>
<span class="lineNum">    1179 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.scan_map = 0x0001;</span>
<span class="lineNum">    1180 </span>                :<span class="lineNoCov">          0 :                 p-&gt;phb.phb_type = phb_type_pcie_v1;</span>
<span class="lineNum">    1181 </span>                :            :         }
<span class="lineNum">    1182 </span>                :            : 
<span class="lineNum">    1183 </span>                :            :         /* Find P5IOC2 base location code in IOC */
<span class="lineNum">    1184 </span>                :<span class="lineNoCov">          0 :         p-&gt;phb.base_loc_code = dt_prop_get_def(ioc-&gt;dt_node,</span>
<span class="lineNum">    1185 </span>                :            :                                                &quot;ibm,io-base-loc-code&quot;, NULL);
<span class="lineNum">    1186 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!p-&gt;phb.base_loc_code)</span>
<span class="lineNum">    1187 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;P5IOC2: Base location code not found !\n&quot;);</span>
<span class="lineNum">    1188 </span>                :            : 
<span class="lineNum">    1189 </span>                :            :         /* Add device nodes */
<span class="lineNum">    1190 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (p-&gt;is_pcie)</span>
<span class="lineNum">    1191 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_pcie_add_node(p);</span>
<span class="lineNum">    1192 </span>                :            :         else
<span class="lineNum">    1193 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_pcix_add_node(p);</span>
<span class="lineNum">    1194 </span>                :            : 
<span class="lineNum">    1195 </span>                :            :         /* Initialize PHB HW */
<span class="lineNum">    1196 </span>                :<span class="lineNoCov">          0 :         p5ioc2_phb_hwinit(p);</span>
<span class="lineNum">    1197 </span>                :            : 
<span class="lineNum">    1198 </span>                :            :         /* Register all 16 interrupt sources for now as OS visible
<span class="lineNum">    1199 </span>                :            :          *
<span class="lineNum">    1200 </span>                :            :          * If we ever add some EEH, we might take out the error interrupts
<span class="lineNum">    1201 </span>                :            :          * and register them as OPAL internal interrupts instead
<span class="lineNum">    1202 </span>                :            :          */
<span class="lineNum">    1203 </span>                :<span class="lineNoCov">          0 :         register_irq_source(&amp;p5ioc2_phb_os_irq_ops, p, p-&gt;buid &lt;&lt; 4, 16);</span>
<span class="lineNum">    1204 </span>                :            : 
<span class="lineNum">    1205 </span>                :            :         /* We cannot query the PHB type yet as the registers aren't routed
<span class="lineNum">    1206 </span>                :            :          * so we'll do that in the inits, at which point we'll establish
<span class="lineNum">    1207 </span>                :            :          * the scan map
<span class="lineNum">    1208 </span>                :            :          */
<span class="lineNum">    1209 </span>                :            : 
<span class="lineNum">    1210 </span>                :            :         /* We register the PHB before we initialize it so we
<span class="lineNum">    1211 </span>                :            :          * get a useful OPAL ID for it
<span class="lineNum">    1212 </span>                :            :          */
<span class="lineNum">    1213 </span>                :<span class="lineNoCov">          0 :         pci_register_phb(&amp;p-&gt;phb);</span>
<span class="lineNum">    1214 </span>                :            : 
<span class="lineNum">    1215 </span>                :            :         /* Platform additional setup */
<span class="lineNum">    1216 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (platform.pci_setup_phb)</span>
<span class="lineNum">    1217 </span>                :<span class="lineNoCov">          0 :                 platform.pci_setup_phb(&amp;p-&gt;phb, p-&gt;index);</span>
<span class="lineNum">    1218 </span>                :<span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1219 </span>                :            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.9</a></td></tr>
  </table>
  <br>

</body>
</html>
