Reading timing models for corner max_ff_n40C_1v95…
Reading cell library for the 'max_ff_n40C_1v95' corner at '/home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading top-level netlist at '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/52-openroad-fillinsertion/top.nl.v'…
Linking design 'top' from netlist…
Warning: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/52-openroad-fillinsertion/top.nl.v line 3830, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_TAPCELL_ROW_0_98.
Warning: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/52-openroad-fillinsertion/top.nl.v line 4211, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_3.
Warning: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/52-openroad-fillinsertion/top.nl.v line 4213, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_27.
Warning: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/52-openroad-fillinsertion/top.nl.v line 4243, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_289.
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 20
[INFO] Setting input delay to: 20
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.15
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Warning: base.sdc line 79, virtual clock clk can not be propagated.
Reading top-level design parasitics for the 'max_ff_n40C_1v95' corner at '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/54-openroad-rcx/max/top.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.

%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.

%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: i_reset (input port clocked by clk)
Endpoint: alu_uart_interfaceUnit._192_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                 20.000000   20.000000 v input external delay
     1    0.002909    0.004873    0.002416   20.002417 v i_reset (in)
                                                         i_reset (net)
                      0.004877    0.000000   20.002417 v input2/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006997    0.033312    0.059964   20.062380 v input2/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net2 (net)
                      0.033316    0.000407   20.062788 v fanout41/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.031018    0.083921    0.121352   20.184139 v fanout41/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net41 (net)
                      0.083944    0.001309   20.185448 v fanout39/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.047698    0.074603    0.156096   20.341543 v fanout39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.075427    0.006345   20.347889 v alu_uart_interfaceUnit._096_/A (sky130_fd_sc_hd__inv_2)
     1    0.002779    0.024970    0.040654   20.388542 ^ alu_uart_interfaceUnit._096_/Y (sky130_fd_sc_hd__inv_2)
                                                         alu_uart_interfaceUnit._092_ (net)
                      0.024970    0.000119   20.388662 ^ fanout37/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     7    0.025876    0.205633    0.175737   20.564400 ^ fanout37/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net37 (net)
                      0.205651    0.001558   20.565956 ^ fanout36/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.026895    0.116022    0.154811   20.720768 ^ fanout36/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net36 (net)
                      0.116043    0.001306   20.722073 ^ fanout35/A (sky130_fd_sc_hd__buf_2)
    10    0.037247    0.138813    0.164524   20.886599 ^ fanout35/X (sky130_fd_sc_hd__buf_2)
                                                         net35 (net)
                      0.138860    0.002119   20.888718 ^ alu_uart_interfaceUnit._118_/A2 (sky130_fd_sc_hd__a32o_1)
     1    0.003713    0.041430    0.107136   20.995853 ^ alu_uart_interfaceUnit._118_/X (sky130_fd_sc_hd__a32o_1)
                                                         alu_uart_interfaceUnit._004_ (net)
                      0.041438    0.000288   20.996141 ^ alu_uart_interfaceUnit._192_/D (sky130_fd_sc_hd__dfxtp_1)
                                             20.996141   data arrival time
---------------------------------------------------------------------------------------------
(Path is unconstrained)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ff_n40C_1v95 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ff_n40C_1v95 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ff_n40C_1v95 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 166 unclocked register/latch pins.
  alu_uart_interfaceUnit._188_/CLK
  alu_uart_interfaceUnit._189_/CLK
  alu_uart_interfaceUnit._190_/CLK
  alu_uart_interfaceUnit._191_/CLK
  alu_uart_interfaceUnit._192_/CLK
  alu_uart_interfaceUnit._193_/CLK
  alu_uart_interfaceUnit._194_/CLK
  alu_uart_interfaceUnit._195_/CLK
  alu_uart_interfaceUnit._196_/CLK
  alu_uart_interfaceUnit._197_/CLK
  alu_uart_interfaceUnit._198_/CLK
  alu_uart_interfaceUnit._199_/CLK
  alu_uart_interfaceUnit._200_/CLK
  alu_uart_interfaceUnit._201_/CLK
  alu_uart_interfaceUnit._202_/CLK
  alu_uart_interfaceUnit._203_/CLK
  alu_uart_interfaceUnit._204_/CLK
  alu_uart_interfaceUnit._205_/CLK
  alu_uart_interfaceUnit._206_/CLK
  alu_uart_interfaceUnit._207_/CLK
  alu_uart_interfaceUnit._208_/CLK
  alu_uart_interfaceUnit._209_/CLK
  alu_uart_interfaceUnit._210_/CLK
  alu_uart_interfaceUnit._211_/CLK
  alu_uart_interfaceUnit._212_/CLK
  alu_uart_interfaceUnit._213_/CLK
  alu_uart_interfaceUnit._214_/CLK
  alu_uart_interfaceUnit._215_/CLK
  alu_uart_interfaceUnit._216_/CLK
  alu_uart_interfaceUnit._217_/CLK
  alu_uart_interfaceUnit._218_/CLK
  alu_uart_interfaceUnit._219_/CLK
  alu_uart_interfaceUnit._220_/CLK
  alu_uart_interfaceUnit._221_/CLK
  alu_uart_interfaceUnit._222_/CLK
  alu_uart_interfaceUnit._223_/CLK
  alu_uart_interfaceUnit._224_/CLK
  alu_uart_interfaceUnit._225_/CLK
  uartUnit.baud_rateUnit._61_/CLK
  uartUnit.baud_rateUnit._62_/CLK
  uartUnit.baud_rateUnit._63_/CLK
  uartUnit.baud_rateUnit._64_/CLK
  uartUnit.baud_rateUnit._65_/CLK
  uartUnit.baud_rateUnit._66_/CLK
  uartUnit.baud_rateUnit._67_/CLK
  uartUnit.baud_rateUnit._68_/CLK
  uartUnit.baud_rateUnit._69_/CLK
  uartUnit.fifoRX._136_/CLK
  uartUnit.fifoRX._137_/CLK
  uartUnit.fifoRX._138_/CLK
  uartUnit.fifoRX._139_/CLK
  uartUnit.fifoRX._140_/CLK
  uartUnit.fifoRX._141_/CLK
  uartUnit.fifoRX._142_/CLK
  uartUnit.fifoRX._143_/CLK
  uartUnit.fifoRX._144_/CLK
  uartUnit.fifoRX._145_/CLK
  uartUnit.fifoRX._146_/CLK
  uartUnit.fifoRX._147_/CLK
  uartUnit.fifoRX._148_/CLK
  uartUnit.fifoRX._149_/CLK
  uartUnit.fifoRX._150_/CLK
  uartUnit.fifoRX._151_/CLK
  uartUnit.fifoRX._152_/CLK
  uartUnit.fifoRX._153_/CLK
  uartUnit.fifoRX._154_/CLK
  uartUnit.fifoRX._155_/CLK
  uartUnit.fifoRX._156_/CLK
  uartUnit.fifoRX._157_/CLK
  uartUnit.fifoRX._158_/CLK
  uartUnit.fifoRX._159_/CLK
  uartUnit.fifoRX._160_/CLK
  uartUnit.fifoRX._161_/CLK
  uartUnit.fifoRX._162_/CLK
  uartUnit.fifoRX._163_/CLK
  uartUnit.fifoRX._164_/CLK
  uartUnit.fifoRX._165_/CLK
  uartUnit.fifoRX._166_/CLK
  uartUnit.fifoRX._167_/CLK
  uartUnit.fifoRX._168_/CLK
  uartUnit.fifoRX._169_/CLK
  uartUnit.fifoRX._170_/CLK
  uartUnit.fifoRX._171_/CLK
  uartUnit.fifoRX._172_/CLK
  uartUnit.fifoRX._173_/CLK
  uartUnit.fifoRX._174_/CLK
  uartUnit.fifoRX._175_/CLK
  uartUnit.fifoTX._136_/CLK
  uartUnit.fifoTX._137_/CLK
  uartUnit.fifoTX._138_/CLK
  uartUnit.fifoTX._139_/CLK
  uartUnit.fifoTX._140_/CLK
  uartUnit.fifoTX._141_/CLK
  uartUnit.fifoTX._142_/CLK
  uartUnit.fifoTX._143_/CLK
  uartUnit.fifoTX._144_/CLK
  uartUnit.fifoTX._145_/CLK
  uartUnit.fifoTX._146_/CLK
  uartUnit.fifoTX._147_/CLK
  uartUnit.fifoTX._148_/CLK
  uartUnit.fifoTX._149_/CLK
  uartUnit.fifoTX._150_/CLK
  uartUnit.fifoTX._151_/CLK
  uartUnit.fifoTX._152_/CLK
  uartUnit.fifoTX._153_/CLK
  uartUnit.fifoTX._154_/CLK
  uartUnit.fifoTX._155_/CLK
  uartUnit.fifoTX._156_/CLK
  uartUnit.fifoTX._157_/CLK
  uartUnit.fifoTX._158_/CLK
  uartUnit.fifoTX._159_/CLK
  uartUnit.fifoTX._160_/CLK
  uartUnit.fifoTX._161_/CLK
  uartUnit.fifoTX._162_/CLK
  uartUnit.fifoTX._163_/CLK
  uartUnit.fifoTX._164_/CLK
  uartUnit.fifoTX._165_/CLK
  uartUnit.fifoTX._166_/CLK
  uartUnit.fifoTX._167_/CLK
  uartUnit.fifoTX._168_/CLK
  uartUnit.fifoTX._169_/CLK
  uartUnit.fifoTX._170_/CLK
  uartUnit.fifoTX._171_/CLK
  uartUnit.fifoTX._172_/CLK
  uartUnit.fifoTX._173_/CLK
  uartUnit.fifoTX._174_/CLK
  uartUnit.fifoTX._175_/CLK
  uartUnit.uartRxUnit._137_/CLK
  uartUnit.uartRxUnit._138_/CLK
  uartUnit.uartRxUnit._139_/CLK
  uartUnit.uartRxUnit._140_/CLK
  uartUnit.uartRxUnit._141_/CLK
  uartUnit.uartRxUnit._142_/CLK
  uartUnit.uartRxUnit._143_/CLK
  uartUnit.uartRxUnit._144_/CLK
  uartUnit.uartRxUnit._145_/CLK
  uartUnit.uartRxUnit._146_/CLK
  uartUnit.uartRxUnit._147_/CLK
  uartUnit.uartRxUnit._148_/CLK
  uartUnit.uartRxUnit._149_/CLK
  uartUnit.uartRxUnit._150_/CLK
  uartUnit.uartRxUnit._151_/CLK
  uartUnit.uartRxUnit._152_/CLK
  uartUnit.uartRxUnit._153_/CLK
  uartUnit.uartRxUnit._154_/CLK
  uartUnit.uartRxUnit._155_/CLK
  uartUnit.uartTxUnit._155_/CLK
  uartUnit.uartTxUnit._156_/CLK
  uartUnit.uartTxUnit._157_/CLK
  uartUnit.uartTxUnit._158_/CLK
  uartUnit.uartTxUnit._159_/CLK
  uartUnit.uartTxUnit._160_/CLK
  uartUnit.uartTxUnit._161_/CLK
  uartUnit.uartTxUnit._162_/CLK
  uartUnit.uartTxUnit._163_/CLK
  uartUnit.uartTxUnit._164_/CLK
  uartUnit.uartTxUnit._165_/CLK
  uartUnit.uartTxUnit._166_/CLK
  uartUnit.uartTxUnit._167_/CLK
  uartUnit.uartTxUnit._168_/CLK
  uartUnit.uartTxUnit._169_/CLK
  uartUnit.uartTxUnit._170_/CLK
  uartUnit.uartTxUnit._171_/CLK
  uartUnit.uartTxUnit._172_/CLK
  uartUnit.uartTxUnit._173_/CLK
  uartUnit.uartTxUnit._174_/CLK
Warning: There are 167 unconstrained endpoints.
  o_uartTx
  alu_uart_interfaceUnit._188_/D
  alu_uart_interfaceUnit._189_/D
  alu_uart_interfaceUnit._190_/D
  alu_uart_interfaceUnit._191_/D
  alu_uart_interfaceUnit._192_/D
  alu_uart_interfaceUnit._193_/D
  alu_uart_interfaceUnit._194_/D
  alu_uart_interfaceUnit._195_/D
  alu_uart_interfaceUnit._196_/D
  alu_uart_interfaceUnit._197_/D
  alu_uart_interfaceUnit._198_/D
  alu_uart_interfaceUnit._199_/D
  alu_uart_interfaceUnit._200_/D
  alu_uart_interfaceUnit._201_/D
  alu_uart_interfaceUnit._202_/D
  alu_uart_interfaceUnit._203_/D
  alu_uart_interfaceUnit._204_/D
  alu_uart_interfaceUnit._205_/D
  alu_uart_interfaceUnit._206_/D
  alu_uart_interfaceUnit._207_/D
  alu_uart_interfaceUnit._208_/D
  alu_uart_interfaceUnit._209_/D
  alu_uart_interfaceUnit._210_/D
  alu_uart_interfaceUnit._211_/D
  alu_uart_interfaceUnit._212_/D
  alu_uart_interfaceUnit._213_/D
  alu_uart_interfaceUnit._214_/D
  alu_uart_interfaceUnit._215_/D
  alu_uart_interfaceUnit._216_/D
  alu_uart_interfaceUnit._217_/D
  alu_uart_interfaceUnit._218_/D
  alu_uart_interfaceUnit._219_/D
  alu_uart_interfaceUnit._220_/D
  alu_uart_interfaceUnit._221_/D
  alu_uart_interfaceUnit._222_/D
  alu_uart_interfaceUnit._223_/D
  alu_uart_interfaceUnit._224_/D
  alu_uart_interfaceUnit._225_/D
  uartUnit.baud_rateUnit._61_/D
  uartUnit.baud_rateUnit._62_/D
  uartUnit.baud_rateUnit._63_/D
  uartUnit.baud_rateUnit._64_/D
  uartUnit.baud_rateUnit._65_/D
  uartUnit.baud_rateUnit._66_/D
  uartUnit.baud_rateUnit._67_/D
  uartUnit.baud_rateUnit._68_/D
  uartUnit.baud_rateUnit._69_/D
  uartUnit.fifoRX._136_/D
  uartUnit.fifoRX._137_/D
  uartUnit.fifoRX._138_/D
  uartUnit.fifoRX._139_/D
  uartUnit.fifoRX._140_/D
  uartUnit.fifoRX._141_/D
  uartUnit.fifoRX._142_/D
  uartUnit.fifoRX._143_/D
  uartUnit.fifoRX._144_/D
  uartUnit.fifoRX._145_/D
  uartUnit.fifoRX._146_/D
  uartUnit.fifoRX._147_/D
  uartUnit.fifoRX._148_/D
  uartUnit.fifoRX._149_/D
  uartUnit.fifoRX._150_/D
  uartUnit.fifoRX._151_/D
  uartUnit.fifoRX._152_/D
  uartUnit.fifoRX._153_/D
  uartUnit.fifoRX._154_/D
  uartUnit.fifoRX._155_/D
  uartUnit.fifoRX._156_/D
  uartUnit.fifoRX._157_/D
  uartUnit.fifoRX._158_/D
  uartUnit.fifoRX._159_/D
  uartUnit.fifoRX._160_/D
  uartUnit.fifoRX._161_/D
  uartUnit.fifoRX._162_/D
  uartUnit.fifoRX._163_/D
  uartUnit.fifoRX._164_/D
  uartUnit.fifoRX._165_/D
  uartUnit.fifoRX._166_/D
  uartUnit.fifoRX._167_/D
  uartUnit.fifoRX._168_/D
  uartUnit.fifoRX._169_/D
  uartUnit.fifoRX._170_/D
  uartUnit.fifoRX._171_/D
  uartUnit.fifoRX._172_/D
  uartUnit.fifoRX._173_/D
  uartUnit.fifoRX._174_/D
  uartUnit.fifoRX._175_/D
  uartUnit.fifoTX._136_/D
  uartUnit.fifoTX._137_/D
  uartUnit.fifoTX._138_/D
  uartUnit.fifoTX._139_/D
  uartUnit.fifoTX._140_/D
  uartUnit.fifoTX._141_/D
  uartUnit.fifoTX._142_/D
  uartUnit.fifoTX._143_/D
  uartUnit.fifoTX._144_/D
  uartUnit.fifoTX._145_/D
  uartUnit.fifoTX._146_/D
  uartUnit.fifoTX._147_/D
  uartUnit.fifoTX._148_/D
  uartUnit.fifoTX._149_/D
  uartUnit.fifoTX._150_/D
  uartUnit.fifoTX._151_/D
  uartUnit.fifoTX._152_/D
  uartUnit.fifoTX._153_/D
  uartUnit.fifoTX._154_/D
  uartUnit.fifoTX._155_/D
  uartUnit.fifoTX._156_/D
  uartUnit.fifoTX._157_/D
  uartUnit.fifoTX._158_/D
  uartUnit.fifoTX._159_/D
  uartUnit.fifoTX._160_/D
  uartUnit.fifoTX._161_/D
  uartUnit.fifoTX._162_/D
  uartUnit.fifoTX._163_/D
  uartUnit.fifoTX._164_/D
  uartUnit.fifoTX._165_/D
  uartUnit.fifoTX._166_/D
  uartUnit.fifoTX._167_/D
  uartUnit.fifoTX._168_/D
  uartUnit.fifoTX._169_/D
  uartUnit.fifoTX._170_/D
  uartUnit.fifoTX._171_/D
  uartUnit.fifoTX._172_/D
  uartUnit.fifoTX._173_/D
  uartUnit.fifoTX._174_/D
  uartUnit.fifoTX._175_/D
  uartUnit.uartRxUnit._137_/D
  uartUnit.uartRxUnit._138_/D
  uartUnit.uartRxUnit._139_/D
  uartUnit.uartRxUnit._140_/D
  uartUnit.uartRxUnit._141_/D
  uartUnit.uartRxUnit._142_/D
  uartUnit.uartRxUnit._143_/D
  uartUnit.uartRxUnit._144_/D
  uartUnit.uartRxUnit._145_/D
  uartUnit.uartRxUnit._146_/D
  uartUnit.uartRxUnit._147_/D
  uartUnit.uartRxUnit._148_/D
  uartUnit.uartRxUnit._149_/D
  uartUnit.uartRxUnit._150_/D
  uartUnit.uartRxUnit._151_/D
  uartUnit.uartRxUnit._152_/D
  uartUnit.uartRxUnit._153_/D
  uartUnit.uartRxUnit._154_/D
  uartUnit.uartRxUnit._155_/D
  uartUnit.uartTxUnit._155_/D
  uartUnit.uartTxUnit._156_/D
  uartUnit.uartTxUnit._157_/D
  uartUnit.uartTxUnit._158_/D
  uartUnit.uartTxUnit._159_/D
  uartUnit.uartTxUnit._160_/D
  uartUnit.uartTxUnit._161_/D
  uartUnit.uartTxUnit._162_/D
  uartUnit.uartTxUnit._163_/D
  uartUnit.uartTxUnit._164_/D
  uartUnit.uartTxUnit._165_/D
  uartUnit.uartTxUnit._166_/D
  uartUnit.uartTxUnit._167_/D
  uartUnit.uartTxUnit._168_/D
  uartUnit.uartTxUnit._169_/D
  uartUnit.uartTxUnit._170_/D
  uartUnit.uartTxUnit._171_/D
  uartUnit.uartTxUnit._172_/D
  uartUnit.uartTxUnit._173_/D
  uartUnit.uartTxUnit._174_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.426688e-06 8.693462e-07 2.542269e-09 5.298577e-06  57.7%
Combinational        1.248475e-06 2.624724e-06 4.100754e-09 3.877301e-06  42.2%
Clock                0.000000e+00 0.000000e+00 2.000121e-09 2.000121e-09   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                5.675166e-06 3.494070e-06 8.643133e-09 9.177878e-06 100.0%
                            61.8%        38.1%         0.1%
%OL_METRIC_F power__internal__total 5.6751655392872635e-6
%OL_METRIC_F power__switching__total 3.4940699151775334e-6
%OL_METRIC_F power__leakage__total 8.643133320163088e-9
%OL_METRIC_F power__total 9.177878382615745e-6

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ff_n40C_1v95 0.0
======================= max_ff_n40C_1v95 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ff_n40C_1v95 0.0
======================= max_ff_n40C_1v95 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ff_n40C_1v95 1.0000000433293989e+39
max_ff_n40C_1v95: 1.0000000433293989e+39
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ff_n40C_1v95 1.0000000433293989e+39
max_ff_n40C_1v95: 1.0000000433293989e+39
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ff_n40C_1v95 0.0
max_ff_n40C_1v95: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ff_n40C_1v95 0.0
max_ff_n40C_1v95: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ff_n40C_1v95 0
max_ff_n40C_1v95: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ff_n40C_1v95 0.0
max_ff_n40C_1v95: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ff_n40C_1v95 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ff_n40C_1v95 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ff_n40C_1v95 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ff_n40C_1v95 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: 
Generated: no
Virtual: yes
Propagated: no
Period: 100.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                 100.000000    0.000000 50.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
20.375919         network latency uartUnit.uartRxUnit._155_/CLK
        20.690832 network latency uartUnit.fifoTX._138_/CLK
---------------
20.375919 20.690832 latency
        0.314913 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
20.305326         network latency uartUnit.uartRxUnit._155_/CLK
        20.576023 network latency uartUnit.fifoTX._138_/CLK
---------------
20.305326 20.576023 latency
        0.270697 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 0.00 fmax = inf
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ff_n40C_1v95 corner to /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/55-openroad-stapostpnr/max_ff_n40C_1v95/top__max_ff_n40C_1v95.lib…
