0.7
2020.2
May 22 2024
18:54:44
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v,1747174562,verilog,,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,tinyriscv_soc_tb,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/MAC/mac.v,1747137266,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/pc_reg.v,,mac_128,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/clint.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/csr_reg.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,clint,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/csr_reg.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/ctrl.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,csr_reg,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/ctrl.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/div.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,ctrl,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,1747055975,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/clint.v,,,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/div.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/ex.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,div,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/ex.v,1747138878,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,ex,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/id.v,1747069554,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/id_ex.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,id,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/id_ex.v,1747056698,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/if_id.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,id_ex,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/if_id.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_dm.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,if_id,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/pc_reg.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/ram.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,pc_reg,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/regs.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/rib.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,regs,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/rib.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/rom.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,rib,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/tinyriscv.v,1747137280,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/soc/tinyriscv_soc_top.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,tinyriscv,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_dm.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_driver.v,,jtag_dm,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_driver.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_top.v,,jtag_driver,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_top.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/MAC/mac.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,jtag_top,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/uart_debug.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v,,uart_debug,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/gpio.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/id.v,,gpio,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/ram.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/regs.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,ram,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/rom.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/spi.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,rom,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/spi.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/timer.v,,spi,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/timer.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/tinyriscv.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,timer,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/uart.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/uart_debug.v,,uart,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/soc/tinyriscv_soc_top.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/uart.v,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v,tinyriscv_soc_top,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v,,full_handshake_rx,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/gen_dff.v,,full_handshake_tx,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/gen_dff.v,1743332980,verilog,,/home/sidharth/Vivado_Projects/riscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/gpio.v,,gen_en_dff;gen_pipe_dff;gen_rst_0_dff;gen_rst_1_dff;gen_rst_def_dff,,,../../../../riscv_mac.srcs/sources_1/imports/rtl/core,,,,,
