
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289826217                       # Number of ticks simulated
final_tick                               5083178723010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291025                       # Simulator instruction rate (inst/s)
host_op_rate                                   518970                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180881027                       # Simulator tick rate (ticks/s)
host_mem_usage                                4488644                       # Number of bytes of host memory used
host_seconds                                     1.60                       # Real time elapsed on the host
sim_insts                                      466302                       # Number of instructions simulated
sim_ops                                        831539                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        16384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1344                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst        76736                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        39808                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              135360                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst        76736                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total          76864                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        15360                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            15360                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          256                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           21                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            6                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1199                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data          622                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 2115                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            240                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 240                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide     56530428                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        883288                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662466                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441644                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              441644                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      4637262                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1324932                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    264765558                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    137351274                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              467038494                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441644                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    264765558                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         265207202                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks         52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total              52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks         52997276                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide     56530428                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       883288                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662466                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441644                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             441644                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      4637262                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1324932                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    264765558                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    137351274                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             520035770                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      243                       # number of replacements
testsys.iocache.tagsinuse                    8.878548                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      243                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             5083018049000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.878548                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.554909                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.554909                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide            3                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total               3                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          256                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            256                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          259                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              259                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          259                       # number of overall misses
testsys.iocache.overall_misses::total             259                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       121000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       121000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide     46843968                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total     46843968                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide     46964968                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total     46964968                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide     46964968                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total     46964968                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide            3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total             3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          259                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            259                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          259                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           259                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 40333.333333                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40333.333333                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 182984.250000                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 182984.250000                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 181331.922780                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 181331.922780                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 181331.922780                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 181331.922780                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       221900                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  23                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs  9647.826087                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            240                       # number of writebacks
testsys.iocache.writebacks::total                 240                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide            3                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          256                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          259                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          259                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          259                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide        82900                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total        82900                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide     43764492                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total     43764492                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide     43847392                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total     43847392                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide     43847392                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total     43847392                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 27633.333333                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 27633.333333                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 170955.046875                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 170955.046875                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 169294.949807                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 169294.949807                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 169294.949807                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 169294.949807                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages            4                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        16384                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs            4                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                             6                       # number of replacements
testsys.l2.tagsinuse                      1331.347441                       # Cycle average of tags in use
testsys.l2.total_refs                               2                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                             6                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.333333                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           11.896806                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        3.999964                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.999974                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              1.999967                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    18.653174                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     5.025209                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    898.195931                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    386.576420                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.002904                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000977                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000488                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000488                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.004554                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001227                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.219286                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.094379                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.325036                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         1220                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           83                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst          287                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   1590                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks              43                       # number of Writeback hits
testsys.l2.Writeback_hits::total                   43                       # number of Writeback hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         1220                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           83                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst          287                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    1590                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         1220                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           83                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst          287                       # number of overall hits
testsys.l2.overall_hits::total                   1590                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           21                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            6                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1199                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          495                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 1732                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          127                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                127                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1199                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data          622                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  1859                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 2                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           21                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            6                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1199                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data          622                       # number of overall misses
testsys.l2.overall_misses::total                 1859                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      2201881                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       607642                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    125597846                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     52865453                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      181272822                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     13168327                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     13168327                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      2201881                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       607642                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    125597846                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data     66033780                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       194441149                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      2201881                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       607642                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    125597846                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data     66033780                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      194441149                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         1241                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker           89                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         1486                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data          495                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               3322                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks           43                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total               43                       # number of Writeback accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          127                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              127                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         1241                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker           89                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         1486                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data          622                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                3449                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         1241                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker           89                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         1486                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data          622                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               3449                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.016922                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.067416                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.806864                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.521373                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.016922                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.067416                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.806864                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.538997                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.016922                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.067416                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.806864                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.538997                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 104851.476190                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 101273.666667                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 104752.165138                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 106798.894949                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 104660.982679                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103687.614173                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 103687.614173                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 104851.476190                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 101273.666667                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 104752.165138                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 106163.633441                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 104594.485745                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 104851.476190                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 101273.666667                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 104752.165138                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 106163.633441                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 104594.485745                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           21                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            6                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1199                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          495                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            1721                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          127                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           127                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1199                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data          622                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             1848                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           21                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            6                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1199                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data          622                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            1848                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2086981                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       574342                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    118989946                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     50166353                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    171817622                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     12463727                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     12463727                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      2086981                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       574342                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    118989946                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data     62630080                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    184281349                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      2086981                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       574342                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    118989946                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data     62630080                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    184281349                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data       636548                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total       636548                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2056951                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      2056951                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data      2693499                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total      2693499                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.016922                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.067416                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.806864                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.518061                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.016922                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.067416                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.806864                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.535807                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.016922                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.067416                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.806864                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.535807                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 99380.047619                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 95723.666667                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 99240.989158                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 101346.167677                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 99835.922138                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 98139.582677                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 98139.582677                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 99380.047619                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 95723.666667                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 99240.989158                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 100691.446945                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 99719.344697                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 99380.047619                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 95723.666667                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 99240.989158                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 100691.446945                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 99719.344697                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1323.151663                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::cpu.dtb.walker        3.999964                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999974                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              1.999967                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    18.654188                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     5.593888                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst    900.003065                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    387.900621                       # Average occupied blocks per requestor
testsys.l3.occ_percent::cpu.dtb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000569                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000171                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.027466                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.011838                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.040379                       # Average percentage of cache occupancy
testsys.l3.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           21                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            6                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1199                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          495                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 1732                       # number of ReadReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          127                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                127                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1199                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data          622                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  1859                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 2                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           21                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            6                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1199                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data          622                       # number of overall misses
testsys.l3.overall_misses::total                 1859                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2014981                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       554242                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    114909019                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     48424384                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      165902626                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     12036112                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     12036112                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2014981                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       554242                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    114909019                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data     60460496                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       177938738                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2014981                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       554242                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    114909019                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data     60460496                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      177938738                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           21                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            6                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1199                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          495                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               1732                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          127                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              127                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           21                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            6                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1199                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data          622                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                1859                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           21                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            6                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1199                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data          622                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               1859                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total                 1                       # miss rate for ReadReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total                  1                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total                 1                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 95951.476190                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92373.666667                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95837.380317                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 97827.038384                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95786.735566                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94772.535433                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 94772.535433                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 95951.476190                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92373.666667                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95837.380317                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 97203.369775                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95717.449166                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 95951.476190                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92373.666667                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95837.380317                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 97203.369775                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95717.449166                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           21                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            6                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1199                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          495                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            1721                       # number of ReadReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          127                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           127                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1199                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data          622                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             1848                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           21                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            6                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1199                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data          622                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            1848                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      1723681                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       470700                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst     98070434                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     41539480                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    141804295                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     10230692                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     10230692                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      1723681                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       470700                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst     98070434                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     51770172                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    152034987                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      1723681                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       470700                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst     98070434                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     51770172                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    152034987                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.993649                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.994083                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.994083                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 82080.047619                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker        78450                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81793.522936                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 83918.141414                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 82396.452644                       # average ReadReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80556.629921                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 80556.629921                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 82080.047619                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker        78450                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81793.522936                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 83231.787781                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 82270.014610                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 82080.047619                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker        78450                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81793.522936                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 83231.787781                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 82270.014610                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         12                       # Number of instructions committed
testsys.cpu.committedOps                           28                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   28                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          28                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 69                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                30                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            8                       # number of memory refs
testsys.cpu.num_load_insts                          8                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  1006                       # number of replacements
testsys.cpu.icache.tagsinuse               415.034684                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   10154                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  1006                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                 10.093439                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.535744                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   414.498941                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.001046                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.809568                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.810615                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           12                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        12603                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          12615                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           12                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        12603                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           12615                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           12                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        12603                       # number of overall hits
testsys.cpu.icache.overall_hits::total          12615                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         1800                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         1802                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         1800                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          1802                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         1800                       # number of overall misses
testsys.cpu.icache.overall_misses::total         1802                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    164166063                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    164166063                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    164166063                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    164166063                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    164166063                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    164166063                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           14                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        14403                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        14417                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           14                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        14403                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        14417                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           14                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        14403                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        14417                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.142857                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.124974                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.124991                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.142857                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.124974                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.124991                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.142857                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.124974                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.124991                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 91203.368333                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 91102.143729                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 91203.368333                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 91102.143729                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 91203.368333                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 91102.143729                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          314                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          314                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          314                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          314                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          314                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          314                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1486                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         1486                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         1486                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         1486                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         1486                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         1486                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    130184801                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    130184801                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    130184801                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    130184801                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    130184801                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    130184801                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.103173                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.103073                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.103173                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.103073                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.103173                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.103073                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 87607.537685                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87607.537685                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 87607.537685                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 87607.537685                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 87607.537685                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 87607.537685                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements           81                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.765462                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs            45                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs           81                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        0.555556                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.315666                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.449796                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.019729                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.590612                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.610341                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          116                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          116                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          116                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          116                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          116                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          116                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker           89                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total           92                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker           89                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total           92                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker           89                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total           92                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      1755812                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      1755812                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      1755812                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      1755812                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      1755812                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      1755812                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          205                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          208                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          205                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          208                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          205                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          208                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.434146                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.442308                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.434146                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.442308                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.434146                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.442308                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 19728.224719                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 19084.913043                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 19728.224719                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 19084.913043                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 19728.224719                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 19084.913043                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker           89                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker           89                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker           89                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total           89                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1478469                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1478469                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1478469                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1478469                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1478469                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1478469                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.434146                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.427885                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.434146                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.427885                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.434146                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.427885                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 16612.011236                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 16612.011236                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 16612.011236                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 16612.011236                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 16612.011236                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 16612.011236                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         1230                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      14.347179                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           127                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         1230                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.103252                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.052182                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    13.294998                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.065761                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.830937                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.896699                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker            2                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          158                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          160                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker            2                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          158                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          160                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker            2                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          158                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          160                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         1241                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         1245                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         1241                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         1245                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         1241                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         1245                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     14718429                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     14718429                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     14718429                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     14718429                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     14718429                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     14718429                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         1399                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         1405                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            6                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         1399                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         1405                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            6                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         1399                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         1405                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.887062                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.886121                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.887062                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.886121                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.887062                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.886121                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 11860.136180                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 11822.031325                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 11860.136180                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 11822.031325                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 11860.136180                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 11822.031325                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         1241                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         1241                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         1241                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         1241                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         1241                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     10878128                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     10878128                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     10878128                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     10878128                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     10878128                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     10878128                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.887062                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.883274                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.887062                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.883274                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.887062                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.883274                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  8765.614827                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8765.614827                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  8765.614827                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8765.614827                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  8765.614827                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8765.614827                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   139                       # number of replacements
testsys.cpu.dcache.tagsinuse               400.847830                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                    3171                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   139                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 22.812950                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      1.221093                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   399.626737                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.002385                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.780521                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.782906                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::cpu.data            6                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        14649                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          14655                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data         8003                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total          8003                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::cpu.data            6                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        22652                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           22658                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::cpu.data            6                       # number of overall hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        22652                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          22658                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data          871                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total          873                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          129                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          129                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         1000                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          1002                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         1000                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         1002                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     92252441                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total     92252441                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     14038043                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     14038043                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    106290484                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    106290484                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    106290484                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    106290484                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            8                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        15520                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        15528                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data         8132                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total         8132                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            8                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        23652                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        23660                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            8                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        23652                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        23660                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data     0.250000                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.056121                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.056221                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015863                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.015863                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data     0.250000                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.042280                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.042350                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data     0.250000                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.042280                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.042350                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 105915.546498                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 105672.899198                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 108822.038760                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 108822.038760                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 106290.484000                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 106078.327345                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 106290.484000                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 106078.327345                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks           43                       # number of writebacks
testsys.cpu.dcache.writebacks::total               43                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          376                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total          376                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            2                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data          378                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total          378                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data          378                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total          378                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          495                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total          495                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          127                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data          622                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total          622                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data          622                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total          622                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     54225214                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     54225214                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     13417414                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     13417414                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     67642628                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total     67642628                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     67642628                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total     67642628                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data       664148                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       664148                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2135069                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      2135069                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data      2799217                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total      2799217                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.031894                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031878                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015617                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015617                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.026298                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.026289                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.026298                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.026289                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 109545.886869                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109545.886869                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 105648.929134                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105648.929134                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 108750.205788                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 108750.205788                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 108750.205788                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 108750.205788                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  406926                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           21610                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        21610                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         3526                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        14226                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits            8031                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles        86984                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                 97516                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              21610                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches         8031                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                29667                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          13670                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1276                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles         59632                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          278                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            14403                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         2011                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             18                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       187817                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     1.004472                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.505219                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          158936     84.62%     84.62% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            1155      0.61%     85.24% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            1150      0.61%     85.85% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            1676      0.89%     86.74% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            2136      1.14%     87.88% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            1539      0.82%     88.70% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            2171      1.16%     89.86% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            1523      0.81%     90.67% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           17531      9.33%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       187817                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.053105                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.239641                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles           84531                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles        65710                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            26826                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles          769                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles          9979                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        180127                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles          9979                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles           86997                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles          36338                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        24361                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            25077                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles         5063                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        169835                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents           991                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         3239                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.RenamedOperands       183248                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       427161                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       427161                       # Number of integer rename lookups
testsys.switch_cpus.rename.CommittedMaps       107743                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps           75488                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts          538                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts          534                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            15776                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        20947                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        12548                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads          566                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores          315                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            154733                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded          838                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           138061                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued          741                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined        53472                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined        77447                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          399                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       187817                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.735083                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.522206                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       138770     73.89%     73.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        15096      8.04%     81.92% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        10235      5.45%     87.37% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3         8073      4.30%     91.67% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4         6357      3.38%     95.06% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5         4425      2.36%     97.41% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         3509      1.87%     99.28% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         1147      0.61%     99.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          205      0.11%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       187817                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            250     46.47%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     46.47% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           136     25.28%     71.75% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          152     28.25%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         2131      1.54%      1.54% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       106404     77.07%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.61% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        18706     13.55%     92.16% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        10820      7.84%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        138061                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.339278                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt                538                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.003897                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads       465683                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       209118                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       130635                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        136468                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         2053                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads         8045                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         4402                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles          9979                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          30250                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          300                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       155571                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         3160                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        20947                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        12548                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts          710                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           134                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents           78                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect          694                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         3356                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         4050                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       133345                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        17632                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         4715                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               27921                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           13862                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             10289                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.327689                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                131045                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               130635                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers            84566                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           140469                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.321029                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.602026                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts        57826                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls          438                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         3562                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       177910                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.549407                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.496597                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       144618     81.29%     81.29% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        12101      6.80%     88.09% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2         6426      3.61%     91.70% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3         4947      2.78%     94.48% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         3325      1.87%     96.35% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         1421      0.80%     97.15% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6          986      0.55%     97.70% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         1058      0.59%     98.30% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         3028      1.70%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       177910                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts        50657                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps         97745                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 21044                       # Number of memory references committed
testsys.switch_cpus.commit.loads                12899                       # Number of loads committed
testsys.switch_cpus.commit.membars                 34                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             10978                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts            96958                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         3028                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              330381                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             321235                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   1041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 219109                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.committedInsts              50657                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps                97745                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total        50657                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      8.032967                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                8.032967                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.124487                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.124487                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          262328                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         139370                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_writes              48                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads          57747                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes           389                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11088                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4416120                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          710408                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5144296                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       645554                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          645554                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1386                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552015                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           106903                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661139                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85376                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85376                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38257409                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23048294                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15237130877                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451151615                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17749588195                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38257409                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23048294                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15237130877                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4678534654                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19976971234                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870358                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415633                       # Number of instructions committed
drivesys.cpu.committedOps                      733766                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              731954                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60628                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     731954                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1937068                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838728                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192340                       # number of memory refs
drivesys.cpu.num_load_insts                    106982                       # Number of load instructions
drivesys.cpu.num_store_insts                    85358                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870358                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003783                       # Number of seconds simulated
sim_ticks                                20003782833360                       # Number of ticks simulated
final_tick                               25087254543090                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117934                       # Simulator instruction rate (inst/s)
host_op_rate                                   222608                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5157182392                       # Simulator tick rate (ticks/s)
host_mem_usage                                4582528                       # Number of bytes of host memory used
host_seconds                                  3878.82                       # Real time elapsed on the host
sim_insts                                   457444264                       # Number of instructions simulated
sim_ops                                     863454994                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide       933888                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          2556096                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        27840                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         6784                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       652672                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      7830400                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total            12007680                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       652672                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         652672                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      8697152                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          8697152                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        14592                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             39939                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          435                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          106                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst        10198                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data       122350                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               187620                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks         135893                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total              135893                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        46686                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet              127781                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker         1392                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          339                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        32627                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       391446                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 600270                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        32627                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             32627                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           434775                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                434775                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           434775                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        46686                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet             127781                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker         1392                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          339                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        32627                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       391446                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total               1035046                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    90509                       # number of replacements
testsys.iocache.tagsinuse                   14.844243                       # Cycle average of tags in use
testsys.iocache.total_refs                      40222                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    90524                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.444324                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.004742                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        14.839501                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.000296                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.927469                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.927765                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet          10764                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total             10764                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          4671                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             4671                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet           15435                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total              15435                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet          15435                       # number of overall hits
testsys.iocache.overall_hits::total             15435                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          228                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        68060                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           68288                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        14592                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        74007                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          88599                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet        142067                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total           156887                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        14820                       # number of overall misses
testsys.iocache.overall_misses::ethernet       142067                       # number of overall misses
testsys.iocache.overall_misses::total          156887                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide      9963000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   2758588209                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   2768551209                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2567875176                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   4979777000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   7547652176                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2577838176                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   7738365209                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total  10316203385                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2577838176                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   7738365209                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total  10316203385                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          228                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        78824                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         79052                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        14592                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        78678                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        93270                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        14820                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet       157502                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total         172322                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        14820                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet       157502                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total        172322                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.863443                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.863836                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.940631                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.949920                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.902001                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.910429                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.902001                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.910429                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 43697.368421                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40531.710388                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40542.279888                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175978.287829                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67287.918710                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 85188.909310                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173943.196761                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54469.829088                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 65755.629115                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173943.196761                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54469.829088                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 65755.629115                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     18540800                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1638                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11319.169719                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          55078                       # number of writebacks
testsys.iocache.writebacks::total               55078                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          228                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        68060                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        68288                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        14592                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        74007                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        88599                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet       142067                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total       156887                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        14820                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet       142067                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total       156887                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      7068800                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   1910685991                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   1917754791                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2392011000                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   4065688902                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   6457699902                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2399079800                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   5976374893                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   8375454693                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2399079800                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   5976374893                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   8375454693                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.863443                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.863836                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.940631                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.949920                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.902001                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.910429                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.902001                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.910429                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 31003.508772                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28073.552615                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28083.335154                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163926.192434                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 54936.545219                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 72886.826059                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161881.228070                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42067.298479                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 53385.268971                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161881.228070                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42067.298479                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 53385.268971                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          228                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes       933888                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          228                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                       1541104                       # number of replacements
testsys.l2.tagsinuse                      4021.908328                       # Cycle average of tags in use
testsys.l2.total_refs                        17111227                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                       1545130                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                         11.074296                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks         1142.095505                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.001070                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        1.000402                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.000345                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.000292                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    41.061153                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    20.453373                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   2189.922556                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    627.373632                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.278832                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000244                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.010025                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.004993                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.534649                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.153167                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.981911                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker      2510316                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker       172693                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst     10699917                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data      1818124                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total               15201050                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         2174323                       # number of Writeback hits
testsys.l2.Writeback_hits::total              2174323                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data       107317                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total              107317                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       526312                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               526312                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker      2510316                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker       172693                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst     10699917                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      2344436                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                15727362                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker      2510316                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker       172693                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst     10699917                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      2344436                       # number of overall hits
testsys.l2.overall_hits::total               15727362                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker        22184                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker         5610                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst       774596                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data       480809                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total              1283199                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        30102                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             30102                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data       293369                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total             293369                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker        22184                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker         5610                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst       774596                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data       774178                       # number of demand (read+write) misses
testsys.l2.demand_misses::total               1576568                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker        22184                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker         5610                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst       774596                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data       774178                       # number of overall misses
testsys.l2.overall_misses::total              1576568                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker    508722996                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker    132088752                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst  17676683531                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data  14177680196                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total    32495175475                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data   1050127195                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total   1050127195                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  16993634197                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  16993634197                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker    508722996                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker    132088752                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst  17676683531                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  31171314393                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total     49488809672                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker    508722996                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker    132088752                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst  17676683531                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  31171314393                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total    49488809672                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker      2532500                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker       178303                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst     11474513                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data      2298933                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           16484249                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      2174323                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          2174323                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data       137419                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total          137419                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       819681                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           819681                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker      2532500                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker       178303                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst     11474513                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data      3118614                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            17303930                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker      2532500                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker       178303                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst     11474513                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data      3118614                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           17303930                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.008760                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.031463                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.067506                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.209144                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.077844                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.219053                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.219053                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.357906                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.357906                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.008760                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.031463                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.067506                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.248244                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.091110                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.008760                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.031463                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.067506                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.248244                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.091110                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 22931.977822                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 23545.232086                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22820.520027                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 29487.135632                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 25323.566707                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 34885.628696                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 34885.628696                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 57925.800603                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 57925.800603                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 22931.977822                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 23545.232086                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 22820.520027                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 40263.756388                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 31390.215755                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 22931.977822                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 23545.232086                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 22820.520027                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 40263.756388                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 31390.215755                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks              499744                       # number of writebacks
testsys.l2.writebacks::total                   499744                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data           36                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                39                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data           36                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                 39                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data           36                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                39                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker        22184                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker         5610                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst       774593                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data       480773                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total         1283160                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        30102                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        30102                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data       293369                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total        293369                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker        22184                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker         5610                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst       774593                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data       774142                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total          1576529                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker        22184                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker         5610                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst       774593                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data       774142                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total         1576529                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    389880455                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    101123022                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  13267447712                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data  11501865738                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total  25260316927                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   1601162886                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total   1601162886                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  15344933272                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  15344933272                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker    389880455                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker    101123022                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst  13267447712                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data  26846799010                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  40605250199                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker    389880455                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker    101123022                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst  13267447712                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data  26846799010                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  40605250199                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4474474947                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   4474474947                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   8691492812                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   8691492812                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data  13165967759                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total  13165967759                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.008760                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.031463                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.067506                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.209129                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.077842                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.219053                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.219053                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.357906                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.357906                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.008760                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.031463                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.067506                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.248233                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.091108                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.008760                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.031463                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.067506                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.248233                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.091108                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 17574.849216                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 18025.494118                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 17128.282481                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 23923.693173                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 19686.022731                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 53191.245964                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 53191.245964                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 52305.912595                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 52305.912595                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 17574.849216                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 18025.494118                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 17128.282481                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 34679.424460                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 25756.107372                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 17574.849216                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 18025.494118                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 17128.282481                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 34679.424460                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 25756.107372                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                        104386                       # number of replacements
testsys.l3.tagsinuse                     31986.329623                       # Cycle average of tags in use
testsys.l3.total_refs                         1602731                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        136491                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                         11.742393                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        21711.312683                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.031482                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        1.099660                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.165898                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.000621                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   112.370235                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    42.220876                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   4268.222509                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   5847.905659                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.662577                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000062                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000034                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000036                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.003429                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001288                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.130256                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.178464                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.976145                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker        21749                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker         5504                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst       764394                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data       396030                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                1187677                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks          499744                       # number of Writeback hits
testsys.l3.Writeback_hits::total               499744                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          400                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 400                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data       152591                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total               152591                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker        21749                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker         5504                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst       764394                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data       548621                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                 1340268                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker        21749                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker         5504                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst       764394                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data       548621                       # number of overall hits
testsys.l3.overall_hits::total                1340268                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          435                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          106                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst        10199                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        84743                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                95483                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        53846                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             53846                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data       116634                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total             116634                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          435                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          106                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst        10199                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       201377                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                212117                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          435                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          106                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst        10199                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       201377                       # number of overall misses
testsys.l3.overall_misses::total               212117                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     40568035                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker      9927999                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    954303897                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   4471329019                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     5476128950                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    815920536                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    815920536                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data  10267234707                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total  10267234707                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     40568035                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker      9927999                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    954303897                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  14738563726                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     15743363657                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     40568035                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker      9927999                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    954303897                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  14738563726                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    15743363657                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker        22184                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker         5610                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst       774593                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data       480773                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total            1283160                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks       499744                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total           499744                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        54246                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           54246                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data       269225                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total           269225                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker        22184                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker         5610                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst       774593                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data       749998                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total             1552385                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker        22184                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker         5610                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst       774593                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data       749998                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total            1552385                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.019609                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.018895                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.013167                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.176264                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.074412                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.992626                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.992626                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.433221                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.433221                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.019609                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.018895                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.013167                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.268503                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.136639                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.019609                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.018895                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.013167                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.268503                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.136639                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93259.850575                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93660.367925                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93568.378959                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 52763.402511                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 57351.873632                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 15152.853248                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 15152.853248                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 88029.517182                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 88029.517182                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93259.850575                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93660.367925                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93568.378959                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 73188.912964                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 74220.188184                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93259.850575                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93660.367925                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93568.378959                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 73188.912964                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 74220.188184                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               80815                       # number of writebacks
testsys.l3.writebacks::total                    80815                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          435                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          106                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst        10199                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        84743                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           95483                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        53846                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        53846                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data       116634                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total        116634                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          435                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          106                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst        10199                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       201377                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           212117                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          435                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          106                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst        10199                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       201377                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          212117                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     34479039                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      8443337                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    810514151                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   3280246363                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   4133682890                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   2968673187                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   2968673187                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   8584114389                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   8584114389                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     34479039                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      8443337                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    810514151                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data  11864360752                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total  12717797279                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     34479039                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      8443337                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    810514151                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data  11864360752                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total  12717797279                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3988253879                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   3988253879                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   7741001184                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   7741001184                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data  11729255063                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total  11729255063                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.019609                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.018895                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.013167                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.176264                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.074412                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.992626                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.992626                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.433221                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.433221                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.019609                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.018895                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.013167                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.268503                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.136639                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.019609                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.018895                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.013167                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.268503                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.136639                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79262.158621                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79654.122642                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79469.962839                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 38708.168970                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 43292.344082                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 55132.659566                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 55132.659566                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73598.730979                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 73598.730979                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79262.158621                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79654.122642                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79469.962839                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 58916.165957                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 59956.520595                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79262.158621                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79654.122642                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79469.962839                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 58916.165957                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 59956.520595                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                      1262646                       # Bytes Transmitted
testsys.ethernet.rxBytes                      1588904                       # Bytes Received
testsys.ethernet.txPackets                      18223                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                      15396                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                 10554                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                 15391                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                 1140404                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     33619                       # Total Packets
testsys.ethernet.totBytes                     2851550                       # Total Bytes
testsys.ethernet.totPPS                          1681                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   504963                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   635441                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            911                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            770                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts               10016                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements              11474528                       # number of replacements
testsys.cpu.icache.tagsinuse               511.995177                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                33631972                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs              11475040                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  2.930881                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          5086455587137                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.995177                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.999991                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.999991                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     33629511                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       33629511                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     33629511                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        33629511                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     33629511                       # number of overall hits
testsys.cpu.icache.overall_hits::total       33629511                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst     11944971                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total     11944971                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst     11944971                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total      11944971                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst     11944971                       # number of overall misses
testsys.cpu.icache.overall_misses::total     11944971                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 157781366163                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 157781366163                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 157781366163                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 157781366163                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 157781366163                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 157781366163                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     45574482                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     45574482                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     45574482                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     45574482                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     45574482                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     45574482                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.262098                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.262098                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.262098                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.262098                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.262098                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.262098                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13209.020446                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 13209.020446                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13209.020446                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 13209.020446                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13209.020446                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 13209.020446                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       104574                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets        34858                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       470065                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total       470065                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst       470065                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total       470065                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst       470065                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total       470065                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     11474906                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total     11474906                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst     11474906                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total     11474906                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst     11474906                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total     11474906                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 111963487956                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total 111963487956                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 111963487956                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total 111963487956                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 111963487956                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total 111963487956                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.251784                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.251784                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.251784                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.251784                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.251784                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.251784                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  9757.246635                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9757.246635                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  9757.246635                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total  9757.246635                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  9757.246635                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total  9757.246635                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements       178446                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.999060                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs        257567                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs       178462                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.443260                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 5087106652300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.999060                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.999941                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.999941                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker       257496                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total       257496                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker       257496                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total       257496                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker       257496                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total       257496                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker       178659                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total       178659                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker       178659                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total       178659                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker       178659                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total       178659                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker   3101142625                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total   3101142625                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker   3101142625                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total   3101142625                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker   3101142625                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total   3101142625                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker       436155                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total       436155                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker       436155                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total       436155                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker       436155                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total       436155                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.409623                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.409623                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.409623                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.409623                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.409623                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.409623                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 17357.886393                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17357.886393                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 17357.886393                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17357.886393                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 17357.886393                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17357.886393                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks         4034                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total         4034                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker       178659                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total       178659                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker       178659                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total       178659                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker       178659                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total       178659                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   2552630439                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   2552630439                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker   2552630439                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total   2552630439                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker   2552630439                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total   2552630439                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.409623                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.409623                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.409623                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.409623                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.409623                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.409623                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 14287.723759                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14287.723759                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 14287.723759                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 14287.723759                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 14287.723759                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 14287.723759                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements      2535363                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.999785                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs        355299                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs      2535379                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.140136                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle 5086420963300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.000155                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.999630                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.000010                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.999977                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.999987                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker       355266                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total       355266                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker       355266                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total       355266                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker       355266                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total       355266                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker      2536701                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total      2536701                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker      2536701                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total      2536701                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker      2536701                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total      2536701                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker  40885872569                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total  40885872569                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker  40885872569                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total  40885872569                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker  40885872569                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total  40885872569                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker      2891967                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total      2891967                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker      2891967                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total      2891967                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker      2891967                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total      2891967                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.877154                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.877154                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.877154                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.877154                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.877154                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.877154                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 16117.734242                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 16117.734242                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 16117.734242                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 16117.734242                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 16117.734242                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 16117.734242                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         7016                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         7016                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker      2536701                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      2536701                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker      2536701                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total      2536701                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker      2536701                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total      2536701                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  33147809592                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  33147809592                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  33147809592                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  33147809592                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  33147809592                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  33147809592                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.877154                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.877154                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.877154                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.877154                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.877154                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.877154                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 13067.290781                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13067.290781                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 13067.290781                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 13067.290781                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 13067.290781                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 13067.290781                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements               3087305                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.980356                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                96028197                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs               3087817                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 31.099057                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          5086278821300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.000148                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.980208                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000000                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999961                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999962                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     59554496                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       59554496                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     36286964                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      36286964                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     95841460                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        95841460                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     95841460                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       95841460                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      3736925                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      3736925                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data       961077                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total       961077                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      4698002                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       4698002                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      4698002                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      4698002                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  85693944453                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total  85693944453                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  31135103757                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  31135103757                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 116829048210                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 116829048210                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 116829048210                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 116829048210                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     63291421                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     63291421                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     37248041                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     37248041                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data    100539462                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total    100539462                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data    100539462                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total    100539462                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.059043                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.059043                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.025802                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.025802                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.046728                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.046728                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.046728                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.046728                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22931.673623                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 22931.673623                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 32396.055422                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 32396.055422                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24867.815767                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 24867.815767                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24867.815767                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 24867.815767                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      2163273                       # number of writebacks
testsys.cpu.dcache.writebacks::total          2163273                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1432130                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      1432130                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        11879                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total        11879                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      1444009                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      1444009                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      1444009                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      1444009                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2304795                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total      2304795                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       949198                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total       949198                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      3253993                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      3253993                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      3253993                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      3253993                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  42920412363                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total  42920412363                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  27545261582                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  27545261582                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  70465673945                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  70465673945                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  70465673945                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  70465673945                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4669034595                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   4669034595                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   9040662913                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   9040662913                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data  13709697508                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total  13709697508                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.036416                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036416                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.025483                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025483                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.032365                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.032365                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.032365                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.032365                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 18622.225561                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18622.225561                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 29019.510768                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29019.510768                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 21655.139991                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 21655.139991                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 21655.139991                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 21655.139991                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               734123079                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        56803357                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     56803357                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      7329985                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     47979591                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        29086215                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    381746918                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts             280508015                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           56803357                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     29086215                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             89789846                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles       25923588                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles           2014086                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     148048101                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       199294                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       324000                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         45574484                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      5242401                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes          77673                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    640202736                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.836315                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.289099                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       553336748     86.43%     86.43% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         6072321      0.95%     87.38% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         4384653      0.68%     88.06% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         6858127      1.07%     89.14% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         5304246      0.83%     89.96% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         6027278      0.94%     90.91% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         6095059      0.95%     91.86% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         4922887      0.77%     92.63% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        47201417      7.37%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    640202736                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.077376                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.382099                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       376083877                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    161126677                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         83395708                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      1516020                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles      18080454                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     524241763                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          343                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles      18080454                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       381061604                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       48481499                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles    101390933                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         79933658                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles     11254588                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     508332470                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        50035                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        773567                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      7175765                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        16587                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    558985701                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups   1280061217                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups   1269787176                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups     10274041                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    426740129                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       132245578                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      2876222                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      2901831                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         36513402                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     76144023                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     46551136                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      6553193                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      4014308                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         485650129                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      4007282                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        457894263                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued      1119767                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     95812137                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    135998291                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved      1150547                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    640202736                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.715233                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.463612                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    465194122     72.66%     72.66% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     60528987      9.45%     82.12% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     41226562      6.44%     88.56% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     25491283      3.98%     92.54% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     20081340      3.14%     95.68% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5     14024654      2.19%     97.87% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      8511217      1.33%     99.20% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      4234197      0.66%     99.86% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       910374      0.14%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    640202736                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         775292     29.80%     29.80% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     29.80% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     29.80% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd       104971      4.04%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.84% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead       1012533     38.92%     72.76% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       708596     27.24%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      3160836      0.69%      0.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    336749620     73.54%     74.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     74.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd      2812451      0.61%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     71940127     15.71%     90.56% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     43231229      9.44%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     457894263                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.623730                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt            2601392                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005681                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   1553602722                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    580378009                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    441771780                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      7002612                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      5201107                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3177241                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     453797059                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses        3537760                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      6515118                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     16069986                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        82913                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation       115767                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      9231370                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads       100218                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles      18080454                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       39465765                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       424153                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    489657411                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts      4278858                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     76144023                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     46551363                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      3484596                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        155508                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        14678                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents       115767                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      3043354                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      5093291                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      8136645                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    450169278                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     69935990                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      7724986                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs           112190896                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        45211295                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          42254906                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.613207                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             445621586                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            444949021                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        286921092                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        446564221                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.606096                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.642508                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts    104987305                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      2856736                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      7354267                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    622482960                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.617646                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.580267                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    492688575     79.15%     79.15% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     47085880      7.56%     86.71% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     22118038      3.55%     90.27% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     23536682      3.78%     94.05% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4     12005383      1.93%     95.98% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      4935314      0.79%     96.77% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      3888036      0.62%     97.39% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      3284554      0.53%     97.92% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     12940498      2.08%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    622482960                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    204085157                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     384474182                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              97394030                       # Number of memory references committed
testsys.switch_cpus.commit.loads             60074037                       # Number of loads committed
testsys.switch_cpus.commit.membars             421071                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          40235770                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts           2547610                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        380742558                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     12940498                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads          1098422620                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes          997035585                       # The number of ROB writes
testsys.switch_cpus.timesIdled                5325866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles               93920343                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59337430395                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          204085157                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            384474182                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    204085157                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      3.597141                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                3.597141                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.277999                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.277999                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       892985681                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      481728437                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          5666361                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes         2996891                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads      208206909                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       2627007                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5768                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         2495064                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker      1197488                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        73456                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      2702726648                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       447686250                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         3154184674                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   2702726648                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    2702726648                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      2168806                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    301378820                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       306509034                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          721                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            81185                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker       149686                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         9182                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        337840831                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         70953644                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           409035249                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           76800                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        44849274                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           44972346                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          288                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet             124730                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        59863                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3672                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst          135110777                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data           22380079                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total             157679410                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst     135110777                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total        135110777                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet            108420                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data          15066091                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total             15322554                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148331                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet            233149                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        59863                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3672                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst         135110777                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          37446171                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total            173001964                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                     1588904                       # Bytes Transmitted
drivesys.ethernet.rxBytes                     1262646                       # Bytes Received
drivesys.ethernet.txPackets                     15396                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                     18223                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                11508                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                18219                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                1140404                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    33619                       # Total Packets
drivesys.ethernet.totBytes                    2851550                       # Total Bytes
drivesys.ethernet.totPPS                         1681                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  635441                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  504963                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           770                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           911                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               9109                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60073260436                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 252472434                       # Number of instructions committed
drivesys.cpu.committedOps                   477407345                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           473093146                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses              2022789                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     32698005                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  473093146                       # number of integer instructions
drivesys.cpu.num_fp_insts                     2022789                       # number of float instructions
drivesys.cpu.num_int_register_reads        1208794661                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        531148770                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads            3376729                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes           1652182                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                   115877188                       # number of memory refs
drivesys.cpu.num_load_insts                  70972553                       # Number of load instructions
drivesys.cpu.num_store_insts                 44904635                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59512296534.934563                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             560963901.065436                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.009338                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.990662                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
