{
  "query": "Memory corruption can occur when TME processes addresses from TZ and MPSS requests without proper validation.",
  "count": 20,
  "results": [
    {
      "cwe_id": "1257",
      "name": "Improper Access Control Applied to Mirrored or Aliased Memory Regions",
      "abstraction": "Base",
      "score": 0.5602802840936321,
      "original_score": 0.5602802840936321,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1260",
      "name": "Improper Handling of Overlap Between Protected Memory Ranges",
      "abstraction": "Base",
      "score": 0.554187196653687,
      "original_score": 0.554187196653687,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "188",
      "name": "Reliance on Data/Memory Layout",
      "abstraction": "Base",
      "score": 0.5469174008673358,
      "original_score": 0.5469174008673358,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1421",
      "name": "Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution",
      "abstraction": "Base",
      "score": 0.5422025176091837,
      "original_score": 0.5422025176091837,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1422",
      "name": "Exposure of Sensitive Information caused by Incorrect Data Forwarding during Transient Execution",
      "abstraction": "Base",
      "score": 0.5358295110063517,
      "original_score": 0.5358295110063517,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "316",
      "name": "Cleartext Storage of Sensitive Information in Memory",
      "abstraction": "Variant",
      "score": 0.534851424391922,
      "original_score": 0.534851424391922,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "786",
      "name": "Access of Memory Location Before Start of Buffer",
      "abstraction": "Base",
      "score": 0.5319693301496009,
      "original_score": 0.5319693301496009,
      "mapping_usage": "Discouraged"
    },
    {
      "cwe_id": "805",
      "name": "Buffer Access with Incorrect Length Value",
      "abstraction": "Base",
      "score": 0.5255174060367319,
      "original_score": 0.5255174060367319,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "762",
      "name": "Mismatched Memory Management Routines",
      "abstraction": "Variant",
      "score": 0.5247148202616254,
      "original_score": 0.5247148202616254,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1264",
      "name": "Hardware Logic with Insecure De-Synchronization between Control and Data Channels",
      "abstraction": "Base",
      "score": 0.5207104752142229,
      "original_score": 0.5207104752142229,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1316",
      "name": "Fabric-Address Map Allows Programming of Unwarranted Overlaps of Protected and Unprotected Ranges",
      "abstraction": "Base",
      "score": 0.5045811263768389,
      "original_score": 0.5045811263768389,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "680",
      "name": "Integer Overflow to Buffer Overflow",
      "abstraction": "Compound",
      "score": 0.4803903091629146,
      "original_score": 0.4803903091629146,
      "mapping_usage": "Discouraged"
    },
    {
      "cwe_id": "1251",
      "name": "Mirrored Regions with Different Values",
      "abstraction": "Base",
      "score": 0.47970727535053737,
      "original_score": 0.47970727535053737,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1342",
      "name": "Information Exposure through Microarchitectural State after Transient Execution",
      "abstraction": "Base",
      "score": 0.47839719066382047,
      "original_score": 0.47839719066382047,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1262",
      "name": "Improper Access Control for Register Interface",
      "abstraction": "Base",
      "score": 0.4774606659627812,
      "original_score": 0.4774606659627812,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "823",
      "name": "Use of Out-of-range Pointer Offset",
      "abstraction": "Base",
      "score": 0.47687109961486307,
      "original_score": 0.47687109961486307,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1423",
      "name": "Exposure of Sensitive Information caused by Shared Microarchitectural Predictor State that Influences Transient Execution",
      "abstraction": "Base",
      "score": 0.47648743062801047,
      "original_score": 0.47648743062801047,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1281",
      "name": "Sequence of Processor Instructions Leads to Unexpected Behavior",
      "abstraction": "Base",
      "score": 0.4693805439199099,
      "original_score": 0.4693805439199099,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1261",
      "name": "Improper Handling of Single Event Upsets",
      "abstraction": "Base",
      "score": 0.46903715529187173,
      "original_score": 0.46903715529187173,
      "mapping_usage": "Allowed"
    },
    {
      "cwe_id": "1252",
      "name": "CPU Hardware Not Configured to Support Exclusivity of Write and Execute Operations",
      "abstraction": "Base",
      "score": 0.46558195028085847,
      "original_score": 0.46558195028085847,
      "mapping_usage": "Allowed"
    }
  ],
  "statistics": {
    "min": 0.46558195028085847,
    "max": 0.5602802840936321,
    "mean": 0.5077537556768349,
    "median": 0.5126458007955309,
    "count": 20
  }
}