telnet_port 4444
gdb_port 3333

# interface ftdi
# ftdi_device_desc "Olimex OpenOCD JTAG ARM-USB-OCD-H"
# ftdi_vid_pid 0x15ba 0x002b

# ftdi_layout_init 0x0908 0x0b1b
# ftdi_layout_signal nSRST -oe 0x0200
# ftdi_layout_signal nTRST -data 0x0100
# ftdi_layout_signal LED -data 0x0800

source [find interface/ftdi/olimex-arm-usb-ocd-h.cfg]
source [find target/imx6.cfg]

adapter_khz 100

proc wdog_reset {} {
   mwh phys 0x20bc000 4
}

proc ddr_init {} {
   puts "------ ddr_init: begin ------"

   halt
   dap apcsw 1

# 26 "board/toradex/apalis_imx6/ddr-setup.cfg"
mww phys  0x020e05a8 0x00000030
mww phys  0x020e05b0 0x00000030
mww phys  0x020e0524 0x00000030
mww phys  0x020e051c 0x00000030
mww phys  0x020e0518 0x00000030
mww phys  0x020e050c 0x00000030
mww phys  0x020e05b8 0x00000030
mww phys  0x020e05c0 0x00000030

mww phys  0x020e0784 0x00000030
mww phys  0x020e0788 0x00000030
mww phys  0x020e0794 0x00000030
mww phys  0x020e079c 0x00000030
mww phys  0x020e07a0 0x00000030
mww phys  0x020e07a4 0x00000030
mww phys  0x020e07a8 0x00000030
mww phys  0x020e0748 0x00000030
mww phys  0x020e074c 0x00000030

mww phys  0x020e078c 0x00000030

mww phys  0x020e05ac 0x00020030
mww phys  0x020e05b4 0x00020030
mww phys  0x020e0528 0x00020030
mww phys  0x020e0520 0x00020030
mww phys  0x020e0514 0x00020030
mww phys  0x020e0510 0x00020030
mww phys  0x020e05bc 0x00020030
mww phys  0x020e05c4 0x00020030

mww phys  0x020e056c 0x00020030
mww phys  0x020e0578 0x00020030
mww phys  0x020e0588 0x00020030
mww phys  0x020e0594 0x00020030

mww phys  0x020e057c 0x00020030
mww phys  0x020e0590 0x00003000
mww phys  0x020e0598 0x00003000

mww phys  0x020e059c 0x00003030
mww phys  0x020e05a0 0x00003030


mww phys  0x020e0750 0x00020000

mww phys  0x020e0774 0x00020000

mww phys  0x020e0758 0x00000000
mww phys  0x020e058c 0x00000000

mww phys  0x020e0798 0x000C0000


mww phys  0x021b081c 0x33333333
mww phys  0x021b0820 0x33333333
mww phys  0x021b0824 0x33333333
mww phys  0x021b0828 0x33333333
mww phys  0x021b481c 0x33333333
mww phys  0x021b4820 0x33333333
mww phys  0x021b4824 0x33333333
mww phys  0x021b4828 0x33333333

mww phys  0x021b0018 0x00081740

mww phys  0x021b001c 0x00008000
# 28 "board/toradex/apalis_imx6/apalis_imx6q.cfg" 2
# 1 "board/toradex/apalis_imx6/1066mhz_4x128mx16.cfg" 1

mww phys  0x021b0004 0x00020036
mww phys  0x021b000c 0x555A7954
mww phys  0x021b0010 0xDB328F64
mww phys  0x021b0014 0x01FF00DB
mww phys  0x021b002c 0x000026D2
mww phys  0x021b0030 0x005A1023
mww phys  0x021b0008 0x09555050
mww phys  0x021b0004 0x00025576
mww phys  0x021b0040 0x00000027
mww phys  0x021b0000 0x831A0000
mww phys  0x021b001c 0x04088032
mww phys  0x021b001c 0x00008033
mww phys  0x021b001c 0x00428031
mww phys  0x021b001c 0x19308030
mww phys  0x021b001c 0x04008040
mww phys  0x021b0800 0xA1390003
mww phys  0x021b4800 0xA1390003
mww phys  0x021b0020 0x00005800
mww phys  0x021b0818 0x00000000
mww phys  0x021b4818 0x00000000

mww phys  0x021b083c 0x432A0338
mww phys  0x021b0840 0x03260324
mww phys  0x021b483c 0x43340344
mww phys  0x021b4840 0x031E027C

mww phys  0x021b0848 0x33272D2E
mww phys  0x021b4848 0x2F312B37

mww phys  0x021b0850 0x3A35433C
mww phys  0x021b4850 0x4336453F

mww phys  0x021b080c 0x0009000E
mww phys  0x021b0810 0x0018000B
mww phys  0x021b480c 0x00060015
mww phys  0x021b4810 0x0006000E

mww phys  0x021b08b8 0x00000800
mww phys  0x021b48b8 0x00000800
mww phys  0x021b001c 0x00000000
mww phys  0x021b0404 0x00011006
# 32 "board/toradex/apalis_imx6/apalis_imx6q.cfg" 2
# 1 "board/toradex/apalis_imx6/clocks.cfg" 1
# 18 "board/toradex/apalis_imx6/clocks.cfg"
mww phys  0x020C4068 0x00C03F3F
mww phys  0x020C406c 0x0030FC03
mww phys  0x020C4070 0x0FFFC000
mww phys  0x020C4074 0x3FF00000
mww phys  0x020C4078 0x00FFF300
mww phys  0x020C407c 0x0F0000C3
mww phys  0x020C4080 0x000003FF

mww phys  0x020e0010 0xF00000CF

mww phys  0x020e0018 0x007F007F
mww phys  0x020e001c 0x007F007F
# 41 "board/toradex/apalis_imx6/clocks.cfg"
mww phys  0x020c4060 0x000000fb
# 33 "board/toradex/apalis_imx6/apalis_imx6q.cfg" 2

   puts "ddr_init: end"
}

proc clear_regs {} {
     puts "------ clear_regs begin ------"
     reg r1 0
     reg r2 0
     reg r3 0
     reg r4 0
     reg r5 0
     reg r6 0
     reg r7 0
     reg r8 0
     reg r9 0
     reg r10 0
     reg r11 0
     reg r12 0

     # assume our executable is at 0x17800000. otherwise the
     #   user must manually set the value after a reset.
     reg pc  0x17800000

     # shamelessly stolen from the samsung configuration
     #   this fixes problems executing loaded code.
     reg cpsr 0x1d3
     arm mcr 15 0 15 2 4 0x70000013

     puts "clear_regs end"
}

proc imx6_dbginit {target} {
    # General Cortex A8/A9 debug initialisation
    cortex_a dbginit
}

#reset_config trst_and_srst
#srst_pulls_trst

$_TARGETNAME configure -event reset-assert "ddr_init"
#$_TARGETNAME configure -event reset-assert "$_TARGETNAME mwh 0x20bc000 4"
$_TARGETNAME configure -event reset-end    "clear_regs"

$_TARGETNAME configure -event reset-assert-post "imx6_dbginit $_TARGETNAME"

jtag_ntrst_delay 1000


#> mdw phys 0x020200a8
#0x020200a8: 00000c34
#> mdw phys 0x020200a4
#0x020200a4: 000001f7
#> mdw phys 0x02020090
#0x02020090: 00000b01
#> mdw phys 0x02020084
#0x02020084: 00005027
#>
