module wideexpr_00564(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s5;
  assign y1 = {$signed(1'sb0),1'sb1,{4{(-(+((5'b01110)>>(2'sb10))))>=((s4)-((s6)|((ctrl[4]?(s3)<<(s6):$signed(1'b1)))))}},{2{({3{4'sb1110}})^~(5'b11001)}}};
  assign y2 = ({2{(((ctrl[6]?s1:1'sb1))<<(({(-(3'sb000))>>>(3'sb011)})<<($signed(s2))))|(4'sb1010)}})+({2{((ctrl[4]?+((s5)<(s4)):($signed({(ctrl[0]?4'sb0111:6'sb110011),+(1'sb0)}))<<((+($unsigned(5'sb00101)))<<(($signed(s5))<<<((s1)^~(2'b00))))))+((s5)-(-(((+(2'sb11))<<($signed(4'sb1001)))&(3'sb101))))}});
  assign y3 = u6;
  assign y4 = $unsigned(+((ctrl[6]?5'sb01001:({$signed($signed(((3'sb101)<=(s7))==({1'sb1,s3}))),(((ctrl[2]?(3'sb011)<<<(s1):(ctrl[5]?5'sb11111:s1)))+((-(3'sb110))+((2'sb01)<<(s7))))>>>(s0),$signed(4'b0110),{4{+((ctrl[4]?6'sb010011:(s2)|(5'sb11010)))}}})|($signed((ctrl[3]?6'sb100101:(ctrl[4]?-((s2)<<(1'sb0)):($signed(s4))&(2'sb00))))))));
  assign y5 = (ctrl[1]?{1{$signed((4'b0000)>=(4'b0110))}}:$signed((ctrl[5]?(ctrl[2]?((ctrl[7]?$signed(u1):(s0)|(1'sb0)))>>>(s3):(((ctrl[6]?s0:5'sb00011))+(1'sb0))^(6'sb111100)):(ctrl[3]?(ctrl[3]?$signed(5'sb01101):(ctrl[6]?+(u1):$signed(u0))):(+((ctrl[6]?s7:s4)))>>>((ctrl[2]?{s6,s2,s0,u6}:(s0)^(u7)))))));
  assign y6 = s3;
  assign y7 = u2;
endmodule
