ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	HAL_MspInit:
  26              	.LFB209:
  27              		.file 1 "Src/stm32g4xx_hal_msp.c"
   1:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32g4xx_hal_msp.c **** /**
   3:Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32g4xx_hal_msp.c ****   * File Name          : stm32g4xx_hal_msp.c
   5:Src/stm32g4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32g4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Src/stm32g4xx_hal_msp.c ****   *
  10:Src/stm32g4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Src/stm32g4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32g4xx_hal_msp.c ****   *
  13:Src/stm32g4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Src/stm32g4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Src/stm32g4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Src/stm32g4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Src/stm32g4xx_hal_msp.c ****   *
  18:Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32g4xx_hal_msp.c ****   */
  20:Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32g4xx_hal_msp.c **** 
  22:Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32g4xx_hal_msp.c **** #include "main.h"
  24:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32g4xx_hal_msp.c **** 
  26:Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32g4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_dac1_ch1;
  28:Src/stm32g4xx_hal_msp.c **** 
  29:Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 2


  32:Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
  33:Src/stm32g4xx_hal_msp.c **** 
  34:Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Src/stm32g4xx_hal_msp.c ****  
  37:Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  38:Src/stm32g4xx_hal_msp.c **** 
  39:Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Src/stm32g4xx_hal_msp.c **** 
  42:Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Src/stm32g4xx_hal_msp.c **** 
  44:Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Src/stm32g4xx_hal_msp.c **** 
  47:Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  48:Src/stm32g4xx_hal_msp.c **** 
  49:Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Src/stm32g4xx_hal_msp.c **** 
  52:Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Src/stm32g4xx_hal_msp.c **** 
  54:Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Src/stm32g4xx_hal_msp.c **** 
  57:Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Src/stm32g4xx_hal_msp.c **** 
  59:Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Src/stm32g4xx_hal_msp.c **** 
  61:Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Src/stm32g4xx_hal_msp.c ****                         
  63:Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  64:Src/stm32g4xx_hal_msp.c ****                     /**
  65:Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Src/stm32g4xx_hal_msp.c ****   */
  67:Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Src/stm32g4xx_hal_msp.c **** {
  28              		.loc 1 68 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
  35              	.LBB6:
  69:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Src/stm32g4xx_hal_msp.c **** 
  71:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Src/stm32g4xx_hal_msp.c **** 
  73:Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 73 0
  37 0002 0D4B     		ldr	r3, .L3
  38 0004 1A6E     		ldr	r2, [r3, #96]
  39 0006 42F00102 		orr	r2, r2, #1
  40 000a 1A66     		str	r2, [r3, #96]
  41 000c 1A6E     		ldr	r2, [r3, #96]
  42 000e 02F00102 		and	r2, r2, #1
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 3


  43 0012 0092     		str	r2, [sp]
  44 0014 009A     		ldr	r2, [sp]
  45              	.LBE6:
  46              	.LBB7:
  74:Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  47              		.loc 1 74 0
  48 0016 9A6D     		ldr	r2, [r3, #88]
  49 0018 42F08052 		orr	r2, r2, #268435456
  50 001c 9A65     		str	r2, [r3, #88]
  51 001e 9B6D     		ldr	r3, [r3, #88]
  52 0020 03F08053 		and	r3, r3, #268435456
  53 0024 0193     		str	r3, [sp, #4]
  54 0026 019B     		ldr	r3, [sp, #4]
  55              	.LBE7:
  56              	.LBB8:
  57              	.LBB9:
  58              		.file 2 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @file    stm32g4xx_ll_pwr.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #ifndef STM32G4xx_LL_PWR_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define STM32G4xx_LL_PWR_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 4


  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CSBF                    PWR_SCR_CSBF
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF                    PWR_SCR_CWUF
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF5                   PWR_SCR_CWUF5
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF4                   PWR_SCR_CWUF4
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF3                   PWR_SCR_CWUF3
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF2                   PWR_SCR_CWUF2
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF1                   PWR_SCR_CWUF1
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUFI                    PWR_SR1_WUFI
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_SBF                     PWR_SR1_SBF
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF5                    PWR_SR1_WUF5
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF4                    PWR_SR1_WUF4
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF3                    PWR_SR1_WUF3
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF2                    PWR_SR1_WUF2
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF1                    PWR_SR1_WUF1
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO4)
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO4                   PWR_SR2_PVMO4
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO4 */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO3)
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO3                   PWR_SR2_PVMO3
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO3 */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO2)
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO2                   PWR_SR2_PVMO2
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO2 */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO1)
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO1                   PWR_SR2_PVMO1
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO1 */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVDO                    PWR_SR2_PVDO
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_VOSF                    PWR_SR2_VOSF
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPF                  PWR_SR2_REGLPF
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPS                  PWR_SR2_REGLPS
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 5


  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0)
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR1_VOS_1)
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR MODE PWR
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP0                  (PWR_CR1_LPMS_STOP0)
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP1                  (PWR_CR1_LPMS_STOP1)
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                (PWR_CR1_LPMS_STANDBY)
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_SHUTDOWN               (PWR_CR1_LPMS_SHUTDOWN)
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVM_VDDUSB_1 Peripheral voltage monitoring
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_COMP               (PWR_CR2_PVME1)     /* Monitoring VDDA vs. x.xV */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME2)
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_FASTDAC            (PWR_CR2_PVME2)     /* Monitoring VDDA vs. x.xV */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME3)
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_ADC                (PWR_CR2_PVME3)     /* Monitoring VDDA vs. 1.62V  */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME4)
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_OPAMP_DAC          (PWR_CR2_PVME4)     /* Monitoring VDDA vs. 1x.xV   */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR2_PLS_LEV0)  /* VPVD0 around 2.0 V */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR2_PLS_LEV1)  /* VPVD1 around 2.2 V */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR2_PLS_LEV2)  /* VPVD2 around 2.4 V */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR2_PLS_LEV3)  /* VPVD3 around 2.5 V */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR2_PLS_LEV4)  /* VPVD4 around 2.6 V */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR2_PLS_LEV5)  /* VPVD5 around 2.8 V */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR2_PLS_LEV6)  /* VPVD6 around 2.9 V */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR2_PLS_LEV7)  /* External input analog voltage   (
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP WAKEUP
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 6


 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CR3_EWUP1)
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CR3_EWUP2)
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CR3_EWUP3)
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN4                 (PWR_CR3_EWUP4)
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN5                 (PWR_CR3_EWUP5)
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARG_RESISTOR_5K      ((uint32_t)0x00000000)
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARGRESISTOR_1_5K     (PWR_CR4_VBRS)
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO GPIO
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_A                      ((uint32_t)(&(PWR->PUCRA)))
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_B                      ((uint32_t)(&(PWR->PUCRB)))
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_C                      ((uint32_t)(&(PWR->PUCRC)))
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_D                      ((uint32_t)(&(PWR->PUCRD)))
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_E                      ((uint32_t)(&(PWR->PUCRE)))
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_F                      ((uint32_t)(&(PWR->PUCRF)))
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_G                      ((uint32_t)(&(PWR->PUCRG)))
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_0                  ((uint32_t)0x00000001)
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_1                  ((uint32_t)0x00000002)
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_2                  ((uint32_t)0x00000004)
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_3                  ((uint32_t)0x00000008)
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_4                  ((uint32_t)0x00000010)
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_5                  ((uint32_t)0x00000020)
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_6                  ((uint32_t)0x00000040)
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_7                  ((uint32_t)0x00000080)
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_8                  ((uint32_t)0x00000100)
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_9                  ((uint32_t)0x00000200)
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_10                 ((uint32_t)0x00000400)
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_11                 ((uint32_t)0x00000800)
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_12                 ((uint32_t)0x00001000)
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_13                 ((uint32_t)0x00002000)
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_14                 ((uint32_t)0x00004000)
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_15                 ((uint32_t)0x00008000)
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 7


 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Register value
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnableLowPowerRunMode
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 8


 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_DisableLowPowerRunMode
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_IsEnabledLowPowerRunMode
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR1, PWR_CR1_LPR);
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR1_LPR))?1U:0U);
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch from run main mode to run low-power mode.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnterLowPowerRunMode
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   LL_PWR_EnableLowPowerRunMode();
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch from run main mode to low-power mode.
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_ExitLowPowerRunMode
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   LL_PWR_DisableLowPowerRunMode();
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_SetRegulVoltageScaling
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Get the main internal regulator output voltage
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 9


 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_GetRegulVoltageScaling
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR5_R1MODE)
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable main regulator voltage range 1 boost mode
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable main regulator voltage range 1 boost mode
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_DisableRange1BoostMode
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void)
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the main regulator voltage range 1 boost mode is enabled
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_IsEnabledRange1BoostMode
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Inverted state of bit (0 or 1).
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledRange1BoostMode(void)
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR5, PWR_CR5_R1MODE);
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (0U))?1U:0U);
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_CR5_R1MODE */
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable access to the backup domain
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_DBP);
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable access to the backup domain
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 10


 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_DisableBkUpAccess
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the backup domain is enabled
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR1, PWR_CR1_DBP);
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR1_DBP))?1U:0U);
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Set Low-Power mode
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_SetPowerMode
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  LowPowerMode This parameter can be one of the following values:
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Get Low-Power mode
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_GetPowerMode
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS));
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR3_UCPD_STDBY)
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable (write 1) the USB Type-C and Power Delivery standby mode.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note Enable just before entering standby when using UCPD1.
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_EnableUSBStandByModePD
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 11


 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUSBStandByModePD(void)
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable (write 0) USB Type-C and Power Delivery standby mode.
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note Disable immediately after standby exit when using UCPD1,
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *      (and before writing any UCPD1 registers).
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_DisableUSBStandByModePD
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUSBStandByModePD(void)
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check the USB Type-C and Power Delivery standby mode.
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_IsEnabledUSBStandByModePD
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBStandByModePD(void)
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY) == (PWR_CR3_UCPD_STDBY))?1UL:0UL);
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_CR3_UCPD_STDBY */
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR3_UCPD_DBDIS)
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable the USB Type-C and power delivery dead battery pull-down behavior
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         on UCPD CC1 and CC2 pins.
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note   After exiting reset, the USB Type-C dead battery behavior is enabled,
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         which may have a pull-down effect on CC1 and CC2 pins. It is recommended
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         to disable it in all cases, either to stop this pull-down or to hand over
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         control to the UCPD (which should therefore be initialized before doing the disable).
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD_DBDIS           LL_PWR_EnableUCPDDeadBattery
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUCPDDeadBattery(void)
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable the USB Type-C and power delivery dead battery pull-down behavior
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         on UCPD CC1 and CC2 pins.
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note   After exiting reset, the USB Type-C dead battery behavior is enabled,
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         which may have a pull-down effect on CC1 and CC2 pins. It is recommended
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         to disable it in all cases, either to stop this pull-down or to hand over
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         control to the UCPD (which should therefore be initialized before doing the disable).
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 12


 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
  59              		.loc 2 499 0
  60 0028 044A     		ldr	r2, .L3+4
  61 002a 9368     		ldr	r3, [r2, #8]
  62 002c 43F48043 		orr	r3, r3, #16384
  63 0030 9360     		str	r3, [r2, #8]
  64              	.LBE9:
  65              	.LBE8:
  75:Src/stm32g4xx_hal_msp.c **** 
  76:Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  77:Src/stm32g4xx_hal_msp.c **** 
  78:Src/stm32g4xx_hal_msp.c ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  79:Src/stm32g4xx_hal_msp.c ****   */
  80:Src/stm32g4xx_hal_msp.c ****   LL_PWR_DisableDeadBatteryPD();
  81:Src/stm32g4xx_hal_msp.c **** 
  82:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Src/stm32g4xx_hal_msp.c **** 
  84:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Src/stm32g4xx_hal_msp.c **** }
  66              		.loc 1 85 0
  67 0032 02B0     		add	sp, sp, #8
  68              		.cfi_def_cfa_offset 0
  69              		@ sp needed
  70 0034 7047     		bx	lr
  71              	.L4:
  72 0036 00BF     		.align	2
  73              	.L3:
  74 0038 00100240 		.word	1073876992
  75 003c 00700040 		.word	1073770496
  76              		.cfi_endproc
  77              	.LFE209:
  79              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_DAC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu fpv5-sp-d16
  87              	HAL_DAC_MspInit:
  88              	.LFB210:
  86:Src/stm32g4xx_hal_msp.c **** 
  87:Src/stm32g4xx_hal_msp.c **** /**
  88:Src/stm32g4xx_hal_msp.c **** * @brief DAC MSP Initialization
  89:Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  90:Src/stm32g4xx_hal_msp.c **** * @param hdac: DAC handle pointer
  91:Src/stm32g4xx_hal_msp.c **** * @retval None
  92:Src/stm32g4xx_hal_msp.c **** */
  93:Src/stm32g4xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
  94:Src/stm32g4xx_hal_msp.c **** {
  89              		.loc 1 94 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              	.LVL0:
  94 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 13


  95              		.cfi_def_cfa_offset 12
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  99 0002 89B0     		sub	sp, sp, #36
 100              		.cfi_def_cfa_offset 48
  95:Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 95 0
 102 0004 0023     		movs	r3, #0
 103 0006 0393     		str	r3, [sp, #12]
 104 0008 0493     		str	r3, [sp, #16]
 105 000a 0593     		str	r3, [sp, #20]
 106 000c 0693     		str	r3, [sp, #24]
 107 000e 0793     		str	r3, [sp, #28]
  96:Src/stm32g4xx_hal_msp.c ****   if(hdac->Instance==DAC1)
 108              		.loc 1 96 0
 109 0010 0268     		ldr	r2, [r0]
 110 0012 1E4B     		ldr	r3, .L11
 111 0014 9A42     		cmp	r2, r3
 112 0016 01D0     		beq	.L9
 113              	.LVL1:
 114              	.L5:
  97:Src/stm32g4xx_hal_msp.c ****   {
  98:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspInit 0 */
  99:Src/stm32g4xx_hal_msp.c **** 
 100:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END DAC1_MspInit 0 */
 101:Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 102:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_DAC1_CLK_ENABLE();
 103:Src/stm32g4xx_hal_msp.c ****   
 104:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 105:Src/stm32g4xx_hal_msp.c ****     /**DAC1 GPIO Configuration    
 106:Src/stm32g4xx_hal_msp.c ****     PA4     ------> DAC1_OUT1 
 107:Src/stm32g4xx_hal_msp.c ****     */
 108:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = AUDIO_OUT_Pin;
 109:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 110:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(AUDIO_OUT_GPIO_Port, &GPIO_InitStruct);
 112:Src/stm32g4xx_hal_msp.c **** 
 113:Src/stm32g4xx_hal_msp.c ****     /* DAC1 DMA Init */
 114:Src/stm32g4xx_hal_msp.c ****     /* DAC1_CH1 Init */
 115:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Instance = DMA1_Channel1;
 116:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 117:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 118:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 119:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 120:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 121:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 122:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.Mode = DMA_NORMAL;
 123:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 124:Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 125:Src/stm32g4xx_hal_msp.c ****     {
 126:Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 127:Src/stm32g4xx_hal_msp.c ****     }
 128:Src/stm32g4xx_hal_msp.c **** 
 129:Src/stm32g4xx_hal_msp.c ****     __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 130:Src/stm32g4xx_hal_msp.c **** 
 131:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspInit 1 */
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 14


 132:Src/stm32g4xx_hal_msp.c **** 
 133:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END DAC1_MspInit 1 */
 134:Src/stm32g4xx_hal_msp.c ****   }
 135:Src/stm32g4xx_hal_msp.c **** 
 136:Src/stm32g4xx_hal_msp.c **** }
 115              		.loc 1 136 0
 116 0018 09B0     		add	sp, sp, #36
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 12
 119              		@ sp needed
 120 001a 30BD     		pop	{r4, r5, pc}
 121              	.LVL2:
 122              	.L9:
 123              		.cfi_restore_state
 124 001c 0446     		mov	r4, r0
 125              	.LBB10:
 102:Src/stm32g4xx_hal_msp.c ****   
 126              		.loc 1 102 0
 127 001e 03F17043 		add	r3, r3, #-268435456
 128 0022 03F50233 		add	r3, r3, #133120
 129 0026 DA6C     		ldr	r2, [r3, #76]
 130 0028 42F48032 		orr	r2, r2, #65536
 131 002c DA64     		str	r2, [r3, #76]
 132 002e DA6C     		ldr	r2, [r3, #76]
 133 0030 02F48032 		and	r2, r2, #65536
 134 0034 0192     		str	r2, [sp, #4]
 135 0036 019A     		ldr	r2, [sp, #4]
 136              	.LBE10:
 137              	.LBB11:
 104:Src/stm32g4xx_hal_msp.c ****     /**DAC1 GPIO Configuration    
 138              		.loc 1 104 0
 139 0038 DA6C     		ldr	r2, [r3, #76]
 140 003a 42F00102 		orr	r2, r2, #1
 141 003e DA64     		str	r2, [r3, #76]
 142 0040 DB6C     		ldr	r3, [r3, #76]
 143 0042 03F00103 		and	r3, r3, #1
 144 0046 0293     		str	r3, [sp, #8]
 145 0048 029B     		ldr	r3, [sp, #8]
 146              	.LBE11:
 108:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 147              		.loc 1 108 0
 148 004a 1025     		movs	r5, #16
 149 004c 0395     		str	r5, [sp, #12]
 109:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150              		.loc 1 109 0
 151 004e 0323     		movs	r3, #3
 152 0050 0493     		str	r3, [sp, #16]
 111:Src/stm32g4xx_hal_msp.c **** 
 153              		.loc 1 111 0
 154 0052 03A9     		add	r1, sp, #12
 155 0054 4FF09040 		mov	r0, #1207959552
 156              	.LVL3:
 157 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 158              	.LVL4:
 115:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 159              		.loc 1 115 0
 160 005c 0C48     		ldr	r0, .L11+4
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 15


 161 005e 0D4B     		ldr	r3, .L11+8
 162 0060 0360     		str	r3, [r0]
 116:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 163              		.loc 1 116 0
 164 0062 0623     		movs	r3, #6
 165 0064 4360     		str	r3, [r0, #4]
 117:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 166              		.loc 1 117 0
 167 0066 8560     		str	r5, [r0, #8]
 118:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 168              		.loc 1 118 0
 169 0068 0023     		movs	r3, #0
 170 006a C360     		str	r3, [r0, #12]
 119:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 171              		.loc 1 119 0
 172 006c 8022     		movs	r2, #128
 173 006e 0261     		str	r2, [r0, #16]
 120:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 174              		.loc 1 120 0
 175 0070 4361     		str	r3, [r0, #20]
 121:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.Mode = DMA_NORMAL;
 176              		.loc 1 121 0
 177 0072 8361     		str	r3, [r0, #24]
 122:Src/stm32g4xx_hal_msp.c ****     hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 178              		.loc 1 122 0
 179 0074 C361     		str	r3, [r0, #28]
 123:Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 180              		.loc 1 123 0
 181 0076 0362     		str	r3, [r0, #32]
 124:Src/stm32g4xx_hal_msp.c ****     {
 182              		.loc 1 124 0
 183 0078 FFF7FEFF 		bl	HAL_DMA_Init
 184              	.LVL5:
 185 007c 18B9     		cbnz	r0, .L10
 186              	.L7:
 129:Src/stm32g4xx_hal_msp.c **** 
 187              		.loc 1 129 0
 188 007e 044B     		ldr	r3, .L11+4
 189 0080 A360     		str	r3, [r4, #8]
 190 0082 9C62     		str	r4, [r3, #40]
 191              		.loc 1 136 0
 192 0084 C8E7     		b	.L5
 193              	.L10:
 126:Src/stm32g4xx_hal_msp.c ****     }
 194              		.loc 1 126 0
 195 0086 FFF7FEFF 		bl	Error_Handler
 196              	.LVL6:
 197 008a F8E7     		b	.L7
 198              	.L12:
 199              		.align	2
 200              	.L11:
 201 008c 00080050 		.word	1342179328
 202 0090 00000000 		.word	hdma_dac1_ch1
 203 0094 08000240 		.word	1073872904
 204              		.cfi_endproc
 205              	.LFE210:
 207              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 16


 208              		.align	1
 209              		.global	HAL_DAC_MspDeInit
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu fpv5-sp-d16
 215              	HAL_DAC_MspDeInit:
 216              	.LFB211:
 137:Src/stm32g4xx_hal_msp.c **** 
 138:Src/stm32g4xx_hal_msp.c **** /**
 139:Src/stm32g4xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 140:Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 141:Src/stm32g4xx_hal_msp.c **** * @param hdac: DAC handle pointer
 142:Src/stm32g4xx_hal_msp.c **** * @retval None
 143:Src/stm32g4xx_hal_msp.c **** */
 144:Src/stm32g4xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 145:Src/stm32g4xx_hal_msp.c **** {
 217              		.loc 1 145 0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              	.LVL7:
 146:Src/stm32g4xx_hal_msp.c ****   if(hdac->Instance==DAC1)
 222              		.loc 1 146 0
 223 0000 0268     		ldr	r2, [r0]
 224 0002 0A4B     		ldr	r3, .L20
 225 0004 9A42     		cmp	r2, r3
 226 0006 00D0     		beq	.L19
 227 0008 7047     		bx	lr
 228              	.L19:
 145:Src/stm32g4xx_hal_msp.c ****   if(hdac->Instance==DAC1)
 229              		.loc 1 145 0
 230 000a 10B5     		push	{r4, lr}
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 4, -8
 233              		.cfi_offset 14, -4
 234 000c 0446     		mov	r4, r0
 147:Src/stm32g4xx_hal_msp.c ****   {
 148:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspDeInit 0 */
 149:Src/stm32g4xx_hal_msp.c **** 
 150:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END DAC1_MspDeInit 0 */
 151:Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 152:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_DAC1_CLK_DISABLE();
 235              		.loc 1 152 0
 236 000e 084A     		ldr	r2, .L20+4
 237 0010 D36C     		ldr	r3, [r2, #76]
 238 0012 23F48033 		bic	r3, r3, #65536
 239 0016 D364     		str	r3, [r2, #76]
 153:Src/stm32g4xx_hal_msp.c ****   
 154:Src/stm32g4xx_hal_msp.c ****     /**DAC1 GPIO Configuration    
 155:Src/stm32g4xx_hal_msp.c ****     PA4     ------> DAC1_OUT1 
 156:Src/stm32g4xx_hal_msp.c ****     */
 157:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(AUDIO_OUT_GPIO_Port, AUDIO_OUT_Pin);
 240              		.loc 1 157 0
 241 0018 1021     		movs	r1, #16
 242 001a 4FF09040 		mov	r0, #1207959552
 243              	.LVL8:
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 17


 244 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL9:
 158:Src/stm32g4xx_hal_msp.c **** 
 159:Src/stm32g4xx_hal_msp.c ****     /* DAC1 DMA DeInit */
 160:Src/stm32g4xx_hal_msp.c ****     HAL_DMA_DeInit(hdac->DMA_Handle1);
 246              		.loc 1 160 0
 247 0022 A068     		ldr	r0, [r4, #8]
 248 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 249              	.LVL10:
 161:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN DAC1_MspDeInit 1 */
 162:Src/stm32g4xx_hal_msp.c **** 
 163:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END DAC1_MspDeInit 1 */
 164:Src/stm32g4xx_hal_msp.c ****   }
 165:Src/stm32g4xx_hal_msp.c **** 
 166:Src/stm32g4xx_hal_msp.c **** }
 250              		.loc 1 166 0
 251 0028 10BD     		pop	{r4, pc}
 252              	.LVL11:
 253              	.L21:
 254 002a 00BF     		.align	2
 255              	.L20:
 256 002c 00080050 		.word	1342179328
 257 0030 00100240 		.word	1073876992
 258              		.cfi_endproc
 259              	.LFE211:
 261              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 262              		.align	1
 263              		.global	HAL_SPI_MspInit
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv5-sp-d16
 269              	HAL_SPI_MspInit:
 270              	.LFB212:
 167:Src/stm32g4xx_hal_msp.c **** 
 168:Src/stm32g4xx_hal_msp.c **** /**
 169:Src/stm32g4xx_hal_msp.c **** * @brief SPI MSP Initialization
 170:Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Src/stm32g4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 172:Src/stm32g4xx_hal_msp.c **** * @retval None
 173:Src/stm32g4xx_hal_msp.c **** */
 174:Src/stm32g4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 175:Src/stm32g4xx_hal_msp.c **** {
 271              		.loc 1 175 0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 32
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              	.LVL12:
 276 0000 00B5     		push	{lr}
 277              		.cfi_def_cfa_offset 4
 278              		.cfi_offset 14, -4
 279 0002 89B0     		sub	sp, sp, #36
 280              		.cfi_def_cfa_offset 40
 176:Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 281              		.loc 1 176 0
 282 0004 0023     		movs	r3, #0
 283 0006 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 18


 284 0008 0493     		str	r3, [sp, #16]
 285 000a 0593     		str	r3, [sp, #20]
 286 000c 0693     		str	r3, [sp, #24]
 287 000e 0793     		str	r3, [sp, #28]
 177:Src/stm32g4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 288              		.loc 1 177 0
 289 0010 0268     		ldr	r2, [r0]
 290 0012 134B     		ldr	r3, .L26
 291 0014 9A42     		cmp	r2, r3
 292 0016 02D0     		beq	.L25
 293              	.LVL13:
 294              	.L22:
 178:Src/stm32g4xx_hal_msp.c ****   {
 179:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 180:Src/stm32g4xx_hal_msp.c **** 
 181:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 182:Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 184:Src/stm32g4xx_hal_msp.c ****   
 185:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 187:Src/stm32g4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 188:Src/stm32g4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 189:Src/stm32g4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 190:Src/stm32g4xx_hal_msp.c ****     */
 191:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 192:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 196:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197:Src/stm32g4xx_hal_msp.c **** 
 198:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 199:Src/stm32g4xx_hal_msp.c **** 
 200:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 201:Src/stm32g4xx_hal_msp.c ****   }
 202:Src/stm32g4xx_hal_msp.c **** 
 203:Src/stm32g4xx_hal_msp.c **** }
 295              		.loc 1 203 0
 296 0018 09B0     		add	sp, sp, #36
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 4
 299              		@ sp needed
 300 001a 5DF804FB 		ldr	pc, [sp], #4
 301              	.LVL14:
 302              	.L25:
 303              		.cfi_restore_state
 304              	.LBB12:
 183:Src/stm32g4xx_hal_msp.c ****   
 305              		.loc 1 183 0
 306 001e 03F56043 		add	r3, r3, #57344
 307 0022 1A6E     		ldr	r2, [r3, #96]
 308 0024 42F48052 		orr	r2, r2, #4096
 309 0028 1A66     		str	r2, [r3, #96]
 310 002a 1A6E     		ldr	r2, [r3, #96]
 311 002c 02F48052 		and	r2, r2, #4096
 312 0030 0192     		str	r2, [sp, #4]
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 19


 313 0032 019A     		ldr	r2, [sp, #4]
 314              	.LBE12:
 315              	.LBB13:
 185:Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 316              		.loc 1 185 0
 317 0034 DA6C     		ldr	r2, [r3, #76]
 318 0036 42F00102 		orr	r2, r2, #1
 319 003a DA64     		str	r2, [r3, #76]
 320 003c DB6C     		ldr	r3, [r3, #76]
 321 003e 03F00103 		and	r3, r3, #1
 322 0042 0293     		str	r3, [sp, #8]
 323 0044 029B     		ldr	r3, [sp, #8]
 324              	.LBE13:
 191:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 325              		.loc 1 191 0
 326 0046 E023     		movs	r3, #224
 327 0048 0393     		str	r3, [sp, #12]
 192:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 328              		.loc 1 192 0
 329 004a 0223     		movs	r3, #2
 330 004c 0493     		str	r3, [sp, #16]
 195:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 331              		.loc 1 195 0
 332 004e 0523     		movs	r3, #5
 333 0050 0793     		str	r3, [sp, #28]
 196:Src/stm32g4xx_hal_msp.c **** 
 334              		.loc 1 196 0
 335 0052 03A9     		add	r1, sp, #12
 336 0054 4FF09040 		mov	r0, #1207959552
 337              	.LVL15:
 338 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 339              	.LVL16:
 340              		.loc 1 203 0
 341 005c DCE7     		b	.L22
 342              	.L27:
 343 005e 00BF     		.align	2
 344              	.L26:
 345 0060 00300140 		.word	1073819648
 346              		.cfi_endproc
 347              	.LFE212:
 349              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 350              		.align	1
 351              		.global	HAL_SPI_MspDeInit
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 355              		.fpu fpv5-sp-d16
 357              	HAL_SPI_MspDeInit:
 358              	.LFB213:
 204:Src/stm32g4xx_hal_msp.c **** 
 205:Src/stm32g4xx_hal_msp.c **** /**
 206:Src/stm32g4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 207:Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 208:Src/stm32g4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 209:Src/stm32g4xx_hal_msp.c **** * @retval None
 210:Src/stm32g4xx_hal_msp.c **** */
 211:Src/stm32g4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 20


 212:Src/stm32g4xx_hal_msp.c **** {
 359              		.loc 1 212 0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363              	.LVL17:
 364 0000 08B5     		push	{r3, lr}
 365              		.cfi_def_cfa_offset 8
 366              		.cfi_offset 3, -8
 367              		.cfi_offset 14, -4
 213:Src/stm32g4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 368              		.loc 1 213 0
 369 0002 0268     		ldr	r2, [r0]
 370 0004 074B     		ldr	r3, .L32
 371 0006 9A42     		cmp	r2, r3
 372 0008 00D0     		beq	.L31
 373              	.LVL18:
 374              	.L28:
 214:Src/stm32g4xx_hal_msp.c ****   {
 215:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 216:Src/stm32g4xx_hal_msp.c **** 
 217:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 218:Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 219:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 220:Src/stm32g4xx_hal_msp.c ****   
 221:Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 222:Src/stm32g4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 223:Src/stm32g4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 224:Src/stm32g4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 225:Src/stm32g4xx_hal_msp.c ****     */
 226:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 227:Src/stm32g4xx_hal_msp.c **** 
 228:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 229:Src/stm32g4xx_hal_msp.c **** 
 230:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 231:Src/stm32g4xx_hal_msp.c ****   }
 232:Src/stm32g4xx_hal_msp.c **** 
 233:Src/stm32g4xx_hal_msp.c **** }
 375              		.loc 1 233 0
 376 000a 08BD     		pop	{r3, pc}
 377              	.LVL19:
 378              	.L31:
 219:Src/stm32g4xx_hal_msp.c ****   
 379              		.loc 1 219 0
 380 000c 064A     		ldr	r2, .L32+4
 381 000e 136E     		ldr	r3, [r2, #96]
 382 0010 23F48053 		bic	r3, r3, #4096
 383 0014 1366     		str	r3, [r2, #96]
 226:Src/stm32g4xx_hal_msp.c **** 
 384              		.loc 1 226 0
 385 0016 E021     		movs	r1, #224
 386 0018 4FF09040 		mov	r0, #1207959552
 387              	.LVL20:
 388 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 389              	.LVL21:
 390              		.loc 1 233 0
 391 0020 F3E7     		b	.L28
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 21


 392              	.L33:
 393 0022 00BF     		.align	2
 394              	.L32:
 395 0024 00300140 		.word	1073819648
 396 0028 00100240 		.word	1073876992
 397              		.cfi_endproc
 398              	.LFE213:
 400              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 401              		.align	1
 402              		.global	HAL_TIM_Base_MspInit
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 406              		.fpu fpv5-sp-d16
 408              	HAL_TIM_Base_MspInit:
 409              	.LFB214:
 234:Src/stm32g4xx_hal_msp.c **** 
 235:Src/stm32g4xx_hal_msp.c **** /**
 236:Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 237:Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 238:Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 239:Src/stm32g4xx_hal_msp.c **** * @retval None
 240:Src/stm32g4xx_hal_msp.c **** */
 241:Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 242:Src/stm32g4xx_hal_msp.c **** {
 410              		.loc 1 242 0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 8
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		@ link register save eliminated.
 415              	.LVL22:
 243:Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 416              		.loc 1 243 0
 417 0000 0268     		ldr	r2, [r0]
 418 0002 094B     		ldr	r3, .L41
 419 0004 9A42     		cmp	r2, r3
 420 0006 00D0     		beq	.L40
 421 0008 7047     		bx	lr
 422              	.L40:
 242:Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 423              		.loc 1 242 0
 424 000a 82B0     		sub	sp, sp, #8
 425              		.cfi_def_cfa_offset 8
 426              	.LBB14:
 244:Src/stm32g4xx_hal_msp.c ****   {
 245:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 246:Src/stm32g4xx_hal_msp.c **** 
 247:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 248:Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 249:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 427              		.loc 1 249 0
 428 000c 03F56443 		add	r3, r3, #58368
 429 0010 1A6E     		ldr	r2, [r3, #96]
 430 0012 42F40062 		orr	r2, r2, #2048
 431 0016 1A66     		str	r2, [r3, #96]
 432 0018 1B6E     		ldr	r3, [r3, #96]
 433 001a 03F40063 		and	r3, r3, #2048
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 22


 434 001e 0193     		str	r3, [sp, #4]
 435 0020 019B     		ldr	r3, [sp, #4]
 436              	.LBE14:
 250:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 251:Src/stm32g4xx_hal_msp.c **** 
 252:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 253:Src/stm32g4xx_hal_msp.c ****   }
 254:Src/stm32g4xx_hal_msp.c **** 
 255:Src/stm32g4xx_hal_msp.c **** }
 437              		.loc 1 255 0
 438 0022 02B0     		add	sp, sp, #8
 439              		.cfi_def_cfa_offset 0
 440              		@ sp needed
 441 0024 7047     		bx	lr
 442              	.L42:
 443 0026 00BF     		.align	2
 444              	.L41:
 445 0028 002C0140 		.word	1073818624
 446              		.cfi_endproc
 447              	.LFE214:
 449              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 450              		.align	1
 451              		.global	HAL_TIM_MspPostInit
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 455              		.fpu fpv5-sp-d16
 457              	HAL_TIM_MspPostInit:
 458              	.LFB215:
 256:Src/stm32g4xx_hal_msp.c **** 
 257:Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 258:Src/stm32g4xx_hal_msp.c **** {
 459              		.loc 1 258 0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 24
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              	.LVL23:
 464 0000 00B5     		push	{lr}
 465              		.cfi_def_cfa_offset 4
 466              		.cfi_offset 14, -4
 467 0002 87B0     		sub	sp, sp, #28
 468              		.cfi_def_cfa_offset 32
 259:Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 469              		.loc 1 259 0
 470 0004 0023     		movs	r3, #0
 471 0006 0193     		str	r3, [sp, #4]
 472 0008 0293     		str	r3, [sp, #8]
 473 000a 0393     		str	r3, [sp, #12]
 474 000c 0493     		str	r3, [sp, #16]
 475 000e 0593     		str	r3, [sp, #20]
 260:Src/stm32g4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 476              		.loc 1 260 0
 477 0010 0268     		ldr	r2, [r0]
 478 0012 0F4B     		ldr	r3, .L47
 479 0014 9A42     		cmp	r2, r3
 480 0016 02D0     		beq	.L46
 481              	.LVL24:
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 23


 482              	.L43:
 261:Src/stm32g4xx_hal_msp.c ****   {
 262:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 263:Src/stm32g4xx_hal_msp.c **** 
 264:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 265:Src/stm32g4xx_hal_msp.c ****   
 266:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 267:Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 268:Src/stm32g4xx_hal_msp.c ****     PA8     ------> TIM1_CH1 
 269:Src/stm32g4xx_hal_msp.c ****     */
 270:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = BACKLIGHT_PWM_Pin;
 271:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 274:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 275:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(BACKLIGHT_PWM_GPIO_Port, &GPIO_InitStruct);
 276:Src/stm32g4xx_hal_msp.c **** 
 277:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 278:Src/stm32g4xx_hal_msp.c **** 
 279:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 280:Src/stm32g4xx_hal_msp.c ****   }
 281:Src/stm32g4xx_hal_msp.c **** 
 282:Src/stm32g4xx_hal_msp.c **** }
 483              		.loc 1 282 0
 484 0018 07B0     		add	sp, sp, #28
 485              		.cfi_remember_state
 486              		.cfi_def_cfa_offset 4
 487              		@ sp needed
 488 001a 5DF804FB 		ldr	pc, [sp], #4
 489              	.LVL25:
 490              	.L46:
 491              		.cfi_restore_state
 492              	.LBB15:
 266:Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 493              		.loc 1 266 0
 494 001e 03F56443 		add	r3, r3, #58368
 495 0022 DA6C     		ldr	r2, [r3, #76]
 496 0024 42F00102 		orr	r2, r2, #1
 497 0028 DA64     		str	r2, [r3, #76]
 498 002a DB6C     		ldr	r3, [r3, #76]
 499 002c 03F00103 		and	r3, r3, #1
 500 0030 0093     		str	r3, [sp]
 501 0032 009B     		ldr	r3, [sp]
 502              	.LBE15:
 270:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 503              		.loc 1 270 0
 504 0034 4FF48073 		mov	r3, #256
 505 0038 0193     		str	r3, [sp, #4]
 271:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 506              		.loc 1 271 0
 507 003a 0223     		movs	r3, #2
 508 003c 0293     		str	r3, [sp, #8]
 274:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(BACKLIGHT_PWM_GPIO_Port, &GPIO_InitStruct);
 509              		.loc 1 274 0
 510 003e 0623     		movs	r3, #6
 511 0040 0593     		str	r3, [sp, #20]
 275:Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 24


 512              		.loc 1 275 0
 513 0042 01A9     		add	r1, sp, #4
 514 0044 4FF09040 		mov	r0, #1207959552
 515              	.LVL26:
 516 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 517              	.LVL27:
 518              		.loc 1 282 0
 519 004c E4E7     		b	.L43
 520              	.L48:
 521 004e 00BF     		.align	2
 522              	.L47:
 523 0050 002C0140 		.word	1073818624
 524              		.cfi_endproc
 525              	.LFE215:
 527              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 528              		.align	1
 529              		.global	HAL_TIM_Base_MspDeInit
 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 533              		.fpu fpv5-sp-d16
 535              	HAL_TIM_Base_MspDeInit:
 536              	.LFB216:
 283:Src/stm32g4xx_hal_msp.c **** /**
 284:Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 285:Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 286:Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 287:Src/stm32g4xx_hal_msp.c **** * @retval None
 288:Src/stm32g4xx_hal_msp.c **** */
 289:Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 290:Src/stm32g4xx_hal_msp.c **** {
 537              		.loc 1 290 0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541              		@ link register save eliminated.
 542              	.LVL28:
 291:Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 543              		.loc 1 291 0
 544 0000 0268     		ldr	r2, [r0]
 545 0002 054B     		ldr	r3, .L52
 546 0004 9A42     		cmp	r2, r3
 547 0006 00D0     		beq	.L51
 548              	.L49:
 292:Src/stm32g4xx_hal_msp.c ****   {
 293:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 294:Src/stm32g4xx_hal_msp.c **** 
 295:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 296:Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 297:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 298:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 299:Src/stm32g4xx_hal_msp.c **** 
 300:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 301:Src/stm32g4xx_hal_msp.c ****   }
 302:Src/stm32g4xx_hal_msp.c **** 
 303:Src/stm32g4xx_hal_msp.c **** }
 549              		.loc 1 303 0
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 25


 550 0008 7047     		bx	lr
 551              	.L51:
 297:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 552              		.loc 1 297 0
 553 000a 044A     		ldr	r2, .L52+4
 554 000c 136E     		ldr	r3, [r2, #96]
 555 000e 23F40063 		bic	r3, r3, #2048
 556 0012 1366     		str	r3, [r2, #96]
 557              		.loc 1 303 0
 558 0014 F8E7     		b	.L49
 559              	.L53:
 560 0016 00BF     		.align	2
 561              	.L52:
 562 0018 002C0140 		.word	1073818624
 563 001c 00100240 		.word	1073876992
 564              		.cfi_endproc
 565              	.LFE216:
 567              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 568              		.align	1
 569              		.global	HAL_UART_MspInit
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 573              		.fpu fpv5-sp-d16
 575              	HAL_UART_MspInit:
 576              	.LFB217:
 304:Src/stm32g4xx_hal_msp.c **** 
 305:Src/stm32g4xx_hal_msp.c **** /**
 306:Src/stm32g4xx_hal_msp.c **** * @brief UART MSP Initialization
 307:Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 308:Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 309:Src/stm32g4xx_hal_msp.c **** * @retval None
 310:Src/stm32g4xx_hal_msp.c **** */
 311:Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 312:Src/stm32g4xx_hal_msp.c **** {
 577              		.loc 1 312 0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 32
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581              	.LVL29:
 582 0000 00B5     		push	{lr}
 583              		.cfi_def_cfa_offset 4
 584              		.cfi_offset 14, -4
 585 0002 89B0     		sub	sp, sp, #36
 586              		.cfi_def_cfa_offset 40
 313:Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 587              		.loc 1 313 0
 588 0004 0023     		movs	r3, #0
 589 0006 0393     		str	r3, [sp, #12]
 590 0008 0493     		str	r3, [sp, #16]
 591 000a 0593     		str	r3, [sp, #20]
 592 000c 0693     		str	r3, [sp, #24]
 593 000e 0793     		str	r3, [sp, #28]
 314:Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART2)
 594              		.loc 1 314 0
 595 0010 0268     		ldr	r2, [r0]
 596 0012 134B     		ldr	r3, .L58
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 26


 597 0014 9A42     		cmp	r2, r3
 598 0016 02D0     		beq	.L57
 599              	.LVL30:
 600              	.L54:
 315:Src/stm32g4xx_hal_msp.c ****   {
 316:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 317:Src/stm32g4xx_hal_msp.c **** 
 318:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 319:Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 320:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 321:Src/stm32g4xx_hal_msp.c ****   
 322:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 323:Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 324:Src/stm32g4xx_hal_msp.c ****     PA2     ------> USART2_TX
 325:Src/stm32g4xx_hal_msp.c ****     PA3     ------> USART2_RX 
 326:Src/stm32g4xx_hal_msp.c ****     */
 327:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 328:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 329:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 330:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 332:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 333:Src/stm32g4xx_hal_msp.c **** 
 334:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 335:Src/stm32g4xx_hal_msp.c **** 
 336:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 337:Src/stm32g4xx_hal_msp.c ****   }
 338:Src/stm32g4xx_hal_msp.c **** 
 339:Src/stm32g4xx_hal_msp.c **** }
 601              		.loc 1 339 0
 602 0018 09B0     		add	sp, sp, #36
 603              		.cfi_remember_state
 604              		.cfi_def_cfa_offset 4
 605              		@ sp needed
 606 001a 5DF804FB 		ldr	pc, [sp], #4
 607              	.LVL31:
 608              	.L57:
 609              		.cfi_restore_state
 610              	.LBB16:
 320:Src/stm32g4xx_hal_msp.c ****   
 611              		.loc 1 320 0
 612 001e 03F5E633 		add	r3, r3, #117760
 613 0022 9A6D     		ldr	r2, [r3, #88]
 614 0024 42F40032 		orr	r2, r2, #131072
 615 0028 9A65     		str	r2, [r3, #88]
 616 002a 9A6D     		ldr	r2, [r3, #88]
 617 002c 02F40032 		and	r2, r2, #131072
 618 0030 0192     		str	r2, [sp, #4]
 619 0032 019A     		ldr	r2, [sp, #4]
 620              	.LBE16:
 621              	.LBB17:
 322:Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 622              		.loc 1 322 0
 623 0034 DA6C     		ldr	r2, [r3, #76]
 624 0036 42F00102 		orr	r2, r2, #1
 625 003a DA64     		str	r2, [r3, #76]
 626 003c DB6C     		ldr	r3, [r3, #76]
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 27


 627 003e 03F00103 		and	r3, r3, #1
 628 0042 0293     		str	r3, [sp, #8]
 629 0044 029B     		ldr	r3, [sp, #8]
 630              	.LBE17:
 327:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 631              		.loc 1 327 0
 632 0046 0C23     		movs	r3, #12
 633 0048 0393     		str	r3, [sp, #12]
 328:Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 634              		.loc 1 328 0
 635 004a 0223     		movs	r3, #2
 636 004c 0493     		str	r3, [sp, #16]
 331:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 637              		.loc 1 331 0
 638 004e 0723     		movs	r3, #7
 639 0050 0793     		str	r3, [sp, #28]
 332:Src/stm32g4xx_hal_msp.c **** 
 640              		.loc 1 332 0
 641 0052 03A9     		add	r1, sp, #12
 642 0054 4FF09040 		mov	r0, #1207959552
 643              	.LVL32:
 644 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 645              	.LVL33:
 646              		.loc 1 339 0
 647 005c DCE7     		b	.L54
 648              	.L59:
 649 005e 00BF     		.align	2
 650              	.L58:
 651 0060 00440040 		.word	1073759232
 652              		.cfi_endproc
 653              	.LFE217:
 655              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 656              		.align	1
 657              		.global	HAL_UART_MspDeInit
 658              		.syntax unified
 659              		.thumb
 660              		.thumb_func
 661              		.fpu fpv5-sp-d16
 663              	HAL_UART_MspDeInit:
 664              	.LFB218:
 340:Src/stm32g4xx_hal_msp.c **** 
 341:Src/stm32g4xx_hal_msp.c **** /**
 342:Src/stm32g4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 343:Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 344:Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 345:Src/stm32g4xx_hal_msp.c **** * @retval None
 346:Src/stm32g4xx_hal_msp.c **** */
 347:Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 348:Src/stm32g4xx_hal_msp.c **** {
 665              		.loc 1 348 0
 666              		.cfi_startproc
 667              		@ args = 0, pretend = 0, frame = 0
 668              		@ frame_needed = 0, uses_anonymous_args = 0
 669              	.LVL34:
 670 0000 08B5     		push	{r3, lr}
 671              		.cfi_def_cfa_offset 8
 672              		.cfi_offset 3, -8
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 28


 673              		.cfi_offset 14, -4
 349:Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART2)
 674              		.loc 1 349 0
 675 0002 0268     		ldr	r2, [r0]
 676 0004 074B     		ldr	r3, .L64
 677 0006 9A42     		cmp	r2, r3
 678 0008 00D0     		beq	.L63
 679              	.LVL35:
 680              	.L60:
 350:Src/stm32g4xx_hal_msp.c ****   {
 351:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 352:Src/stm32g4xx_hal_msp.c **** 
 353:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 354:Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 355:Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 356:Src/stm32g4xx_hal_msp.c ****   
 357:Src/stm32g4xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 358:Src/stm32g4xx_hal_msp.c ****     PA2     ------> USART2_TX
 359:Src/stm32g4xx_hal_msp.c ****     PA3     ------> USART2_RX 
 360:Src/stm32g4xx_hal_msp.c ****     */
 361:Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART2_TX_Pin|USART2_RX_Pin);
 362:Src/stm32g4xx_hal_msp.c **** 
 363:Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 364:Src/stm32g4xx_hal_msp.c **** 
 365:Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 366:Src/stm32g4xx_hal_msp.c ****   }
 367:Src/stm32g4xx_hal_msp.c **** 
 368:Src/stm32g4xx_hal_msp.c **** }
 681              		.loc 1 368 0
 682 000a 08BD     		pop	{r3, pc}
 683              	.LVL36:
 684              	.L63:
 355:Src/stm32g4xx_hal_msp.c ****   
 685              		.loc 1 355 0
 686 000c 064A     		ldr	r2, .L64+4
 687 000e 936D     		ldr	r3, [r2, #88]
 688 0010 23F40033 		bic	r3, r3, #131072
 689 0014 9365     		str	r3, [r2, #88]
 361:Src/stm32g4xx_hal_msp.c **** 
 690              		.loc 1 361 0
 691 0016 0C21     		movs	r1, #12
 692 0018 4FF09040 		mov	r0, #1207959552
 693              	.LVL37:
 694 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 695              	.LVL38:
 696              		.loc 1 368 0
 697 0020 F3E7     		b	.L60
 698              	.L65:
 699 0022 00BF     		.align	2
 700              	.L64:
 701 0024 00440040 		.word	1073759232
 702 0028 00100240 		.word	1073876992
 703              		.cfi_endproc
 704              	.LFE218:
 706              		.text
 707              	.Letext0:
 708              		.file 3 "/Users/grantham/packages/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 29


 709              		.file 4 "/Users/grantham/packages/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_st
 710              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 711              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 712              		.file 7 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 713              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 714              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 715              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 716              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dac.h"
 717              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 718              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 719              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 720              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 721              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 722              		.file 17 "Inc/main.h"
ARM GAS  /var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_msp.c
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:74     .text.HAL_MspInit:0000000000000038 $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:80     .text.HAL_DAC_MspInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:87     .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:201    .text.HAL_DAC_MspInit:000000000000008c $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:208    .text.HAL_DAC_MspDeInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:215    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:256    .text.HAL_DAC_MspDeInit:000000000000002c $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:262    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:269    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:345    .text.HAL_SPI_MspInit:0000000000000060 $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:350    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:357    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:395    .text.HAL_SPI_MspDeInit:0000000000000024 $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:401    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:408    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:445    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:450    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:457    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:523    .text.HAL_TIM_MspPostInit:0000000000000050 $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:528    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:535    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:562    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:568    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:575    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:651    .text.HAL_UART_MspInit:0000000000000060 $d
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:656    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:663    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/17/j_dgbcc52q10y0jc3c_zbwd80000gn/T//ccRvdsJW.s:701    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_dac1_ch1
HAL_GPIO_DeInit
HAL_DMA_DeInit
