$date
	Sun Dec 21 11:50:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module hdl_encoder_4to2_tb $end
$var wire 1 ! Y1 $end
$var wire 1 " Y0 $end
$var reg 1 # D0 $end
$var reg 1 $ D1 $end
$var reg 1 % D2 $end
$var reg 1 & D3 $end
$scope module op $end
$var wire 1 # D0 $end
$var wire 1 $ D1 $end
$var wire 1 % D2 $end
$var wire 1 & D3 $end
$var reg 1 " Y0 $end
$var reg 1 ! Y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
1#
0"
0!
$end
#10
1"
0#
1$
#20
0"
1!
0$
1%
#30
1"
0%
1&
#40
