{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538080157458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538080157459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 17:29:17 2018 " "Processing started: Thu Sep 27 17:29:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538080157459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080157459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080157459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538080157732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538080157732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168371 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080168371 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor.vhd " "Can't analyze file -- file divisor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1538080168372 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparador.vhd " "Can't analyze file -- file comparador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1538080168372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168372 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080168372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamento " "Found design unit 1: Registrador-comportamento" {  } { { "Registrador.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Registrador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168373 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080168373 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Mux.vhd " "Entity \"mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1538080168373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_architecture " "Found design unit 1: mux-mux_architecture" {  } { { "Mux.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168373 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "Mux.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080168373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168374 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080168374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDados-fl " "Found design unit 1: FluxoDados-fl" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168374 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDados " "Found entity 1: FluxoDados" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080168374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "divisorGenerico.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "divisorGenerico.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168375 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080168375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538080168452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:fazDivisaoInteiro1 A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"divisorGenerico:fazDivisaoInteiro1\"" {  } { { "TopLevel.vhd" "fazDivisaoInteiro1" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:fazDivisaoInteiro2 A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"divisorGenerico:fazDivisaoInteiro2\"" {  } { { "TopLevel.vhd" "fazDivisaoInteiro2" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:fazDivisaoInteiro3 A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"divisorGenerico:fazDivisaoInteiro3\"" {  } { { "TopLevel.vhd" "fazDivisaoInteiro3" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:fazDivisaoInteiro4 A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"divisorGenerico:fazDivisaoInteiro4\"" {  } { { "TopLevel.vhd" "fazDivisaoInteiro4" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:S0 " "Elaborating entity \"SM1\" for hierarchy \"SM1:S0\"" {  } { { "TopLevel.vhd" "S0" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168465 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag4 SM1.vhd(29) " "VHDL Process Statement warning at SM1.vhd(29): inferring latch(es) for signal or variable \"flag4\", which holds its previous value in one or more paths through the process" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538080168466 "|TopLevel|SM1:S0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag4 SM1.vhd(34) " "Inferred latch for \"flag4\" at SM1.vhd(34)" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080168467 "|TopLevel|SM1:S0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDados FluxoDados:F0 " "Elaborating entity \"FluxoDados\" for hierarchy \"FluxoDados:F0\"" {  } { { "TopLevel.vhd" "F0" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux FluxoDados:F0\|mux:M1 " "Elaborating entity \"mux\" for hierarchy \"FluxoDados:F0\|mux:M1\"" {  } { { "FluxoDados.vhd" "M1" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.vhd 2 1 " "Using design file ULA.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/ULA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/ULA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538080168532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538080168532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA FluxoDados:F0\|ULA:U " "Elaborating entity \"ULA\" for hierarchy \"FluxoDados:F0\|ULA:U\"" {  } { { "FluxoDados.vhd" "U" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador FluxoDados:F0\|Registrador:Rg1 " "Elaborating entity \"Registrador\" for hierarchy \"FluxoDados:F0\|Registrador:Rg1\"" {  } { { "FluxoDados.vhd" "Rg1" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display00 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display00\"" {  } { { "TopLevel.vhd" "display00" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080168538 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "valor_clock " "Found clock multiplexer valor_clock" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1538080168766 "|TopLevel|valor_clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "valor_clock~0 " "Found clock multiplexer valor_clock~0" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1538080168766 "|TopLevel|valor_clock~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "valor_clock~1 " "Found clock multiplexer valor_clock~1" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1538080168766 "|TopLevel|valor_clock~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "valor_clock~2 " "Found clock multiplexer valor_clock~2" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1538080168766 "|TopLevel|valor_clock~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1538080168766 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538080169416 "|TopLevel|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538080169416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538080169565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538080170096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538080170445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538080170445 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538080171380 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538080171380 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538080171380 "|TopLevel|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538080171380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "379 " "Implemented 379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538080171381 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538080171381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "300 " "Implemented 300 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538080171381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538080171381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "992 " "Peak virtual memory: 992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538080171392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 17:29:31 2018 " "Processing ended: Thu Sep 27 17:29:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538080171392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538080171392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538080171392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538080171392 ""}
