//! **************************************************************************
// Written by: Map P.20131013 on Tue Jan 10 11:08:16 2017
//! **************************************************************************

SCHEMATIC START;
COMP "CAMERA_VS" LOCATE = SITE "U14" LEVEL 1;
COMP "processing_system7_0_DDR_DM<0>" LOCATE = SITE "A1" LEVEL 1;
COMP "processing_system7_0_DDR_DM<3>" LOCATE = SITE "Y1" LEVEL 1;
COMP "processing_system7_0_DDR_DM<2>" LOCATE = SITE "T1" LEVEL 1;
COMP "processing_system7_0_DDR_DM<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "CAMERA_HS" LOCATE = SITE "P14" LEVEL 1;
COMP "processing_system7_0_DDR_ODT" LOCATE = SITE "N5" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<0>" LOCATE = SITE "B2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<1>" LOCATE = SITE "F2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<2>" LOCATE = SITE "T2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<3>" LOCATE = SITE "W4" LEVEL 1;
COMP "processing_system7_0_I2C0_SCL" LOCATE = SITE "V15" LEVEL 1;
COMP "processing_system7_0_I2C0_SDA" LOCATE = SITE "T11" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<9>" LOCATE = SITE "J4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<8>" LOCATE = SITE "K1" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<7>" LOCATE = SITE "K4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<6>" LOCATE = SITE "L4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<5>" LOCATE = SITE "L1" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<4>" LOCATE = SITE "M4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<3>" LOCATE = SITE "K3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<2>" LOCATE = SITE "M3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<1>" LOCATE = SITE "K2" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<0>" LOCATE = SITE "N2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<0>" LOCATE = SITE "C2" LEVEL 1;
COMP "processing_system7_0_DDR_CAS_n" LOCATE = SITE "P5" LEVEL 1;
COMP "BLUE<1>" LOCATE = SITE "M20" LEVEL 1;
COMP "BLUE<2>" LOCATE = SITE "K19" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<3>" LOCATE = SITE "W5" LEVEL 1;
COMP "BLUE<3>" LOCATE = SITE "J18" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<2>" LOCATE = SITE "R2" LEVEL 1;
COMP "BLUE<4>" LOCATE = SITE "G19" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<1>" LOCATE = SITE "G2" LEVEL 1;
COMP "BLUE<0>" LOCATE = SITE "P20" LEVEL 1;
COMP "processing_system7_0_DDR_RAS_n" LOCATE = SITE "P4" LEVEL 1;
COMP "CAMERA_PCLK" LOCATE = SITE "V17" LEVEL 1;
PIN CAMERA_PCLK_pin<0> = BEL "CAMERA_PCLK" PINNAME PAD;
PIN "CAMERA_PCLK_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "CAMERA_DATA<1>" LOCATE = SITE "J15" LEVEL 1;
COMP "CAMERA_DATA<2>" LOCATE = SITE "W16" LEVEL 1;
COMP "CAMERA_DATA<3>" LOCATE = SITE "V12" LEVEL 1;
COMP "CAMERA_DATA<4>" LOCATE = SITE "V13" LEVEL 1;
COMP "CAMERA_DATA<0>" LOCATE = SITE "H15" LEVEL 1;
COMP "CAMERA_DATA<5>" LOCATE = SITE "U17" LEVEL 1;
COMP "CAMERA_DATA<6>" LOCATE = SITE "T17" LEVEL 1;
COMP "CAMERA_DATA<7>" LOCATE = SITE "Y17" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<1>" LOCATE = SITE "R4" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<2>" LOCATE = SITE "J5" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<0>" LOCATE = SITE "L5" LEVEL 1;
COMP "processing_system7_0_DDR_Clk" LOCATE = SITE "L2" LEVEL 1;
COMP "GREEN<5>" LOCATE = SITE "F20" LEVEL 1;
COMP "GREEN<1>" LOCATE = SITE "N20" LEVEL 1;
COMP "GREEN<2>" LOCATE = SITE "L19" LEVEL 1;
COMP "GREEN<3>" LOCATE = SITE "J19" LEVEL 1;
COMP "GREEN<4>" LOCATE = SITE "H20" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<0>" LOCATE = SITE "C3" LEVEL 1;
COMP "GREEN<0>" LOCATE = SITE "H18" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<4>" LOCATE = SITE "D3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<3>" LOCATE = SITE "A4" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<2>" LOCATE = SITE "A2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<1>" LOCATE = SITE "B3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<8>" LOCATE = SITE "E2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<7>" LOCATE = SITE "E1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<6>" LOCATE = SITE "C1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<5>" LOCATE = SITE "D1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<9>" LOCATE = SITE "E3" LEVEL 1;
COMP "CAMERA_XCLK" LOCATE = SITE "T14" LEVEL 1;
COMP "led_io<0>" LOCATE = SITE "M14" LEVEL 1;
COMP "VGA_HS" LOCATE = SITE "P19" LEVEL 1;
COMP "led_io<3>" LOCATE = SITE "D18" LEVEL 1;
COMP "led_io<2>" LOCATE = SITE "G14" LEVEL 1;
COMP "led_io<1>" LOCATE = SITE "M15" LEVEL 1;
COMP "VGA_VS" LOCATE = SITE "R19" LEVEL 1;
COMP "processing_system7_0_DDR_WEB" LOCATE = SITE "M5" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<30>" LOCATE = SITE "V2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<31>" LOCATE = SITE "V3" LEVEL 1;
COMP "processing_system7_0_DDR_VRN" LOCATE = SITE "G5" LEVEL 1;
COMP "processing_system7_0_DDR_VRP" LOCATE = SITE "H5" LEVEL 1;
COMP "RED<0>" LOCATE = SITE "M19" LEVEL 1;
COMP "RED<1>" LOCATE = SITE "L20" LEVEL 1;
COMP "RED<2>" LOCATE = SITE "J20" LEVEL 1;
COMP "RED<3>" LOCATE = SITE "G20" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<20>" LOCATE = SITE "T4" LEVEL 1;
COMP "RED<4>" LOCATE = SITE "F19" LEVEL 1;
COMP "processing_system7_0_DDR_Clk_n" LOCATE = SITE "M2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<24>" LOCATE = SITE "V1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<23>" LOCATE = SITE "U3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<22>" LOCATE = SITE "U2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<21>" LOCATE = SITE "U4" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<28>" LOCATE = SITE "Y2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<27>" LOCATE = SITE "Y4" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<26>" LOCATE = SITE "W1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<25>" LOCATE = SITE "Y3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<29>" LOCATE = SITE "W3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<10>" LOCATE = SITE "G3" LEVEL 1;
COMP "processing_system7_0_DDR_CS_n" LOCATE = SITE "N1" LEVEL 1;
COMP "push_io<0>" LOCATE = SITE "R18" LEVEL 1;
COMP "push_io<2>" LOCATE = SITE "V16" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<14>" LOCATE = SITE "H1" LEVEL 1;
COMP "push_io<1>" LOCATE = SITE "P16" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<13>" LOCATE = SITE "H2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<12>" LOCATE = SITE "J3" LEVEL 1;
COMP "push_io<3>" LOCATE = SITE "Y16" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<11>" LOCATE = SITE "H3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<18>" LOCATE = SITE "R3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<17>" LOCATE = SITE "P3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<16>" LOCATE = SITE "P1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<15>" LOCATE = SITE "J1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<19>" LOCATE = SITE "R1" LEVEL 1;
COMP "clk" LOCATE = SITE "L16" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<13>" LOCATE = SITE "D4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<14>" LOCATE = SITE "F4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<11>" LOCATE = SITE "G4" LEVEL 1;
COMP "processing_system7_0_DDR_CKE" LOCATE = SITE "N3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<12>" LOCATE = SITE "E4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<10>" LOCATE = SITE "F5" LEVEL 1;
COMP "switch_io<0>" LOCATE = SITE "G15" LEVEL 1;
COMP "switch_io<2>" LOCATE = SITE "W13" LEVEL 1;
COMP "switch_io<1>" LOCATE = SITE "P15" LEVEL 1;
COMP "switch_io<3>" LOCATE = SITE "T16" LEVEL 1;
COMP "processing_system7_0_DDR_DRSTB" LOCATE = SITE "B4" LEVEL 1;
COMP "processing_system7_0_MIO<45>" LOCATE = SITE "B15" LEVEL 1;
COMP "processing_system7_0_MIO<48>" LOCATE = SITE "B12" LEVEL 1;
COMP "processing_system7_0_MIO<47>" LOCATE = SITE "B14" LEVEL 1;
COMP "processing_system7_0_MIO<49>" LOCATE = SITE "C12" LEVEL 1;
COMP "processing_system7_0_MIO<40>" LOCATE = SITE "D14" LEVEL 1;
COMP "processing_system7_0_MIO<42>" LOCATE = SITE "E12" LEVEL 1;
COMP "processing_system7_0_MIO<41>" LOCATE = SITE "C17" LEVEL 1;
COMP "processing_system7_0_MIO<44>" LOCATE = SITE "F13" LEVEL 1;
COMP "processing_system7_0_MIO<43>" LOCATE = SITE "A9" LEVEL 1;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
TIMEGRP camera_clk_timing = BEL "etat_q_FSM_FFd1" BEL "etat_q_FSM_FFd2" BEL
        "capture/etat_q_FSM_FFd1" BEL "capture/etat_q_FSM_FFd2" BEL
        "capture/Vcnt_q_8" BEL "capture/Vcnt_q_7" BEL "capture/Vcnt_q_6" BEL
        "capture/Vcnt_q_5" BEL "capture/Vcnt_q_4" BEL "capture/Vcnt_q_3" BEL
        "capture/Vcnt_q_2" BEL "capture/Vcnt_q_1" BEL "capture/Vcnt_q_0" BEL
        "capture/etat_q_FSM_FFd3" BEL "capture/Hcnt_q_9" BEL
        "capture/Hcnt_q_8" BEL "capture/Hcnt_q_7" BEL "capture/Hcnt_q_6" BEL
        "capture/Hcnt_q_5" BEL "capture/Hcnt_q_4" BEL "capture/Hcnt_q_3" BEL
        "capture/Hcnt_q_2" BEL "capture/Hcnt_q_1" BEL "capture/Hcnt_q_0" BEL
        "capture/data_q_7" BEL "capture/data_q_6" BEL "capture/data_q_5" BEL
        "capture/data_q_4" BEL "capture/data_q_3" BEL "capture/data_q_2" BEL
        "capture/data_q_1" BEL "capture/data_q_0" BEL "CAMERA_PCLK_BUFGP/BUFG"
        BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4"
        BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_1_acc_44_sdt_tmp_6(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_slc_slc_tmp_5(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_slc_slc_tmp_5(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_acc_44_sdt_tmp_7(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_acc_44_sdt_tmp_7(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_acc_43_sdt_tmp_6(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_acc_43_sdt_tmp_6(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_acc_46_sdt_tmp_7(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_acc_46_sdt_tmp_7(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(8)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_psp(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_psp(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_psp(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_psp(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_psp(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_psp(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_psp(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_psp(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(8)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_1_cse_1_sva(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(14)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(13)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(12)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(11)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(10)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(9)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(8)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_7_itm(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_49_psp(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_49_psp(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_49_psp(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_49_psp(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_49_psp(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_49_psp(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_49_psp(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_49_psp(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(15)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(14)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(13)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(12)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(11)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(10)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(9)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(8)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_1_acc_13_itm(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_exit_passe_y_1_sva"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(8)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_49_psp(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_psp(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_psp(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_psp(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_psp(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_psp(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_psp(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_psp(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_psp(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(15)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(14)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(13)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(12)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(11)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(10)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(9)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(8)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_7_itm(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(8)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_51_psp(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(16)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(15)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(14)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(13)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(12)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(11)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(10)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(9)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(8)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_exit_passe_y_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(8)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva_1(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Main_Trans_Ond_Opt_core_fsm_inst_st_copy_y_2_2_tr0"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Main_Trans_Ond_Opt_core_fsm_inst_st_copy_y_2_tr0"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_7_psp_6_cse(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_7_psp_6_cse(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_copy_y_1_acc_psp(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_copy_y_1_acc_psp(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_copy_y_1_acc_psp(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_copy_y_1_acc_psp(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_copy_y_1_acc_psp(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_copy_y_1_acc_psp(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_copy_y_1_acc_psp(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_copy_y_1_acc_psp(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_levels_asn_3_itm" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_levels_asn_4_itm" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_levels_asn_15_itm" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_1_sva_2(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_1_sva_2(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_1_sva_2(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_1_sva_2(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_1_sva_2(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_1_sva_2(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_1_sva_2(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_1_sva_2(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_11_mux_itm(7)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_11_mux_itm(6)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_11_mux_itm(5)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_11_mux_itm(4)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_11_mux_itm(3)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_11_mux_itm(2)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_11_mux_itm(1)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_11_mux_itm(0)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(7)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(6)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(5)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(4)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(3)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(2)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(1)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(0)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_9_lpi_3_dfm(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_9_lpi_3_dfm(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_9_lpi_3_dfm(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_9_lpi_3_dfm(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_9_lpi_3_dfm(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_9_lpi_3_dfm(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_9_lpi_3_dfm(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_9_lpi_3_dfm(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_y_1_sva(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_y_1_sva(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_y_1_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_y_1_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_y_1_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_y_1_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_y_1_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_y_1_sva(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_5_mux_itm(7)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_5_mux_itm(6)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_5_mux_itm(5)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_5_mux_itm(4)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_5_mux_itm(3)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_5_mux_itm(2)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_5_mux_itm(1)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_5_mux_itm(0)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_mux_itm(7)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_mux_itm(6)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_mux_itm(5)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_mux_itm(4)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_mux_itm(3)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_mux_itm(2)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_mux_itm(1)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_mux_itm(0)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_3_lpi_3_dfm(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_3_lpi_3_dfm(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_3_lpi_3_dfm(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_3_lpi_3_dfm(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_3_lpi_3_dfm(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_3_lpi_3_dfm(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_3_lpi_3_dfm(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_sub_sub_return_3_lpi_3_dfm(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_slc_Src_cse_sva(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_slc_Src_cse_sva(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_slc_Src_cse_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_slc_Src_cse_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_slc_Src_cse_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_slc_Src_cse_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_slc_Src_cse_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_slc_Src_cse_sva(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_x_1_sva(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_x_1_sva(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_x_1_sva(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_x_1_sva(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_x_1_sva(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_x_1_sva(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_x_1_sva(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_x_1_sva(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_y_1_sva(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_y_1_sva(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_y_1_sva(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_y_1_sva(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_y_1_sva(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_y_1_sva(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_y_1_sva(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(8)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_y_1_sva(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_y_1_sva(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_y_1_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_y_1_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_y_1_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_y_1_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_y_1_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_y_1_sva(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_i_1_sg1_sva_2(1)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_i_1_sg1_sva_2(0)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(8)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(8)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_x_1_sva(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Vga_rsc_singleport_data_in_core_cse(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Vga_rsc_singleport_data_in_core_cse(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Vga_rsc_singleport_data_in_core_cse(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Vga_rsc_singleport_data_in_core_cse(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Vga_rsc_singleport_data_in_core_cse(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Vga_rsc_singleport_data_in_core_cse(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Vga_rsc_singleport_data_in_core_cse(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Vga_rsc_singleport_data_in_core_cse(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Src_rsc_singleport_iswt0_cse"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_Dst_rsc_singleport_iswt0_cse"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_start_sync_mgc_bsync_vld_iswt0_cse"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_y_1_sva(7)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_y_1_sva(6)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_y_1_sva(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_y_1_sva(4)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_y_1_sva(3)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_y_1_sva(2)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_y_1_sva(1)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_y_1_sva(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_wi_7_sg1_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_wi_7_sg2_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_wi_7_sg3_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_wi_7_sg4_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_wi_7_sg5_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_wi_7_sg6_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_wi_7_sg7_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_wi_7_sg8_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_hi_7_sg1_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_hi_7_sg2_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_hi_7_sg3_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_hi_7_sg4_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_hi_7_sg5_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_hi_7_sg6_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_1_acc_44_sdt_tmp_6(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_slc_image_copy_1_x_1_itm(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_slc_image_copy_1_x_1_itm(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_slc_image_copy_1_x_1_itm(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_slc_image_copy_1_x_1_itm(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_slc_image_copy_1_x_1_itm(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_1_x_slc_image_copy_1_x_1_itm(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_11_slc_itm(7)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_11_slc_itm(6)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_11_slc_itm(5)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_11_slc_itm(4)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_11_slc_itm(3)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_11_slc_itm(2)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_11_slc_itm(1)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_11_slc_itm(0)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_6_acc_cse_sg1_sva(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_6_acc_cse_sg1_sva(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_6_acc_cse_sg1_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_6_acc_cse_sg1_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_6_acc_cse_sg1_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_6_acc_cse_sg1_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_6_acc_cse_sg1_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_6_acc_cse_sg1_sva(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_5_slc_itm(7)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_5_slc_itm(6)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_5_slc_itm(5)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_5_slc_itm(4)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_5_slc_itm(3)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_5_slc_itm(2)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_5_slc_itm(1)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_5_slc_itm(0)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_acc_cse_sg1_sva(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_acc_cse_sg1_sva(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_acc_cse_sg1_sva(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_acc_cse_sg1_sva(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_acc_cse_sg1_sva(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_acc_cse_sg1_sva(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_acc_cse_sg1_sva(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_moy_acc_cse_sg1_sva(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_slc_Trans_Ond_x_1_1_itm(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_slc_Trans_Ond_x_1_1_itm(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_slc_Trans_Ond_x_1_1_itm(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_slc_Trans_Ond_x_1_1_itm(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_slc_Trans_Ond_x_1_1_itm(0)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_y_slc_Trans_Ond_x_1_itm(5)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_nbLevels_1_sva(2)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_nbLevels_1_sva(1)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_nbLevels_1_sva(0)" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/reg_mgc_start_sync_mgc_bsync_vld_icwt"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/reg_Src_rsc_singleport_tiswt0_0n0s2"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(41)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(39)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(38)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(37)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(36)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(35)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(34)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(33)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(32)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(31)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(30)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(29)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(28)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(27)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(26)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(25)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(24)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(23)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(22)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(21)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(20)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(19)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(18)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(17)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(16)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(15)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(14)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(13)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(12)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(11)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(10)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(9)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(8)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(7)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(6)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(5)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(4)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(3)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(2)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(1)"
        BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(0)"
        BEL "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_exit_copy_y_1_sva" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_levels_nand_svs" BEL
        "trans_ond/Main_Trans_Ond_Opt_core_inst/reg_passe_x_acc_3_cse_sg1" PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<64>"
        BEL "CAMERA_DATA_q_0" BEL "CAMERA_DATA_q_1" BEL "CAMERA_DATA_q_2" BEL
        "CAMERA_DATA_q_3" BEL "CAMERA_DATA_q_4" BEL "CAMERA_DATA_q_5" BEL
        "CAMERA_DATA_q_6" BEL "CAMERA_DATA_q_7" BEL "CAMERA_HS_q" BEL
        "CAMERA_VS_q";
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
TIMEGRP pll_clkout0 = BEL "pll/clkout1_buf" BEL "mux/blue_q_4" BEL
        "mux/blue_q_3" BEL "mux/blue_q_2" BEL "mux/blue_q_1" BEL
        "mux/blue_q_0" BEL "mux/green_q_5" BEL "mux/green_q_4" BEL
        "mux/green_q_3" BEL "mux/green_q_0" BEL "mux/red_q_4" BEL
        "mux/red_q_3" BEL "mux/red_q_2" BEL "mux/hs_q" BEL "mux/data_q_15" BEL
        "mux/data_q_14" BEL "mux/data_q_13" BEL "mux/data_q_12" BEL
        "mux/data_q_11" BEL "mux/data_q_5" BEL "mux/vs_q" BEL
        "vga/Maddsub_n00811_0" BEL "vga/Maddsub_n00811_1" BEL
        "vga/Maddsub_n00811_2" BEL "vga/Maddsub_n00811_3" BEL
        "vga/Maddsub_n00811_4" BEL "vga/Maddsub_n00811_5" BEL
        "vga/Maddsub_n00811_6" BEL "vga/Maddsub_n00811_7" BEL
        "vga/Maddsub_n00811_8" BEL "vga/Maddsub_n00811_9" BEL
        "vga/Maddsub_n00811_10" BEL "vga/Vcnt_9" BEL "vga/Vcnt_8" BEL
        "vga/Vcnt_7" BEL "vga/Vcnt_6" BEL "vga/Vcnt_5" BEL "vga/Vcnt_4" BEL
        "vga/Vcnt_3" BEL "vga/Vcnt_2" BEL "vga/Vcnt_1" BEL "vga/Vcnt_0" BEL
        "vga/Hcnt_9" BEL "vga/Hcnt_8" BEL "vga/Hcnt_7" BEL "vga/Hcnt_6" BEL
        "vga/Hcnt_5" BEL "vga/Hcnt_4" BEL "vga/Hcnt_3" BEL "vga/Hcnt_2" BEL
        "vga/Hcnt_1" BEL "vga/Hcnt_0" BEL "vga/coord_y_6" BEL "vga/coord_y_5"
        BEL "vga/coord_y_4" BEL "vga/coord_y_3" BEL "vga/coord_y_2" BEL
        "vga/coord_y_1" BEL "vga/coord_x_9" BEL "vga/coord_x_8" BEL
        "vga/coord_x_7" BEL "vga/coord_x_6" BEL "vga/coord_x_5" BEL
        "vga/coord_x_4" BEL "vga/coord_x_3" BEL "vga/coord_x_2" BEL
        "vga/coord_x_1" BEL "vga/activeArea" BEL "vga/reset" BEL "vga/Vsync"
        BEL "vga/Hsync" BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>";
PIN pll/mmcm_adv_inst_pins<2> = BEL "pll/mmcm_adv_inst" PINNAME CLKIN1;
TIMEGRP clk_timing = PIN "pll/mmcm_adv_inst_pins<2>";
PIN system_i/processing_system7_0/processing_system7_0/PS7_i_pins<77> = BEL
        "system_i/processing_system7_0/processing_system7_0/PS7_i" PINNAME
        DMA0ACLK;
PIN system_i/processing_system7_0/processing_system7_0/PS7_i_pins<83> = BEL
        "system_i/processing_system7_0/processing_system7_0/PS7_i" PINNAME
        DMA1ACLK;
PIN system_i/processing_system7_0/processing_system7_0/PS7_i_pins<360> = BEL
        "system_i/processing_system7_0/processing_system7_0/PS7_i" PINNAME
        MAXIGP0ACLK;
TIMEGRP clk_fpga_0 = PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<77>"
        PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<83>"
        PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<360>"
        PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<77>"
        PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<83>"
        PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<360>"
        PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<77>"
        PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<83>"
        PIN
        "system_i/processing_system7_0/processing_system7_0/PS7_i_pins<360>";
TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
TS_clk_timing = PERIOD TIMEGRP "clk_timing" 125 MHz HIGH 50%;
TS_camera_clk_timing = PERIOD TIMEGRP "camera_clk_timing" 25 MHz HIGH 50%;
TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_timing * 0.192 HIGH 50%;
OFFSET = IN 4 ns VALID 5 ns BEFORE COMP "CAMERA_PCLK";
SCHEMATIC END;

