
*** Running vivado
    with args -log Subsystem_Input_Debounce_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Subsystem_Input_Debounce_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Subsystem_Input_Debounce_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.906 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PERSONAL/Projects/IP_New'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/personal/projects/image_processing'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top Subsystem_Input_Debounce_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Subsystem_Input_Debounce_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.828 ; gain = 40.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Subsystem_Input_Debounce_0_1' [d:/PERSONAL/Projects/DTOFLS/DTOFLS.gen/sources_1/bd/Subsystem/ip/Subsystem_Input_Debounce_0_1/synth/Subsystem_Input_Debounce_0_1.vhd:65]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter MAX_WAIT bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'Input_Debounce' declared at 'D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/new/Input_Debounce.vhd:24' bound to instance 'U0' of component 'Input_Debounce' [d:/PERSONAL/Projects/DTOFLS/DTOFLS.gen/sources_1/bd/Subsystem/ip/Subsystem_Input_Debounce_0_1/synth/Subsystem_Input_Debounce_0_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Input_Debounce' [D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/new/Input_Debounce.vhd:35]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter MAX_WAIT bound to: 1000000 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter MAX_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/imports/new/Counter.vhd:24' bound to instance 'wait_counter' of component 'Counter' [D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/new/Input_Debounce.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/imports/new/Counter.vhd:35]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter MAX_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (1#1) [D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/imports/new/Counter.vhd:35]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/new/Input_Debounce.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Input_Debounce' (2#1) [D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/new/Input_Debounce.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_Input_Debounce_0_1' (3#1) [d:/PERSONAL/Projects/DTOFLS/DTOFLS.gen/sources_1/bd/Subsystem/ip/Subsystem_Input_Debounce_0_1/synth/Subsystem_Input_Debounce_0_1.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1242.516 ; gain = 98.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1242.516 ; gain = 98.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1242.516 ; gain = 98.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1242.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1311.934 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1311.934 ; gain = 168.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1311.934 ; gain = 168.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1311.934 ; gain = 168.027
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'follow_in_reg' [D:/PERSONAL/Projects/DTOFLS/DTOFLS.srcs/sources_1/imports/sources_1/new/Input_Debounce.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.934 ; gain = 168.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1311.934 ; gain = 168.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1336.551 ; gain = 192.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1336.551 ; gain = 192.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1355.625 ; gain = 211.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.422 ; gain = 217.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.422 ; gain = 217.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.422 ; gain = 217.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.422 ; gain = 217.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.422 ; gain = 217.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.422 ; gain = 217.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     2|
|3     |LUT2   |    62|
|4     |LUT3   |     1|
|5     |FDCE   |    33|
|6     |LDCP   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.422 ; gain = 217.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:51 . Memory (MB): peak = 1361.422 ; gain = 148.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1361.422 ; gain = 217.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1373.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (inverted pins: G) (GND, LDCE, LUT3(x2), VCC): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 1377.184 ; gain = 233.277
INFO: [Common 17-1381] The checkpoint 'D:/PERSONAL/Projects/DTOFLS/DTOFLS.runs/Subsystem_Input_Debounce_0_1_synth_1/Subsystem_Input_Debounce_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/PERSONAL/Projects/DTOFLS/DTOFLS.runs/Subsystem_Input_Debounce_0_1_synth_1/Subsystem_Input_Debounce_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Subsystem_Input_Debounce_0_1_utilization_synth.rpt -pb Subsystem_Input_Debounce_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 27 23:51:41 2021...
