#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Mon Oct 23 00:37:02 2017
# Process ID: 20058
# Log file: /home/ppan/vivado.log
# Journal file: /home/ppan/vivado.jou
#-----------------------------------------------------------
start_gui
create_project decompression_testbench /home/ppan/decompression_testbench -part xc7vx690tffg1761-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Vivado/Vivado/2014.3.1/data/ip'.
set_property board_part xilinx.com:vc709:part0:1.4 [current_project]
file mkdir /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new
close [ open /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v w ]
add_files /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new/decompression_testbench.v w ]
add_files -fileset sim_1 /home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new/decompression_testbench.v
update_compile_order -fileset sim_1
set_property top decompression_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Interface_Type {AXI4} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {1024} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/packet.coe} CONFIG.Use_AXI_ID {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Read_Width_A {256} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/packet.coe' provided. It will be converted relative to IP Instance files '../../packet.coe'
generate_target {instantiation_template} [get_files /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
[Mon Oct 23 03:22:20 2017] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/ppan/decompression_testbench/decompression_testbench.runs/blk_mem_gen_0_synth_1/runme.log
create_ip -name axi_dma -vendor xilinx.com -library ip -version 7.1 -module_name axi_dma_0
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width {256} CONFIG.c_m_axis_mm2s_tdata_width {256} CONFIG.c_mm2s_burst_size {64} CONFIG.c_include_s2mm {0}] [get_ips axi_dma_0]
generate_target {instantiation_template} [get_files /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_dma_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_dma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_dma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_dma_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
launch_run -jobs 4 axi_dma_0_synth_1
[Mon Oct 23 03:23:12 2017] Launched axi_dma_0_synth_1...
Run output will be captured here: /home/ppan/decompression_testbench/decompression_testbench.runs/axi_dma_0_synth_1/runme.log
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_1
set_property -dict [list CONFIG.Interface_Type {AXI4} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_run -jobs 4 blk_mem_gen_1_synth_1
[Mon Oct 23 03:35:43 2017] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: /home/ppan/decompression_testbench/decompression_testbench.runs/blk_mem_gen_1_synth_1/runme.log
add_files -norecurse /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/dma_controller.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decompression_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/packet.coe'
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'blk_mem_gen_0'
INFO: [USF-XSim-67] Inspecting fileset 'axi_dma_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_1' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'blk_mem_gen_1'
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'axi_dma_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_1' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav'
xvlog -m64 -prj decompression_testbench_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module STATE_LOGIC_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:125]
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_muxf7_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:147]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_clr_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:161]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_pre_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:181]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_ce_clr_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:200]
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module write_netlist_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:218]
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module read_netlist_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:687]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_write_wrapper_beh_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1046]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_read_wrapper_beh_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1322]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_regs_fwd_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1545]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_output_stage [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1615]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_softecc_output_reg_stage [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1911]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_mem_module [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:2003]
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_gen_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3453]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/dma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new/decompression_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 -prj decompression_testbench_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_pkg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/input_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/output_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/shft_wrapper.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/shft_ram.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/wr_pf_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/rd_pe_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/delay.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/bin_cntr.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/clk_x_pntrs_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/logic_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/reset_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_prim_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_low_latency.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_top_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/bram_sync_reg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/bram_fifo_rstlogic.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_top_bi_sim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity async_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity sync_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_scc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_strb_gen2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_pcc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set_nodre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ibttcc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_indet_btt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux2_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux4_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux8_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_dre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_dre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ms_strb_set
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mssai_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_scatter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_realign
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_pkg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_sfifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rdmux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_demux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc_wr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid2mm_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_pntr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_queue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_queue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_intrpt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_pkg.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_rst_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_register
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_register_s2mm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_skid_buf.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_afifo_autord.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_sofeof_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_smple_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sg_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sts_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cntrl_strm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sg_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sts_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sts_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_cmd_split.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_cmd_split
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/sim/axi_dma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_dma_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 0839c75f9e254a7bb6541c0a95e5e30f --debug typical --relax -L lib_pkg_v1_0 -L fifo_generator_v12_0 -L lib_fifo_v1_0 -L lib_srl_fifo_v1_0 -L lib_cdc_v1_0 -L axi_datamover_v5_1 -L axi_sg_v4_1 -L axi_dma_v7_1 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot decompression_testbench_behav xil_defaultlib.decompression_testbench xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" Line 1. Module decompression doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" Line 1. Module decompression doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0.lib_pkg
Compiling package axi_dma_v7_1.axi_dma_pkg
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_sg_v4_1.axi_sg_pkg
Compiling module xil_defaultlib.decompression
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_sm [\axi_sg_updt_sm(32,1,0,1,7,1,7)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_cmdsts_if [\axi_sg_updt_cmdsts_if(32)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_mngr [\axi_sg_updt_mngr(32,1,0,1,7,1,7...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_queue [\axi_sg_updt_queue(32,32,32,33,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_q_mngr [\axi_sg_updt_q_mngr(32,32,32,33,...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_intrpt [\axi_sg_intrpt(1,0,1,125)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_sm [\axi_sg_ftch_sm(32,0,1,0,8,8,4,1...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_pntr [\axi_sg_ftch_pntr(32,1,0)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_cmdsts_if [\axi_sg_ftch_cmdsts_if(32)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_mngr [\axi_sg_ftch_mngr(32,0,1,0,8,8,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_queue [\axi_sg_ftch_queue(32,32,4,8,8,0...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_q_mngr [\axi_sg_ftch_q_mngr(32,32,0,0,4,...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_reset [\axi_sg_reset(0)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(68,1,0,2,"virtex7")...]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(8,1,0,2,"virtex7")(...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_cmd_status [\axi_sg_cmd_status(32,1,1,0,68,8...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_rd_status_cntl [\axi_sg_rd_status_cntl(8,4)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_scc [\axi_sg_scc(2,32,32,16,68,4,0)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_addr_cntl [\axi_sg_addr_cntl(1,32,0,4,4,"vi...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_rddata_cntl [\axi_sg_rddata_cntl(0,2,2,1,32,3...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_mm2s_basic_wrap [\axi_sg_mm2s_basic_wrap(2,0,4,32...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(3,7,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(7,3,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(7,3,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(7,3,0,2,"virtex7")(...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(3,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(3,2,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(2,3,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(2,3,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(2,3,0,2,"virtex7")(...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_wr_status_cntl [\axi_sg_wr_status_cntl(0,1,3,8,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_scc_wr [\axi_sg_scc_wr(2,32,32,16,68,4,0...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_addr_cntl [\axi_sg_addr_cntl(1,32,1,4,4,"vi...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_wrdata_cntl [\axi_sg_wrdata_cntl(0,0,1,2,1,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_s2mm_basic_wrap [\axi_sg_s2mm_basic_wrap(2,1,4,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_datamover [\axi_sg_datamover(2,0,4,32,32,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg [\axi_sg(32,32,32,32,33,4,4,8,1,7...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_sofeof_gen [\axi_dma_sofeof_gen(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reset [\axi_dma_reset(1,0,0,100000000,1...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,32,4)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_rst_module [\axi_dma_rst_module(1,0,1,0,0,10...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_lite_if [\axi_dma_lite_if(23,0,10,32)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_register [\axi_dma_register(12,1,14,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reg_module [\axi_dma_reg_module(1,0,1,14,0,1...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sm [\axi_dma_mm2s_sm(32,14,1,4,0)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(16,23,"virtex7")(1,7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(23,16,"virtex7")...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(23,16,"virtex7")(1,7...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sg_if [\axi_dma_mm2s_sg_if(0,0,1,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(32,1,0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sts_mngr [\axi_dma_mm2s_sts_mngr(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(0,4,1,0,1,14,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(0,4,32,1,0,1,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(4,8,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(8,4,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(8,4,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,4,0,2,"vir...]
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_ss(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_pre...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_COMMON_CL...
Compiling architecture implementation of entity lib_fifo_v1_0.sync_fifo_fg [\sync_fifo_fg("virtex7",9,0,1,1,...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(291,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_sf [\axi_datamover_rd_sf(256,64,0,1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_skid_buf [\axi_datamover_skid_buf(256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_reset [\axi_datamover_reset(0)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,1,0,2,"vir...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(68,1,0,2,"vi...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_cmd_status [\axi_datamover_cmd_status(32,1,1...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_status_cntl [\axi_datamover_rd_status_cntl(8,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(0,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(1,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_pcc [\axi_datamover_pcc(1,1,5,32,256,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(1,32,0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rdmux [\axi_datamover_rdmux(5,256,256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(0,1,5...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover [\axi_datamover(1,0,4,32,256,256,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma [\axi_dma(10,32,125,0,1,0,0,14,32...]
Compiling architecture axi_dma_0_arch of entity xil_defaultlib.axi_dma_0 [axi_dma_0_default]
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2_copy1
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_pre_v8_2(INIT=1'b1)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2_copy1
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111110...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2_copy2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b100010...
Compiling module blk_mem_gen_v8_2.write_netlist_v8_2(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2(INIT=1'b0)
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_ce_clr_v8_2(INIT=1'b...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01011)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01000)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0100)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111011...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0111)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111100...
Compiling module blk_mem_gen_v8_2.beh_vlog_muxf7_v8_2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.read_netlist_v8_2(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.dma_controller
Compiling module xil_defaultlib.decompression_testbench
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot decompression_testbench_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir /home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav -..."
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5809.164 ; gain = 7.430 ; free physical = 962 ; free virtual = 6566
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/sg_descriptor.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/sg_descriptor.coe' provided. It will be converted relative to IP Instance files '../../sg_descriptor.coe'
generate_target all [get_files  /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
reset_run blk_mem_gen_1_synth_1
launch_run -jobs 4 blk_mem_gen_1_synth_1
[Mon Oct 23 04:37:42 2017] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: /home/ppan/decompression_testbench/decompression_testbench.runs/blk_mem_gen_1_synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decompression_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/packet.coe'
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/sg_descriptor.coe'
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'blk_mem_gen_0'
INFO: [USF-XSim-67] Inspecting fileset 'axi_dma_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_1' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'blk_mem_gen_1'
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'axi_dma_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_1' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav'
xvlog -m64 -prj decompression_testbench_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module STATE_LOGIC_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:125]
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_muxf7_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:147]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_clr_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:161]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_pre_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:181]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_ce_clr_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:200]
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module write_netlist_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:218]
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module read_netlist_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:687]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_write_wrapper_beh_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1046]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_read_wrapper_beh_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1322]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_regs_fwd_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1545]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_output_stage [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1615]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_softecc_output_reg_stage [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1911]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_mem_module [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:2003]
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_gen_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3453]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/dma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new/decompression_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 -prj decompression_testbench_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_pkg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/input_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/output_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/shft_wrapper.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/shft_ram.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/wr_pf_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/rd_pe_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/delay.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/bin_cntr.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/clk_x_pntrs_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/logic_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/reset_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_prim_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_low_latency.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_top_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/bram_sync_reg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/bram_fifo_rstlogic.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_top_bi_sim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity async_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity sync_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_scc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_strb_gen2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_pcc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set_nodre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ibttcc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_indet_btt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux2_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux4_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux8_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_dre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_dre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ms_strb_set
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mssai_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_scatter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_realign
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_pkg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_sfifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rdmux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_demux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc_wr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid2mm_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_pntr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_queue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_queue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_intrpt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_pkg.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_rst_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_register
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_register_s2mm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_skid_buf.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_afifo_autord.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_sofeof_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_smple_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sg_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sts_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cntrl_strm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sg_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sts_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sts_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_cmd_split.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_cmd_split
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/sim/axi_dma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_dma_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 0839c75f9e254a7bb6541c0a95e5e30f --debug typical --relax -L lib_pkg_v1_0 -L fifo_generator_v12_0 -L lib_fifo_v1_0 -L lib_srl_fifo_v1_0 -L lib_cdc_v1_0 -L axi_datamover_v5_1 -L axi_sg_v4_1 -L axi_dma_v7_1 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot decompression_testbench_behav xil_defaultlib.decompression_testbench xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" Line 1. Module decompression doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" Line 1. Module decompression doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0.lib_pkg
Compiling package axi_dma_v7_1.axi_dma_pkg
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_sg_v4_1.axi_sg_pkg
Compiling module xil_defaultlib.decompression
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_sm [\axi_sg_updt_sm(32,1,0,1,7,1,7)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_cmdsts_if [\axi_sg_updt_cmdsts_if(32)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_mngr [\axi_sg_updt_mngr(32,1,0,1,7,1,7...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_queue [\axi_sg_updt_queue(32,32,32,33,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_q_mngr [\axi_sg_updt_q_mngr(32,32,32,33,...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_intrpt [\axi_sg_intrpt(1,0,1,125)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_sm [\axi_sg_ftch_sm(32,0,1,0,8,8,4,1...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_pntr [\axi_sg_ftch_pntr(32,1,0)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_cmdsts_if [\axi_sg_ftch_cmdsts_if(32)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_mngr [\axi_sg_ftch_mngr(32,0,1,0,8,8,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_queue [\axi_sg_ftch_queue(32,32,4,8,8,0...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_q_mngr [\axi_sg_ftch_q_mngr(32,32,0,0,4,...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_reset [\axi_sg_reset(0)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(68,1,0,2,"virtex7")...]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(8,1,0,2,"virtex7")(...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_cmd_status [\axi_sg_cmd_status(32,1,1,0,68,8...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_rd_status_cntl [\axi_sg_rd_status_cntl(8,4)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_scc [\axi_sg_scc(2,32,32,16,68,4,0)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_addr_cntl [\axi_sg_addr_cntl(1,32,0,4,4,"vi...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_rddata_cntl [\axi_sg_rddata_cntl(0,2,2,1,32,3...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_mm2s_basic_wrap [\axi_sg_mm2s_basic_wrap(2,0,4,32...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(3,7,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(7,3,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(7,3,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(7,3,0,2,"virtex7")(...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(3,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(3,2,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(2,3,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(2,3,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(2,3,0,2,"virtex7")(...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_wr_status_cntl [\axi_sg_wr_status_cntl(0,1,3,8,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_scc_wr [\axi_sg_scc_wr(2,32,32,16,68,4,0...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_addr_cntl [\axi_sg_addr_cntl(1,32,1,4,4,"vi...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_wrdata_cntl [\axi_sg_wrdata_cntl(0,0,1,2,1,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_s2mm_basic_wrap [\axi_sg_s2mm_basic_wrap(2,1,4,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_datamover [\axi_sg_datamover(2,0,4,32,32,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg [\axi_sg(32,32,32,32,33,4,4,8,1,7...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_sofeof_gen [\axi_dma_sofeof_gen(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reset [\axi_dma_reset(1,0,0,100000000,1...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,32,4)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_rst_module [\axi_dma_rst_module(1,0,1,0,0,10...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_lite_if [\axi_dma_lite_if(23,0,10,32)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_register [\axi_dma_register(12,1,14,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reg_module [\axi_dma_reg_module(1,0,1,14,0,1...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sm [\axi_dma_mm2s_sm(32,14,1,4,0)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(16,23,"virtex7")(1,7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(23,16,"virtex7")...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(23,16,"virtex7")(1,7...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sg_if [\axi_dma_mm2s_sg_if(0,0,1,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(32,1,0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sts_mngr [\axi_dma_mm2s_sts_mngr(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(0,4,1,0,1,14,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(0,4,32,1,0,1,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(4,8,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(8,4,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(8,4,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,4,0,2,"vir...]
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_ss(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_pre...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_COMMON_CL...
Compiling architecture implementation of entity lib_fifo_v1_0.sync_fifo_fg [\sync_fifo_fg("virtex7",9,0,1,1,...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(291,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_sf [\axi_datamover_rd_sf(256,64,0,1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_skid_buf [\axi_datamover_skid_buf(256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_reset [\axi_datamover_reset(0)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,1,0,2,"vir...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(68,1,0,2,"vi...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_cmd_status [\axi_datamover_cmd_status(32,1,1...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_status_cntl [\axi_datamover_rd_status_cntl(8,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(0,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(1,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_pcc [\axi_datamover_pcc(1,1,5,32,256,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(1,32,0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rdmux [\axi_datamover_rdmux(5,256,256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(0,1,5...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover [\axi_datamover(1,0,4,32,256,256,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma [\axi_dma(10,32,125,0,1,0,0,14,32...]
Compiling architecture axi_dma_0_arch of entity xil_defaultlib.axi_dma_0 [axi_dma_0_default]
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2_copy1
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_pre_v8_2(INIT=1'b1)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2_copy1
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111110...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2_copy2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b100010...
Compiling module blk_mem_gen_v8_2.write_netlist_v8_2(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2(INIT=1'b0)
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_ce_clr_v8_2(INIT=1'b...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01011)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01000)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0100)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111011...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0111)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111100...
Compiling module blk_mem_gen_v8_2.beh_vlog_muxf7_v8_2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.read_netlist_v8_2(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.dma_controller
Compiling module xil_defaultlib.decompression_testbench
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot decompression_testbench_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/xsim.dir/decompression_testbench_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 437142390 -regid "" -xml /home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/xsim.dir/decompression_..."
    (file "/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/xsim.dir/decompression_testbench_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 04:37:56 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "decompression_testbench_behav -key {Behavioral:sim_1:Functional:decompression_testbench} -tclbatch {decompression_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
source decompression_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module decompression_testbench.bram.inst.axi_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module decompression_testbench.sg_bram.inst.axi_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decompression_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 5878.961 ; gain = 34.961 ; free physical = 619 ; free virtual = 6239
run 5 us
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module decompression_testbench.bram.inst.axi_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module decompression_testbench.sg_bram.inst.axi_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {/home/ppan/decompression_testbench/decompression_testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decompression_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/packet.coe'
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/sg_descriptor.coe'
INFO: [USF-XSim-66] Exported '/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'blk_mem_gen_0'
INFO: [USF-XSim-67] Inspecting fileset 'axi_dma_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_1' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'blk_mem_gen_1'
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'axi_dma_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'blk_mem_gen_1' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav'
xvlog -m64 -prj decompression_testbench_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module STATE_LOGIC_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:125]
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_muxf7_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:147]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_clr_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:161]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_pre_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:181]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_ce_clr_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:200]
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module write_netlist_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:218]
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module read_netlist_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:687]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_write_wrapper_beh_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1046]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_read_wrapper_beh_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1322]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_regs_fwd_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1545]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_output_stage [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1615]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_softecc_output_reg_stage [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1911]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_mem_module [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:2003]
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_gen_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3453]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/dma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new/decompression_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 -prj decompression_testbench_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_pkg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/input_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/output_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/shft_wrapper.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/shft_ram.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/wr_pf_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/rd_pe_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/delay.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/bin_cntr.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/clk_x_pntrs_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/logic_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/reset_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_prim_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_low_latency.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/builtin_top_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/bram_sync_reg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/bram_fifo_rstlogic.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_top_bi_sim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity async_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity sync_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_scc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_strb_gen2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_pcc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set_nodre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ibttcc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_indet_btt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux2_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux4_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux8_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_dre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_dre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ms_strb_set
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mssai_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_scatter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_realign
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_pkg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_sfifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rdmux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_demux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc_wr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid2mm_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_pntr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_queue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_queue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_intrpt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_pkg.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_rst_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_register
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_register_s2mm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_skid_buf.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_afifo_autord.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_sofeof_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_smple_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sg_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sts_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cntrl_strm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sg_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sts_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sts_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_cmd_split.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_cmd_split
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/sim/axi_dma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_dma_0
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 0839c75f9e254a7bb6541c0a95e5e30f --debug typical --relax -L lib_pkg_v1_0 -L fifo_generator_v12_0 -L lib_fifo_v1_0 -L lib_srl_fifo_v1_0 -L lib_cdc_v1_0 -L axi_datamover_v5_1 -L axi_sg_v4_1 -L axi_dma_v7_1 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot decompression_testbench_behav xil_defaultlib.decompression_testbench xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" Line 1. Module decompression doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" Line 1. Module decompression doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0.lib_pkg
Compiling package axi_dma_v7_1.axi_dma_pkg
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_sg_v4_1.axi_sg_pkg
Compiling module xil_defaultlib.decompression
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_sm [\axi_sg_updt_sm(32,1,0,1,7,1,7)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_cmdsts_if [\axi_sg_updt_cmdsts_if(32)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_mngr [\axi_sg_updt_mngr(32,1,0,1,7,1,7...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_queue [\axi_sg_updt_queue(32,32,32,33,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_updt_q_mngr [\axi_sg_updt_q_mngr(32,32,32,33,...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_intrpt [\axi_sg_intrpt(1,0,1,125)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_sm [\axi_sg_ftch_sm(32,0,1,0,8,8,4,1...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_pntr [\axi_sg_ftch_pntr(32,1,0)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_cmdsts_if [\axi_sg_ftch_cmdsts_if(32)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_mngr [\axi_sg_ftch_mngr(32,0,1,0,8,8,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_queue [\axi_sg_ftch_queue(32,32,4,8,8,0...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_ftch_q_mngr [\axi_sg_ftch_q_mngr(32,32,0,0,4,...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_reset [\axi_sg_reset(0)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(68,1,0,2,"virtex7")...]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(8,1,0,2,"virtex7")(...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_cmd_status [\axi_sg_cmd_status(32,1,1,0,68,8...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_rd_status_cntl [\axi_sg_rd_status_cntl(8,4)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_scc [\axi_sg_scc(2,32,32,16,68,4,0)\]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_addr_cntl [\axi_sg_addr_cntl(1,32,0,4,4,"vi...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_rddata_cntl [\axi_sg_rddata_cntl(0,2,2,1,32,3...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_mm2s_basic_wrap [\axi_sg_mm2s_basic_wrap(2,0,4,32...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(3,7,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(7,3,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(7,3,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(7,3,0,2,"virtex7")(...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(3,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(3,2,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(2,3,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(2,3,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_sg_v4_1.axi_sg_fifo [\axi_sg_fifo(2,3,0,2,"virtex7")(...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_wr_status_cntl [\axi_sg_wr_status_cntl(0,1,3,8,4...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_scc_wr [\axi_sg_scc_wr(2,32,32,16,68,4,0...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_addr_cntl [\axi_sg_addr_cntl(1,32,1,4,4,"vi...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_wrdata_cntl [\axi_sg_wrdata_cntl(0,0,1,2,1,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_s2mm_basic_wrap [\axi_sg_s2mm_basic_wrap(2,1,4,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg_datamover [\axi_sg_datamover(2,0,4,32,32,32...]
Compiling architecture implementation of entity axi_sg_v4_1.axi_sg [\axi_sg(32,32,32,32,33,4,4,8,1,7...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_sofeof_gen [\axi_dma_sofeof_gen(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reset [\axi_dma_reset(1,0,0,100000000,1...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,32,4)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_rst_module [\axi_dma_rst_module(1,0,1,0,0,10...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_lite_if [\axi_dma_lite_if(23,0,10,32)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_register [\axi_dma_register(12,1,14,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reg_module [\axi_dma_reg_module(1,0,1,14,0,1...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sm [\axi_dma_mm2s_sm(32,14,1,4,0)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(16,23,"virtex7")(1,7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(23,16,"virtex7")...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(23,16,"virtex7")(1,7...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sg_if [\axi_dma_mm2s_sg_if(0,0,1,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(32,1,0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sts_mngr [\axi_dma_mm2s_sts_mngr(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(0,4,1,0,1,14,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(0,4,32,1,0,1,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(4,8,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(8,4,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(8,4,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,4,0,2,"vir...]
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_ss(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_pre...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_COMMON_CL...
Compiling architecture implementation of entity lib_fifo_v1_0.sync_fifo_fg [\sync_fifo_fg("virtex7",9,0,1,1,...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(291,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_sf [\axi_datamover_rd_sf(256,64,0,1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_skid_buf [\axi_datamover_skid_buf(256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_reset [\axi_datamover_reset(0)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,1,0,2,"vir...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(68,1,0,2,"vi...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_cmd_status [\axi_datamover_cmd_status(32,1,1...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_status_cntl [\axi_datamover_rd_status_cntl(8,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(0,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(1,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_pcc [\axi_datamover_pcc(1,1,5,32,256,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(1,32,0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rdmux [\axi_datamover_rdmux(5,256,256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(0,1,5...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover [\axi_datamover(1,0,4,32,256,256,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma [\axi_dma(10,32,125,0,1,0,0,14,32...]
Compiling architecture axi_dma_0_arch of entity xil_defaultlib.axi_dma_0 [axi_dma_0_default]
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2_copy1
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_pre_v8_2(INIT=1'b1)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2_copy1
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111110...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2_copy2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b100010...
Compiling module blk_mem_gen_v8_2.write_netlist_v8_2(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2(INIT=1'b0)
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_ce_clr_v8_2(INIT=1'b...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01011)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01000)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0100)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111011...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0111)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111100...
Compiling module blk_mem_gen_v8_2.beh_vlog_muxf7_v8_2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.read_netlist_v8_2(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.dma_controller
Compiling module xil_defaultlib.decompression_testbench
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot decompression_testbench_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/xsim.dir/decompression_testbench_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3251737029 -regid "" -xml /home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/xsim.dir/decompression..."
    (file "/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/xsim.dir/decompression_testbench_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 04:43:15 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "decompression_testbench_behav -key {Behavioral:sim_1:Functional:decompression_testbench} -tclbatch {decompression_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/decompression_testbench/decompression_testbench_behav.wcfg
source decompression_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module decompression_testbench.bram.inst.axi_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module decompression_testbench.sg_bram.inst.axi_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decompression_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5898.707 ; gain = 0.000 ; free physical = 868 ; free virtual = 6494
run 5 us
archive_project /home/ppan/decompression_testbench.xpr.zip -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Vivado/Vivado/2014.3.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'blk_mem_gen_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_mem_gen_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'axi_dma_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'axi_dma_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'blk_mem_gen_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_mem_gen_1_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_mem_gen_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'axi_dma_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_mem_gen_1_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_mem_gen_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_mem_gen_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'axi_dma_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'axi_dma_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_mem_gen_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_mem_gen_1'
