`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 19 2021 16:49:22 KST (Jan 19 2021 07:49:22 UTC)

module st_weight_addr_gen_Add_1Ux1U_1U_4_0(in2, in1, out1);
  input in2, in1;
  output out1;
  wire in2, in1;
  wire out1;
  XOR2XL inc_add_23_2_g7(.A (in1), .B (in2), .Y (out1));
endmodule


