Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 21 07:45:24 2023
| Host         : LAPTOP-I24J2GHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CascadeLED_timing_summary_routed.rpt -pb CascadeLED_timing_summary_routed.pb -rpx CascadeLED_timing_summary_routed.rpx -warn_on_violation
| Design       : CascadeLED
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     64          
LUTAR-1    Warning           LUT drives async reset alert    29          
TIMING-20  Warning           Non-clocked latch               15          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (608)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (175)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (608)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: Clock (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Switch (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[29]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[31]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: s_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (175)
--------------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  190          inf        0.000                      0                  190           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           190 Endpoints
Min Delay           190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LEDS_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            LEDS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 4.080ns (45.283%)  route 4.931ns (54.717%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          LDCE                         0.000     0.000 r  LEDS_reg[15]/G
    SLICE_X9Y29          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LEDS_reg[15]/Q
                         net (fo=1, routed)           4.931     5.490    LEDS_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.011 r  LEDS_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.011    LEDS[15]
    L1                                                                r  LEDS[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[13]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.671ns  (logic 4.132ns (47.656%)  route 4.539ns (52.344%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          LDCE                         0.000     0.000 r  LEDS_reg[13]/L7/G
    SLICE_X8Y30          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LEDS_reg[13]/L7/Q
                         net (fo=1, routed)           4.539     5.164    LEDS_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.671 r  LEDS_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.671    LEDS[13]
    N3                                                                r  LEDS[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[12]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.657ns  (logic 4.143ns (47.858%)  route 4.514ns (52.142%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          LDCE                         0.000     0.000 r  LEDS_reg[12]/L7/G
    SLICE_X8Y32          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LEDS_reg[12]/L7/Q
                         net (fo=1, routed)           4.514     5.139    LEDS_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.657 r  LEDS_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.657    LEDS[12]
    P3                                                                r  LEDS[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[14]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 4.140ns (49.731%)  route 4.185ns (50.269%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  LEDS_reg[14]/L7/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LEDS_reg[14]/L7/Q
                         net (fo=1, routed)           4.185     4.810    LEDS_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.326 r  LEDS_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.326    LEDS[14]
    P1                                                                r  LEDS[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[10]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 4.084ns (53.687%)  route 3.523ns (46.313%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          LDCE                         0.000     0.000 r  LEDS_reg[10]/L7/G
    SLICE_X9Y31          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LEDS_reg[10]/L7/Q
                         net (fo=1, routed)           3.523     4.082    LEDS_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.608 r  LEDS_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.608    LEDS[10]
    W3                                                                r  LEDS[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[9]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 4.067ns (53.583%)  route 3.523ns (46.417%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          LDCE                         0.000     0.000 r  LEDS_reg[9]/L7/G
    SLICE_X9Y32          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LEDS_reg[9]/L7/Q
                         net (fo=1, routed)           3.523     4.082    LEDS_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.590 r  LEDS_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.590    LEDS[9]
    V3                                                                r  LEDS[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[11]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 4.063ns (53.718%)  route 3.500ns (46.282%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          LDCE                         0.000     0.000 r  LEDS_reg[11]/L7/G
    SLICE_X4Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LEDS_reg[11]/L7/Q
                         net (fo=1, routed)           3.500     4.059    LEDS_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.563 r  LEDS_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.563    LEDS[11]
    U3                                                                r  LEDS[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[5]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 4.073ns (64.064%)  route 2.285ns (35.936%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          LDCE                         0.000     0.000 r  LEDS_reg[5]/L7/G
    SLICE_X1Y23          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LEDS_reg[5]/L7/Q
                         net (fo=1, routed)           2.285     2.844    LEDS_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.358 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.358    LEDS[5]
    U15                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[6]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.353ns  (logic 4.065ns (63.988%)  route 2.288ns (36.012%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          LDCE                         0.000     0.000 r  LEDS_reg[6]/L7/G
    SLICE_X1Y20          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LEDS_reg[6]/L7/Q
                         net (fo=1, routed)           2.288     2.847    LEDS_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.353 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.353    LEDS[6]
    U14                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[7]/L7/G
                            (positive level-sensitive latch)
  Destination:            LEDS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.348ns  (logic 4.060ns (63.950%)  route 2.289ns (36.050%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          LDCE                         0.000     0.000 r  LEDS_reg[7]/L7/G
    SLICE_X0Y20          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LEDS_reg[7]/L7/Q
                         net (fo=1, routed)           2.289     2.848    LEDS_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.348 r  LEDS_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.348    LEDS[7]
    V14                                                               r  LEDS[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_state_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.130%)  route 0.193ns (50.870%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE                         0.000     0.000 r  s_state_reg[0]/C
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  s_state_reg[0]/Q
                         net (fo=50, routed)          0.193     0.334    s_state_reg_n_0_[0]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.045     0.379 r  s_state[16]_i_1/O
                         net (fo=1, routed)           0.000     0.379    s_state[16]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  s_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.662%)  route 0.196ns (51.338%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE                         0.000     0.000 r  s_count_reg[0]/C
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s_count_reg[0]/Q
                         net (fo=34, routed)          0.196     0.337    s_count_reg_n_0_[0]
    SLICE_X6Y20          LUT5 (Prop_lut5_I0_O)        0.045     0.382 r  s_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.382    s_count[7]
    SLICE_X6Y20          FDCE                                         r  s_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.158%)  route 0.200ns (51.842%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE                         0.000     0.000 r  s_count_reg[0]/C
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s_count_reg[0]/Q
                         net (fo=34, routed)          0.200     0.341    s_count_reg_n_0_[0]
    SLICE_X6Y20          LUT5 (Prop_lut5_I0_O)        0.045     0.386 r  s_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.386    s_count[8]
    SLICE_X6Y20          FDCE                                         r  s_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE                         0.000     0.000 r  s_count_reg[0]/C
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s_count_reg[0]/Q
                         net (fo=34, routed)          0.204     0.345    s_count_reg_n_0_[0]
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.042     0.387 r  s_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    s_count[1]
    SLICE_X5Y19          FDCE                                         r  s_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE                         0.000     0.000 r  s_state_reg[1]/C
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  s_state_reg[1]/Q
                         net (fo=53, routed)          0.204     0.345    s_state_reg_n_0_[1]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.390 r  s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.390    s_state[1]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE                         0.000     0.000 r  s_count_reg[0]/C
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  s_count_reg[0]/Q
                         net (fo=34, routed)          0.204     0.345    s_count_reg_n_0_[0]
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.045     0.390 r  s_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    s_count[0]
    SLICE_X5Y19          FDCE                                         r  s_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE                         0.000     0.000 r  s_state_reg[0]/C
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  s_state_reg[0]/Q
                         net (fo=50, routed)          0.204     0.345    s_state_reg_n_0_[0]
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.390 r  s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    s_state[0]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE                         0.000     0.000 r  s_count_reg[0]/C
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s_count_reg[0]/Q
                         net (fo=34, routed)          0.204     0.345    s_count_reg_n_0_[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.045     0.390 r  s_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.390    s_count[5]
    SLICE_X5Y20          FDCE                                         r  s_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_state_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.629%)  route 0.205ns (52.371%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE                         0.000     0.000 r  s_state_reg[0]/C
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  s_state_reg[0]/Q
                         net (fo=50, routed)          0.205     0.346    s_state_reg_n_0_[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.045     0.391 r  s_state[18]_i_1/O
                         net (fo=1, routed)           0.000     0.391    s_state[18]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  s_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE                         0.000     0.000 r  s_state_reg[1]/C
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  s_state_reg[1]/Q
                         net (fo=53, routed)          0.206     0.347    s_state_reg_n_0_[1]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.392 r  s_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.392    s_state[3]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  s_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





