Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 06:35:36 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 Delay1No24_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.989ns (28.559%)  route 2.474ns (71.441%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 6.943 - 4.000 ) 
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.591ns (routing 1.167ns, distribution 1.424ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.060ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=7291, routed)        2.591     3.528    Delay1No24_instance/clk_IBUF_BUFG
    SLICE_X136Y279       FDCE                                         r  Delay1No24_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y279       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.607 r  Delay1No24_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.485     4.092    Delay1No23_instance/Y_reg[33]_0[0]
    SLICE_X128Y286       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.217 r  Delay1No23_instance/geqOp_carry_i_16__3/O
                         net (fo=1, routed)           0.013     4.230    SumTree0_4_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X128Y286       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.422 r  SumTree0_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.448    SumTree0_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y287       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.463 r  SumTree0_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.489    SumTree0_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y288       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.541 r  SumTree0_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.460     5.001    Delay1No24_instance/CO[0]
    SLICE_X125Y286       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.109     5.110 r  Delay1No24_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.233     5.343    Delay1No23_instance/Y_reg[23]_0[0]
    SLICE_X126Y285       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     5.444 r  Delay1No23_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.157     5.601    Delay1No23_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X126Y286       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.654 r  Delay1No23_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=34, routed)          0.511     6.165    Delay1No24_instance/shiftVal__5[0]
    SLICE_X130Y287       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.288 r  Delay1No24_instance/shiftedFracY_d1[28]_i_2__3/O
                         net (fo=5, routed)           0.269     6.557    Delay1No24_instance/shiftedFracY_d1_reg[38][11]
    SLICE_X132Y284       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.646 r  Delay1No24_instance/shiftedFracY_d1[32]_i_4__3/O
                         net (fo=2, routed)           0.222     6.868    Delay1No23_instance/Y_reg[26]_0[9]
    SLICE_X128Y284       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     6.919 r  Delay1No23_instance/shiftedFracY_d1[32]_i_1__3/O
                         net (fo=1, routed)           0.072     6.991    SumTree0_4_impl_instance/FPAddSubOp_instance/D[21]
    SLICE_X128Y284       FDRE                                         r  SumTree0_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=7291, routed)        2.296     6.943    SumTree0_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y284       FDRE                                         r  SumTree0_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/C
                         clock pessimism              0.476     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X128Y284       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.409    SumTree0_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  0.417    




