uint64_t mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::ForallOp>::promoteIfSingleIteration(uint64_t a1, uint64_t a2, uint64_t a3)
{
  v34[6] = *MEMORY[0x277D85DE8];
  v16 = a2;
  mlir::scf::ForallOp::getMixedLowerBound(&v16, &v23);
  mlir::scf::ForallOp::getMixedUpperBound(&v16, &v20);
  mlir::scf::ForallOp::getMixedStep(&v16, &v17);
  v26 = v28;
  v27 = 0x600000000;
  if (v24)
  {
    llvm::SmallVectorImpl<mlir::OpFoldResult>::operator=(&v26, &v23);
  }

  v29 = v31;
  v30 = 0x600000000;
  if (v21)
  {
    llvm::SmallVectorImpl<mlir::OpFoldResult>::operator=(&v29, &v20);
  }

  v32 = v34;
  v33 = 0x600000000;
  if (v18)
  {
    llvm::SmallVectorImpl<mlir::OpFoldResult>::operator=(&v32, &v17);
  }

  if (v17 != &v19)
  {
    free(v17);
  }

  if (v20 != &v22)
  {
    free(v20);
  }

  if (v23 != &v25)
  {
    free(v23);
  }

  v4 = v32;
  v5 = 1;
  if (v27 && v30 && v33)
  {
    v15 = a3;
    v6 = v26;
    v7 = v29;
    v8 = 8 * v33 - 8;
    v9 = 8 * v30 - 8;
    v10 = 8 * v27 - 8;
    do
    {
      v11 = mlir::constantTripCount(*v6, *v7, *v4) == 1;
      v5 = v12 & v11;
      if ((v12 & v11) != 1)
      {
        break;
      }

      if (!v10)
      {
        break;
      }

      if (!v9)
      {
        break;
      }

      ++v6;
      ++v7;
      ++v4;
      v13 = v8;
      v8 -= 8;
      v9 -= 8;
      v10 -= 8;
    }

    while (v13);
    v4 = v32;
    a3 = v15;
  }

  if (v4 != v34)
  {
    free(v4);
  }

  if (v29 != v31)
  {
    free(v29);
  }

  if (v26 != v28)
  {
    free(v26);
  }

  if (!v5)
  {
    return 0;
  }

  mlir::scf::promote(a3, v16);
  return 1;
}

uint64_t mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::ForallOp>::getInitsMutable(uint64_t a1, uint64_t a2)
{
  v8[3] = *MEMORY[0x277D85DE8];
  mlir::scf::ForallOp::getOutputsMutable(&v5, a2);
  if ((*(v5 + 46) & 0x80) != 0)
  {
    v2 = *(v5 + 72);
  }

  else
  {
    v2 = 0;
  }

  v3 = v6;
  if (v7 != v8)
  {
    free(v7);
  }

  return v2 + 32 * v3;
}

uint64_t mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::ForallOp>::getEntrySuccessorOperands(uint64_t a1, uint64_t a2)
{
  if ((*(a2 + 46) & 0x80) != 0)
  {
    v2 = *(a2 + 72);
    v3 = *(a2 + 68);
  }

  else
  {
    v2 = 0;
    v3 = 0;
  }

  return v2 + 32 * v3;
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::ForallOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::DestinationStyleOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v10[15] = *MEMORY[0x277D85DE8];
  v10[0] = mlir::detail::TypeIDResolver<mlir::OpTrait::OneRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OneRegion>(void)::Empty>,void>::resolveTypeID();
  v10[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicResults>(void)::Empty>,void>::resolveTypeID();
  v10[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v10[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicOperands<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicOperands>(void)::Empty>,void>::resolveTypeID();
  v10[4] = mlir::detail::TypeIDResolver<mlir::OpTrait::AttrSizedOperandSegments<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AttrSizedOperandSegments>(void)::Empty>,void>::resolveTypeID();
  v10[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::SingleBlock<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlock>(void)::Empty>,void>::resolveTypeID();
  if ((atomic_load_explicit(&qword_27FC22F38, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22F38))
  {
    v8 = llvm::getTypeName<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl>(void)::Empty>>();
    qword_27FC22F30 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v8, v9);
    __cxa_guard_release(&qword_27FC22F38);
  }

  v10[6] = qword_27FC22F30;
  v10[7] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v10[8] = mlir::detail::TypeIDResolver<mlir::BytecodeOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::BytecodeOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[9] = mlir::detail::TypeIDResolver<mlir::OpTrait::AutomaticAllocationScope<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AutomaticAllocationScope>(void)::Empty>,void>::resolveTypeID();
  v10[10] = mlir::detail::TypeIDResolver<mlir::LoopLikeOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::LoopLikeOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[11] = mlir::detail::TypeIDResolver<mlir::OpTrait::HasRecursiveMemoryEffects<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasRecursiveMemoryEffects>(void)::Empty>,void>::resolveTypeID();
  v10[12] = mlir::detail::TypeIDResolver<mlir::RegionBranchOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::RegionBranchOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[13] = mlir::detail::TypeIDResolver<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::OpTrait::HasParallelRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParallelRegion>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v10[14] = v3;
  do
  {
    v5 = v10[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 14);
  return v5 == a2;
}

uint64_t llvm::getTypeName<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC22F50, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22F50))
  {
    qword_27FC22F40 = llvm::detail::getTypeNameImpl<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl>(void)::Empty>>();
    *algn_27FC22F48 = v1;
    __cxa_guard_release(&qword_27FC22F50);
  }

  return qword_27FC22F40;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl<Empty>]";
  v6 = 144;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t mlir::detail::TypeIDResolver<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>,void>::resolveTypeID()
{
  v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
  {
    v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
    if (v2)
    {
      v3 = llvm::getTypeName<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>>();
      mlir::detail::TypeIDResolver<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>,void>::resolveTypeID(void)::id = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v3, v4);
      v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
    }
  }

  return v0[56];
}

uint64_t llvm::getTypeName<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>>()
{
  {
    llvm::getTypeName<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>>(void)::Name = llvm::detail::getTypeNameImpl<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>>();
    *algn_27FC1B1D8 = v1;
  }

  return llvm::getTypeName<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>>(void)::Name;
}

const char *llvm::detail::getTypeNameImpl<mlir::DestinationStyleOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::DestinationStyleOpInterface::Trait>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::DestinationStyleOpInterface::Trait<Empty>]";
  v6 = 109;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t mlir::detail::TypeIDResolver<mlir::OpTrait::HasParallelRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParallelRegion>(void)::Empty>,void>::resolveTypeID()
{
  if ((atomic_load_explicit(&qword_27FC22F60, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22F60))
  {
    v1 = llvm::getTypeName<mlir::OpTrait::HasParallelRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParallelRegion>(void)::Empty>>();
    qword_27FC22F58 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v1, v2);
    __cxa_guard_release(&qword_27FC22F60);
  }

  return qword_27FC22F58;
}

uint64_t llvm::getTypeName<mlir::OpTrait::HasParallelRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParallelRegion>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC22F78, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22F78))
  {
    qword_27FC22F68 = llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParallelRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParallelRegion>(void)::Empty>>();
    unk_27FC22F70 = v1;
    __cxa_guard_release(&qword_27FC22F78);
  }

  return qword_27FC22F68;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParallelRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParallelRegion>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::HasParallelRegion<Empty>]";
  v6 = 101;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::ForallOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::DestinationStyleOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, mlir::scf::ForallOp *a2, llvm::raw_ostream *a3, uint64_t a4, uint64_t a5)
{
  v6 = a2;
  v87 = *MEMORY[0x277D85DE8];
  mlir::OpState::printOpName(a2, a3, a4, a5);
  v81 = v6;
  v7 = (*(*a3 + 16))(a3);
  v8 = *(v7 + 4);
  if (*(v7 + 3) - v8 > 1uLL)
  {
    *v8 = 10272;
    *(v7 + 4) += 2;
  }

  else
  {
    llvm::raw_ostream::write(v7, " (", 2uLL);
  }

  mlir::scf::ForallOp::getInductionVars(v85, v6);
  v9 = v85[0];
  v10 = LODWORD(v85[1]);
  v11 = (*(*a3 + 16))(a3);
  if (v10)
  {
    v12 = v11;
    (*(*a3 + 160))(a3, *v9);
    if (v10 != 1)
    {
      v13 = v9 + 1;
      v14 = 8 * v10 - 8;
      do
      {
        v15 = *(v12 + 4);
        if (*(v12 + 3) - v15 > 1uLL)
        {
          *v15 = 8236;
          *(v12 + 4) += 2;
        }

        else
        {
          llvm::raw_ostream::write(v12, ", ", 2uLL);
        }

        v16 = *v13++;
        (*(*a3 + 160))(a3, v16);
        v14 -= 8;
      }

      while (v14);
    }
  }

  if (v85[0] != v86)
  {
    free(v85[0]);
  }

  mlir::scf::ForallOp::getMixedLowerBound(&v81, v85);
  if (LODWORD(v85[1]))
  {
    v17 = v85[0];
    v18 = 8 * LODWORD(v85[1]);
    while (1)
    {
      ConstantIntValue = mlir::getConstantIntValue(*v17);
      v20 = 0;
      if ((v21 & 1) == 0 || ConstantIntValue)
      {
        break;
      }

      ++v17;
      v18 -= 8;
      if (!v18)
      {
        goto LABEL_18;
      }
    }
  }

  else
  {
LABEL_18:
    mlir::scf::ForallOp::getMixedStep(&v81, &v82);
    v22 = v82;
    if (v83)
    {
      v23 = 8 * v83 - 8;
      do
      {
        v24 = *v22++;
        v25 = mlir::getConstantIntValue(v24) == 1;
        v20 = v26 & v25;
        v27 = (v26 & v25) != 1 || v23 == 0;
        v23 -= 8;
      }

      while (!v27);
      v22 = v82;
    }

    else
    {
      v20 = 1;
    }

    if (v22 != &v84)
    {
      free(v22);
    }
  }

  if (v85[0] != v86)
  {
    free(v85[0]);
  }

  v28 = (*(*a3 + 16))(a3);
  v29 = *(v28 + 4);
  v30 = *(v28 + 3) - v29;
  if (v20)
  {
    if (v30 > 4)
    {
      *(v29 + 4) = 32;
      *v29 = 1852383273;
      *(v28 + 4) += 5;
    }

    else
    {
      llvm::raw_ostream::write(v28, ") in ", 5uLL);
    }

    v31 = 1;
    v32 = 24;
  }

  else
  {
    if (v30 > 3)
    {
      *v29 = 540876841;
      *(v28 + 4) += 4;
    }

    else
    {
      llvm::raw_ostream::write(v28, ") = ", 4uLL);
    }

    v33 = *(v81 + 11);
    if ((v33 & 0x800000) != 0)
    {
      v35 = *(v81 + 9);
    }

    else
    {
      v35 = 0;
    }

    v34 = v81 + 16 * ((v33 >> 23) & 1) + 64;
    mlir::printDynamicIndexList(a3, v6, v35, *(v34 + 8), *(*(v34 + 1) + 24), *(*(v34 + 1) + 32) >> 3, 0, 0, 2, 0, 1);
    v36 = (*(*a3 + 16))(a3);
    v37 = *(v36 + 4);
    if (*(v36 + 3) - v37 > 3uLL)
    {
      *v37 = 544175136;
      *(v36 + 4) += 4;
    }

    else
    {
      llvm::raw_ostream::write(v36, " to ", 4uLL);
    }

    v38 = *(v81 + 11);
    if ((v38 & 0x800000) != 0)
    {
      v40 = *(v81 + 9);
    }

    else
    {
      v40 = 0;
    }

    v39 = v81 + 16 * ((v38 >> 23) & 1);
    mlir::printDynamicIndexList(a3, v6, v40 + 32 * *(v39 + 24), (*(v39 + 25) + *(v39 + 24)) - *(v39 + 24), *(*(v39 + 11) + 24), *(*(v39 + 11) + 32) >> 3, 0, 0, 2, 0, 1);
    v41 = (*(*a3 + 16))(a3);
    v42 = *(v41 + 4);
    if ((*(v41 + 3) - v42) > 5)
    {
      *(v42 + 4) = 8304;
      *v42 = 1702130464;
      *(v41 + 4) += 6;
    }

    else
    {
      llvm::raw_ostream::write(v41, " step ", 6uLL);
    }

    v31 = 2;
    v32 = 16;
  }

  ODSOperands = mlir::scf::ForallOp::getODSOperands(&v81, v31);
  v44 = *(v81 + 16 * ((*(v81 + 11) >> 23) & 1) + v32 + 64);
  mlir::printDynamicIndexList(a3, v6, ODSOperands, v45, *(v44 + 24), *(v44 + 32) >> 3, 0, 0, 2, 0, 1);
  v46 = v81;
  RegionOutArgs = mlir::scf::ForallOp::getRegionOutArgs(v81);
  v49 = *(v46 + 11);
  v50 = (v46 + 16 * ((v49 >> 23) & 1));
  v51 = v50[27];
  v52 = (v50[26] + v50[25] + v50[24]);
  if ((v49 & 0x800000) != 0)
  {
    v53 = *(v46 + 9);
  }

  else
  {
    v53 = 0;
  }

  printInitializationList(a3, RegionOutArgs, v47, (v53 + 32 * v52) & 0xFFFFFFFFFFFFFFF9 | 2, (v51 + v52) - v52, " shared_outs", 0xCuLL);
  v54 = (*(*a3 + 16))(a3);
  v55 = *(v54 + 4);
  if (*(v54 + 3) == v55)
  {
    llvm::raw_ostream::write(v54, " ", 1uLL);
  }

  else
  {
    *v55 = 32;
    ++*(v54 + 4);
  }

  mlir::scf::ForallOp::getRegionOutArgs(v81);
  if (v56)
  {
    v57 = (*(*a3 + 16))(a3);
    v58 = *(v57 + 4);
    v80 = v6;
    if (*(v57 + 3) - v58 > 3uLL)
    {
      *v58 = 673201709;
      *(v57 + 4) += 4;
    }

    else
    {
      llvm::raw_ostream::write(v57, "-> (", 4uLL);
    }

    v59 = v81;
    v60 = *(v81 + 9);
    v61 = v81 - 16;
    if (v60)
    {
      v62 = v81 - 16;
    }

    else
    {
      v62 = 0;
    }

    if (v60)
    {
      (*(*a3 + 32))(a3, *(v81 - 1) & 0xFFFFFFFFFFFFFFF8);
      if (v60 != 1)
      {
        v63 = v62 - 16;
        v64 = 1;
        while (1)
        {
          v65 = (*(*a3 + 16))(a3);
          v66 = *(v65 + 4);
          if (*(v65 + 3) - v66 > 1uLL)
          {
            *v66 = 8236;
            *(v65 + 4) += 2;
          }

          else
          {
            llvm::raw_ostream::write(v65, ", ", 2uLL);
          }

          v67 = *(v59 - 1) & 7;
          v68 = v61;
          v69 = v64;
          if (v67 == 6)
          {
            goto LABEL_71;
          }

          v70 = (5 - v67);
          v71 = v63;
          v69 = v64 - v70;
          if (v64 > v70)
          {
            break;
          }

LABEL_72:
          (*(*a3 + 32))(a3, *(v71 + 1) & 0xFFFFFFFFFFFFFFF8);
          ++v64;
          v63 -= 16;
          if (v60 == v64)
          {
            goto LABEL_73;
          }
        }

        v68 = &v62[-16 * v70];
LABEL_71:
        v71 = &v68[-24 * v69];
        goto LABEL_72;
      }
    }

LABEL_73:
    v72 = (*(*a3 + 16))(a3);
    v73 = *(v72 + 4);
    if (*(v72 + 3) - v73 > 1uLL)
    {
      *v73 = 8233;
      *(v72 + 4) += 2;
    }

    else
    {
      llvm::raw_ostream::write(v72, ") ", 2uLL);
    }

    v6 = v80;
  }

  (*(*a3 + 224))(a3, ((v81 + 16 * ((*(v81 + 11) >> 23) & 1) + ((*(v81 + 11) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(v81 + 10), 0, *(v81 + 9) != 0, 0);
  AttrDictionary = mlir::Operation::getAttrDictionary(v6);
  v75 = *(AttrDictionary + 8);
  v76 = *(AttrDictionary + 16);
  v77 = *(v81 + 6);
  v78 = *(v77 + 96);
  *v85 = *(v78[*(v77 + 104) - 1] + 16);
  v86[0] = *(v78[1] + 16);
  v86[1] = *(v78[3] + 16);
  v86[2] = *(v78[2] + 16);
  return (*(*a3 + 192))(a3, v75, v76, v85, 4);
}

uint64_t mlir::Op<mlir::scf::ForallOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::DestinationStyleOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::verifyInvariants(uint64_t a1, mlir::Operation *a2)
{
  v108 = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyOneRegion(a1, a2) & 1) == 0 || !mlir::OpTrait::impl::verifyZeroSuccessors(a1, v3))
  {
    goto LABEL_98;
  }

  v4 = (*(a1 + 46) & 0x80) != 0 ? *(a1 + 68) : 0;
  if (!mlir::OpTrait::impl::verifyValueSizeAttr(a1, "operandSegmentSizes", 0x13uLL, "operand", 7, v4))
  {
    goto LABEL_98;
  }

  v5 = *(a1 + 44);
  if ((v5 & 0x7FFFFF) == 0)
  {
    goto LABEL_22;
  }

  v6 = 0;
  v7 = (((a1 + 16 * ((v5 >> 23) & 1) + ((v5 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40));
  while (1)
  {
    if (v7 == *v7)
    {
      goto LABEL_12;
    }

    v8 = v7[1];
    if (v7 == v8 || v7 != *(v8 + 8))
    {
      break;
    }

    if (*(v8 + 24) == v8 + 24)
    {
      v103 = 257;
      mlir::Operation::emitOpError(&v105, a1, v102);
      if (v105)
      {
        mlir::Diagnostic::operator<<<26ul>(v106, "expects a non-empty block");
      }

      v11 = v107;
      goto LABEL_20;
    }

LABEL_12:
    ++v6;
    v7 += 3;
    if ((v5 & 0x7FFFFF) == v6)
    {
      goto LABEL_22;
    }
  }

  LODWORD(v100[0]) = v6;
  v102[0] = "expects region #";
  v103 = 259;
  mlir::Operation::emitOpError(&v105, a1, v102);
  v9 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v105, v100);
  v10 = v9;
  if (*v9)
  {
    mlir::Diagnostic::operator<<<23ul>((v9 + 1), " to have 0 or 1 blocks");
  }

  v11 = *(v10 + 200);
LABEL_20:
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v105);
  if (v11)
  {
LABEL_98:
    v86 = 0;
    return v86 & 1;
  }

  LODWORD(v5) = *(a1 + 44);
LABEL_22:
  v99 = a1;
  v12 = a1 + 64;
  v13 = a1 + 64 + 16 * ((v5 >> 23) & 1);
  v14 = *(v13 + 8);
  if (!v14)
  {
    v46 = "requires attribute 'staticLowerBound'";
    goto LABEL_59;
  }

  v15 = *(v13 + 16);
  if (!v15)
  {
    v46 = "requires attribute 'staticStep'";
    goto LABEL_59;
  }

  v16 = *(v13 + 24);
  if (!v16)
  {
    v46 = "requires attribute 'staticUpperBound'";
LABEL_59:
    v102[0] = v46;
    v103 = 259;
    mlir::Operation::emitOpError(&v105, a1, v102);
    v47 = v107;
    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v105);
    if (v47)
    {
      goto LABEL_98;
    }

    goto LABEL_60;
  }

  v17 = *v13;
  v105 = a1;
  if (!mlir::scf::__mlir_ods_local_attr_constraint_SCFOps1(v14, "staticLowerBound", 0x10, llvm::function_ref<mlir::InFlightDiagnostic ()(void)>::callback_fn<mlir::scf::__mlir_ods_local_attr_constraint_SCFOps1(mlir::Operation *,mlir::Attribute,llvm::StringRef)::$_0>, &v105))
  {
    goto LABEL_98;
  }

  v105 = a1;
  if (!mlir::scf::__mlir_ods_local_attr_constraint_SCFOps1(v16, "staticUpperBound", 0x10, llvm::function_ref<mlir::InFlightDiagnostic ()(void)>::callback_fn<mlir::scf::__mlir_ods_local_attr_constraint_SCFOps1(mlir::Operation *,mlir::Attribute,llvm::StringRef)::$_0>, &v105))
  {
    goto LABEL_98;
  }

  v105 = a1;
  if (!mlir::scf::__mlir_ods_local_attr_constraint_SCFOps1(v15, "staticStep", 0xA, llvm::function_ref<mlir::InFlightDiagnostic ()(void)>::callback_fn<mlir::scf::__mlir_ods_local_attr_constraint_SCFOps1(mlir::Operation *,mlir::Attribute,llvm::StringRef)::$_0>, &v105))
  {
    goto LABEL_98;
  }

  v105 = a1;
  if (!mlir::scf::__mlir_ods_local_attr_constraint_SCFOps2(v17, llvm::function_ref<mlir::InFlightDiagnostic ()(void)>::callback_fn<mlir::scf::__mlir_ods_local_attr_constraint_SCFOps2(mlir::Operation *,mlir::Attribute,llvm::StringRef)::$_0>, &v105))
  {
    goto LABEL_98;
  }

  v18 = *(a1 + 44);
  v19 = *(v12 + 16 * ((v18 >> 23) & 1) + 32);
  if ((v18 & 0x800000) != 0)
  {
    v20 = *(a1 + 72);
    if (v19)
    {
LABEL_31:
      v21 = 0;
      v22 = v20 + 24;
      while (mlir::scf::__mlir_ods_local_type_constraint_SCFOps4(a1, *(*v22 + 8) & 0xFFFFFFFFFFFFFFF8, v21))
      {
        ++v21;
        v22 += 32;
        if (v19 == v21)
        {
          goto LABEL_34;
        }
      }

      goto LABEL_98;
    }
  }

  else
  {
    v20 = 0;
    if (v19)
    {
      goto LABEL_31;
    }
  }

LABEL_34:
  ODSOperands = mlir::scf::ForallOp::getODSOperands(&v99, 1u);
  if (v24)
  {
    v25 = v24;
    v26 = ODSOperands + 24;
    while (mlir::scf::__mlir_ods_local_type_constraint_SCFOps4(v99, *(*v26 + 8) & 0xFFFFFFFFFFFFFFF8, v19))
    {
      LODWORD(v19) = v19 + 1;
      v26 += 32;
      if (!--v25)
      {
        goto LABEL_38;
      }
    }

    goto LABEL_98;
  }

LABEL_38:
  v27 = mlir::scf::ForallOp::getODSOperands(&v99, 2u);
  if (v28)
  {
    v29 = v28;
    v30 = v27 + 24;
    while (mlir::scf::__mlir_ods_local_type_constraint_SCFOps4(v99, *(*v30 + 8) & 0xFFFFFFFFFFFFFFF8, v19))
    {
      LODWORD(v19) = v19 + 1;
      v30 += 32;
      if (!--v29)
      {
        goto LABEL_42;
      }
    }

    goto LABEL_98;
  }

LABEL_42:
  v31 = mlir::scf::ForallOp::getODSOperands(&v99, 3u);
  if (v32)
  {
    v33 = v32;
    v34 = v31 + 24;
    do
    {
      v35 = *(*v34 + 8) & 0xFFFFFFFFFFFFFFF8;
      v104 = v19;
      v36 = *v35;
      if (*(*v35 + 136) == &mlir::detail::TypeIDResolver<mlir::RankedTensorType,void>::id)
      {
        v43 = mlir::detail::TypeIDResolver<mlir::ShapedType,void>::resolveTypeID();
        v44 = mlir::detail::InterfaceMap::lookup(v36 + 8, v43);
        (*(v44 + 8))(v44, v35);
      }

      else
      {
        v103 = 261;
        v102[0] = "operand";
        v102[1] = 7;
        mlir::Operation::emitOpError(&v105, v99, v102);
        if (v105)
        {
          mlir::Diagnostic::operator<<<3ul>(v106, " #");
        }

        v37 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v105, &v104);
        v38 = v37;
        if (*v37)
        {
          mlir::Diagnostic::operator<<<64ul>((v37 + 1), " must be variadic of ranked tensor of any type values, but got ");
          if (*v38)
          {
            LODWORD(v100[0]) = 4;
            v100[1] = v35;
            v39 = llvm::SmallVectorTemplateCommon<mlir::DiagnosticArgument,void>::reserveForParamAndGetAddressImpl<llvm::SmallVectorTemplateBase<mlir::DiagnosticArgument,true>>((v38 + 3), v100, 1);
            v40 = v38[3] + 24 * *(v38 + 8);
            v41 = *v39;
            *(v40 + 16) = *(v39 + 16);
            *v40 = v41;
            ++*(v38 + 8);
          }
        }

        v42 = *(v38 + 200);
        mlir::InFlightDiagnostic::~InFlightDiagnostic(&v105);
        if (v42)
        {
          goto LABEL_98;
        }
      }

      LODWORD(v19) = v19 + 1;
      v34 += 32;
      --v33;
    }

    while (v33);
  }

  if (!mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(v99, ((v99 + 16 * ((*(v99 + 11) >> 23) & 1) + ((*(v99 + 11) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(v99 + 10), "region", 6, 0))
  {
    goto LABEL_98;
  }

LABEL_60:
  if ((mlir::OpTrait::impl::verifyOneRegion(a1, v45) & 1) == 0)
  {
    goto LABEL_98;
  }

  v99 = a1;
  v48 = *(a1 + 44);
  v49 = (v12 + 16 * ((v48 >> 23) & 1));
  v50 = v49[1];
  v51 = *(v50 + 32);
  v52 = (v51 >> 3);
  v104 = v51 >> 3;
  v53 = *(a1 + 36);
  v54 = *(v49 + 8);
  v55 = *(v49 + 10) + *(v49 + 9) + v54;
  v56 = (*(v49 + 11) + v55);
  if (v56 - v55 != v53)
  {
    v102[0] = "produces ";
    v103 = 259;
    mlir::Operation::emitOpError(&v105, a1, v102);
    v101 = *(a1 + 36);
    v69 = mlir::InFlightDiagnostic::operator<<<unsigned int>(&v105, &v101);
    v70 = v69;
    if (*v69)
    {
      mlir::Diagnostic::operator<<<24ul>((v69 + 1), " results, but has only ");
    }

    v71 = (v12 + 16 * ((*(a1 + 44) >> 23) & 1));
    v72 = (v71[10] + v71[9] + v71[8]);
    v100[0] = (v71[11] + v72) - v72;
    v73 = mlir::InFlightDiagnostic::operator<<<unsigned long>(v70, v100);
    v68 = v73;
    if (*v73)
    {
      mlir::Diagnostic::operator<<<9ul>((v73 + 1), " outputs");
    }

    goto LABEL_90;
  }

  v57 = *(((v49 + ((v48 >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40) + 8);
  if (v57)
  {
    v58 = v57 - 8;
  }

  else
  {
    v58 = 0;
  }

  v60 = v58 + 48;
  v59 = *(v58 + 48);
  v61 = (v51 >> 3);
  if (v61 - v55 + v56 != ((*(v60 + 8) - v59) >> 3))
  {
    v102[0] = "region expects ";
    v103 = 259;
    mlir::Operation::emitOpError(&v105, a1, v102);
    v74 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v105, &v104);
    v68 = v74;
    if (*v74)
    {
      mlir::Diagnostic::operator<<<11ul>((v74 + 1), " arguments");
    }

    goto LABEL_90;
  }

  v100[0] = 0;
  if (!v52)
  {
LABEL_70:
    v63 = 0;
    v64 = v48 & 0x800000;
    v65 = (32 * v55) | 0x18;
    while (v53 > v63)
    {
      v66 = *(*(*(a1 + 72) + v65) + 8) ^ *(*(v59 + 8 * (v52 + v63++)) + 8);
      v65 += 32;
      if (v66 >= 8)
      {
        LODWORD(v100[0]) = v63 - 1;
        v102[0] = "type mismatch between ";
        v103 = 259;
        mlir::Operation::emitOpError(&v105, a1, v102);
        v67 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v105, v100);
        v68 = v67;
        if (*v67)
        {
          mlir::Diagnostic::operator<<<44ul>((v67 + 1), "-th output and corresponding block argument");
        }

        goto LABEL_90;
      }
    }

    v75 = *v49;
    if (v75)
    {
      v76 = *(v75 + 16);
      v77 = v52;
      if (v76)
      {
        if (v76 == v61)
        {
          v78 = *(v75 + 8);
          v79 = 8 * v61;
          while (1)
          {
            v80 = **v78;
            v81 = mlir::detail::TypeIDResolver<mlir::DeviceMappingAttrInterface,void>::resolveTypeID();
            if (!mlir::detail::InterfaceMap::lookup(v80 + 8, v81))
            {
              break;
            }

            ++v78;
            v79 -= 8;
            if (!v79)
            {
              v82 = *(a1 + 44);
              v83 = v12 + 16 * ((v82 >> 23) & 1);
              v50 = *(v83 + 8);
              v54 = *(v83 + 32);
              v77 = (*(v50 + 32) >> 3);
              v64 = v82 & 0x800000;
              goto LABEL_93;
            }
          }

          v103 = 257;
          mlir::Operation::emitOpError(&v105, a1, v102);
          if (v105)
          {
            mlir::Diagnostic::operator<<(v106, **(*(a1 + 48) + 96));
            if (v105)
            {
              mlir::Diagnostic::operator<<<33ul>(v106, " is not device mapping attribute");
            }
          }
        }

        else
        {
          v103 = 257;
          mlir::Operation::emitOpError(&v105, a1, v102);
          if (v105)
          {
            mlir::Diagnostic::operator<<<42ul>(v106, "mapping attribute size must match op rank");
          }
        }

        v85 = v107;
        goto LABEL_91;
      }
    }

    else
    {
      v77 = v52;
    }

LABEL_93:
    if (v64)
    {
      v87 = *(a1 + 72) & 0xFFFFFFFFFFFFFFF9 | 2;
    }

    else
    {
      v87 = 2;
    }

    if (mlir::verifyListOfOperandsOrIntegers(a1, "lower bound", 11, v52, *(v50 + 24), v77, v87, v54))
    {
      v88 = *(v12 + 16 * ((*(a1 + 44) >> 23) & 1) + 24);
      v89 = *(v88 + 24);
      v90 = (*(v88 + 32) >> 3);
      v91 = mlir::scf::ForallOp::getODSOperands(&v99, 1u);
      if (mlir::verifyListOfOperandsOrIntegers(a1, "upper bound", 11, v52, v89, v90, v91 & 0xFFFFFFFFFFFFFFF9 | 2, v92))
      {
        v93 = *(v99 + 2 * ((*(v99 + 11) >> 23) & 1) + 10);
        v94 = *(v93 + 24);
        v95 = (*(v93 + 32) >> 3);
        v96 = mlir::scf::ForallOp::getODSOperands(&v99, 2u);
        v86 = mlir::verifyListOfOperandsOrIntegers(a1, "step", 4, v52, v94, v95, v96 & 0xFFFFFFFFFFFFFFF9 | 2, v97);
        return v86 & 1;
      }
    }

    goto LABEL_98;
  }

  v62 = 0;
  while (*(*(*(*(v59 + 8 * v62) + 8) & 0xFFFFFFFFFFFFFFF8) + 136) == &mlir::detail::TypeIDResolver<mlir::IndexType,void>::id)
  {
    v100[0] = ++v62;
    if (v61 == v62)
    {
      goto LABEL_70;
    }
  }

  v102[0] = "expects ";
  v103 = 259;
  mlir::Operation::emitOpError(&v105, a1, v102);
  v84 = mlir::InFlightDiagnostic::operator<<<long long &>(&v105, v100);
  v68 = v84;
  if (*v84)
  {
    mlir::Diagnostic::operator<<<34ul>((v84 + 1), "-th block argument to be an index");
  }

LABEL_90:
  v85 = *(v68 + 200);
LABEL_91:
  v86 = v85 ^ 1;
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v105);
  return v86 & 1;
}

uint64_t mlir::Op<mlir::scf::ForallOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::DestinationStyleOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::verifyRegionInvariants(mlir::detail *this, mlir::Operation *a2)
{
  v24[25] = *MEMORY[0x277D85DE8];
  v3 = *(this + 11);
  v4 = v3 & 0x7FFFFF;
  if ((v3 & 0x7FFFFF) != 0)
  {
    v5 = (((this + 16 * ((v3 >> 23) & 1) + ((v3 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(this + 10));
    do
    {
      if (v5 != *v5)
      {
        v6 = v5[1];
        v7 = v6 ? v6 - 8 : 0;
        v8 = *(*(v7 + 32) + 48);
        if (*(v8 + 16) != &unk_27FC22EA0)
        {
          v15 = 1283;
          v14[0] = "expects regions to end with '";
          v14[2] = "scf.forall.in_parallel";
          v14[3] = 22;
          v16[0] = v14;
          v16[2] = "', found '";
          v17 = 770;
          v12 = *(v8 + 8);
          v18 = v16;
          v19 = *(v12 + 16);
          v20 = 1282;
          v21[0] = &v18;
          v21[2] = "'";
          v22 = 770;
          mlir::Operation::emitOpError(&v23, this, v21);
          mlir::Diagnostic::attachNote(v24, 0, 0);
        }
      }

      v5 += 3;
      --v4;
    }

    while (v4);
  }

  if (mlir::detail::verifyLoopLikeOpInterface(this, a2) & 1) != 0 && (mlir::detail::verifyTypesAlongControlFlowEdges(this, v9))
  {
    v11 = mlir::detail::verifyDestinationStyleOpInterface(this, v10);
  }

  else
  {
    v11 = 0;
  }

  return v11 & 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));
  return a1;
}

void mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));

  JUMPOUT(0x25F891040);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::foldHook()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::hasTrait()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::~UniqueFunctionBase(v2);
  return v0;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::printAssembly()
{
  v1[4] = *MEMORY[0x277D85DE8];
  v1[3] = &llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks + 2;
  llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks(v1);
  return llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::~UniqueFunctionBase(v1);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::verifyInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::verifyInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::verifyRegionInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::verifyRegionInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::getInherentAttr(uint64_t a1, uint64_t a2, const void *a3, size_t a4)
{
  v4 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(*(*(a2 + 56) + 8), *(*(a2 + 56) + 8) + 16 * *(*(a2 + 56) + 16), a3, a4);
  if (v5)
  {
    return *(v4 + 8);
  }

  else
  {
    return 0;
  }
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IfOp>::setPropertiesFromAttr(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, void (*a5)(uint64_t *__return_ptr, uint64_t, uint64_t, uint64_t, uint64_t), uint64_t a6)
{
  v8[25] = *MEMORY[0x277D85DE8];
  a5(&v7, a6, a2, a3, a4);
  if (v7)
  {
    mlir::Diagnostic::operator<<<43ul>(v8, "this operation does not support properties");
  }

  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v7);
  return 0;
}

uint64_t mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::IfOp>::getEntrySuccessorOperands(uint64_t a1, uint64_t a2)
{
  if ((*(a2 + 46) & 0x80) != 0)
  {
    v2 = *(a2 + 72);
    v3 = *(a2 + 68);
  }

  else
  {
    v2 = 0;
    v3 = 0;
  }

  return v2 + 32 * v3;
}

uint64_t mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::IfOp>::getEntrySuccessorRegions(uint64_t a1, unsigned int *a2, uint64_t *a3, uint64_t a4, uint64_t a5)
{
  v7 = a2[11];
  v8 = *a3;
  if (!*a3)
  {
    goto LABEL_9;
  }

  if (*(*v8 + 136) != &mlir::detail::TypeIDResolver<mlir::IntegerAttr,void>::id || (v9 = *(v8 + 8), *(*v9 + 136) != &mlir::detail::TypeIDResolver<mlir::IntegerType,void>::id) || v9[2] != 1)
  {
    v8 = 0;
    goto LABEL_9;
  }

  v10 = (v8 + 16);
  v11 = *(v8 + 24);
  if (v11 > 0x40)
  {
    if (llvm::APInt::countLeadingZerosSlowCase((v8 + 16)) == v11)
    {
      goto LABEL_14;
    }

    goto LABEL_9;
  }

  if (*v10)
  {
LABEL_9:
    v18[0] = ((&a2[4 * ((v7 >> 23) & 1) + 17] + ((v7 >> 21) & 0x7F8) + 3) & 0xFFFFFFFFFFFFFFF8) + 32 * a2[10];
    result = llvm::SmallVectorImpl<mlir::RegionSuccessor>::emplace_back<mlir::Region *>(a5, v18);
    if (!v8)
    {
      goto LABEL_15;
    }

    v11 = *(v8 + 24);
    v10 = (v8 + 16);
    if (v11 <= 0x40)
    {
      if (*v10)
      {
        return result;
      }

      goto LABEL_15;
    }

LABEL_14:
    result = llvm::APInt::countLeadingZerosSlowCase(v10);
    if (result != v11)
    {
      return result;
    }
  }

LABEL_15:
  v13 = ((&a2[4 * ((a2[11] >> 23) & 1) + 17] + ((a2[11] >> 21) & 0x7F8) + 3) & 0xFFFFFFFFFFFFFFF8) + 32 * a2[10];
  v15 = *(v13 + 24);
  v14 = v13 + 24;
  if (v15 == v14)
  {
    v16 = a2[9];
    v17 = a2 - 4;
    if (!v16)
    {
      v17 = 0;
    }

    v18[0] = v17;
    v18[1] = v16;
    return llvm::SmallVectorImpl<mlir::RegionSuccessor>::emplace_back<mlir::ResultRange>(a5, v18);
  }

  else
  {
    v18[0] = v14;
    return llvm::SmallVectorImpl<mlir::RegionSuccessor>::emplace_back<mlir::Region *>(a5, v18);
  }
}

__n128 mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::IfOp>::getSuccessorRegions(uint64_t a1, unsigned int *a2, uint64_t a3, uint64_t a4)
{
  v22 = *MEMORY[0x277D85DE8];
  if (a3)
  {
    v6 = a2[9];
    v7 = (a2 - 4) & 0xFFFFFFFFFFFFFFF9 | 4;
    if (!v6)
    {
      v7 = 4;
    }

    v19 = 0;
    v20 = v7;
    v21 = v6;
  }

  else
  {
    v9 = a2[10];
    v8 = a2[11];
    v20 = 0;
    v21 = 0;
    v19 = ((&a2[4 * ((v8 >> 23) & 1) + 17] + ((v8 >> 21) & 0x7F8) + 3) & 0xFFFFFFFFFFFFFFF8) + 32 * v9;
    v10 = llvm::SmallVectorTemplateCommon<mlir::RegionSuccessor,void>::reserveForParamAndGetAddressImpl<llvm::SmallVectorTemplateBase<mlir::RegionSuccessor,true>>(a4, &v19, 1);
    v11 = *a4 + 24 * *(a4 + 8);
    v12 = *v10;
    *(v11 + 16) = *(v10 + 16);
    *v11 = v12;
    ++*(a4 + 8);
    v13 = ((&a2[4 * ((a2[11] >> 23) & 1) + 17] + ((a2[11] >> 21) & 0x7F8) + 3) & 0xFFFFFFFFFFFFFFF8) + 32 * a2[10];
    v15 = *(v13 + 24);
    v14 = v13 + 24;
    if (v15 == v14)
    {
      v19 = 0;
      v20 = 0;
      v21 = 0;
    }

    else
    {
      v20 = 0;
      v21 = 0;
      v19 = v14;
    }
  }

  v16 = llvm::SmallVectorTemplateCommon<mlir::RegionSuccessor,void>::reserveForParamAndGetAddressImpl<llvm::SmallVectorTemplateBase<mlir::RegionSuccessor,true>>(a4, &v19, 1);
  v17 = (*a4 + 24 * *(a4 + 8));
  result = *v16;
  v17[1].n128_u64[0] = v16[1].n128_u64[0];
  *v17 = result;
  ++*(a4 + 8);
  return result;
}

void mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::IfOp>::getRegionInvocationBounds(uint64_t a1, uint64_t a2, uint64_t *a3, uint64_t a4, uint64_t *a5)
{
  v6 = *a3;
  if (!*a3 || *(*v6 + 136) != &mlir::detail::TypeIDResolver<mlir::IntegerAttr,void>::id || (v7 = *(v6 + 8), *(*v7 + 136) != &mlir::detail::TypeIDResolver<mlir::IntegerType,void>::id) || v7[2] != 1)
  {
    if (*(a5 + 3) > 1u)
    {
      LODWORD(v11) = *(a5 + 2);
      if (v11)
      {
        if (v11 >= 2)
        {
          v11 = 2;
        }

        else
        {
          v11 = v11;
        }

        v12 = *a5;
        do
        {
          *v12 = 0x100000000;
          *(v12 + 8) = 1;
          v12 += 12;
          --v11;
        }

        while (v11);
        v13 = *(a5 + 2);
        if (v13 > 1)
        {
          goto LABEL_21;
        }
      }

      else
      {
        v13 = 0;
      }

      v14 = *a5 + 12 * v13;
      v15 = v13 - 2;
      do
      {
        *v14 = 0x100000000;
        *(v14 + 8) = 1;
        v14 += 12;
      }

      while (!__CFADD__(v15++, 1));
    }

    else
    {
      *(a5 + 2) = 0;
      llvm::SmallVectorBase<unsigned int>::grow_pod(a5, a5 + 2, 2uLL, 12);
      v10 = *a5;
      *v10 = 0x100000000;
      *(v10 + 8) = 1;
      *(v10 + 12) = 0x100000000;
      *(v10 + 20) = 1;
    }

LABEL_21:
    *(a5 + 2) = 2;
    return;
  }

  v8 = *(v6 + 24);
  if (v8 > 0x40)
  {
    v9 = llvm::APInt::countLeadingZerosSlowCase((v6 + 16)) == v8;
  }

  else
  {
    v9 = *(v6 + 16) == 0;
  }

  v17 = v9;
  llvm::SmallVectorImpl<mlir::InvocationBounds>::emplace_back<int,int>(a5, 0, v17 ^ 1);
  v18 = *(v6 + 24);
  if (v18 > 0x40)
  {
    v19 = llvm::APInt::countLeadingZerosSlowCase((v6 + 16)) == v18;
  }

  else
  {
    v19 = *(v6 + 16) == 0;
  }

  v20 = v19;

  llvm::SmallVectorImpl<mlir::InvocationBounds>::emplace_back<int,int>(a5, 0, v20);
}

uint64_t mlir::detail::InferTypeOpInterfaceInterfaceTraits::Model<mlir::scf::IfOp>::inferReturnTypes(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, uint64_t a5, uint64_t a6, uint64_t a7, uint64_t a8, uint64_t a9, uint64_t a10, uint64_t a11)
{
  v14[7] = *MEMORY[0x277D85DE8];
  mlir::scf::detail::IfOpGenericAdaptorBase::IfOpGenericAdaptorBase(v14, a6, a9, a10);
  v14[5] = a4;
  v14[6] = a5;
  return mlir::scf::IfOp::inferReturnTypes(v14[3], v14[4], a11);
}

BOOL mlir::detail::InferTypeOpInterfaceInterfaceTraits::Model<mlir::scf::IfOp>::refineReturnTypes(uint64_t a1, void **a2, char a3, const char *a4, const char *a5, uint64_t a6, uint64_t a7, uint64_t a8, uint64_t a9, uint64_t a10, uint64_t a11)
{
  v20[7] = *MEMORY[0x277D85DE8];
  v17 = v19;
  v18 = 0x400000000;
  mlir::scf::detail::IfOpGenericAdaptorBase::IfOpGenericAdaptorBase(v20, a6, a9, a10);
  v20[5] = a4;
  v20[6] = a5;
  if (mlir::scf::IfOp::inferReturnTypes(v20[3], v20[4], &v17))
  {
    if (mlir::detail::InferTypeOpInterfaceTrait<mlir::scf::IfOp>::isCompatibleReturnTypes(v17 & 0xFFFFFFFFFFFFFFF9 | 2, v18, *a11 & 0xFFFFFFFFFFFFFFF9 | 2, *(a11 + 8)))
    {
      v15 = 1;
    }

    else
    {
      v20[0] = "scf.if";
      v20[1] = 6;
      v15 = mlir::emitOptionalError<char const(&)[2],llvm::StringLiteral,char const(&)[23],llvm::SmallVector<mlir::Type,4u> &,char const(&)[52],llvm::SmallVectorImpl<mlir::Type> &>(a2, a3, "'", v20, "' op inferred type(s) ", &v17, " are incompatible with return type(s) of operation ", a11);
    }
  }

  else
  {
    v15 = 0;
  }

  if (v17 != v19)
  {
    free(v17);
  }

  return v15;
}

BOOL mlir::detail::InferTypeOpInterfaceTrait<mlir::scf::IfOp>::isCompatibleReturnTypes(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4)
{
  if (a2 != a4)
  {
    return 0;
  }

  if (!a2)
  {
    return 1;
  }

  v6 = 0;
  v7 = a2 - 1;
  do
  {
    v8 = mlir::TypeRange::dereference_iterator(a1, v6);
    v9 = v8 == mlir::TypeRange::dereference_iterator(a3, v6);
    result = v9;
    if (!v9)
    {
      break;
    }

    v9 = v7 == v6++;
  }

  while (!v9);
  return result;
}

uint64_t llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallImpl<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const>(uint64_t a1, uint64_t a2)
{
  v2 = a2 + 64;
  v3 = ((a2 + 64 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40);
  if (*(v3 + 24) == v3 + 24)
  {
    return 0;
  }

  v5 = *(*(a2 + 72) + 24);
  if ((~*(v5 + 8) & 7) == 0)
  {
    v5 = 0;
  }

  if (!v5)
  {
    return 0;
  }

  v6 = *(v5 + 8) & 7;
  if (v6 == 6)
  {
    v7 = v5 + 24 * *(v5 + 16);
    v8 = v7 + 120;
    if (v7 == -120)
    {
      return 0;
    }
  }

  else
  {
    v8 = v5 + 16 * v6 + 16;
  }

  if (*(*(v8 + 48) + 16) != &mlir::detail::TypeIDResolver<mlir::arith::XOrIOp,void>::id)
  {
    return 0;
  }

  v10 = *(*(v8 + 72) + 56);
  v31 = mlir::m_One(void)::{lambda(llvm::APInt const&)#1}::__invoke;
  if ((~*(v10 + 8) & 7) == 0)
  {
    v10 = 0;
  }

  if (!v10)
  {
    return 0;
  }

  v11 = *(v10 + 8) & 7;
  if (v11 == 6)
  {
    v12 = v10 + 24 * *(v10 + 16);
    v13 = (v12 + 120);
    if (v12 == -120)
    {
      return 0;
    }
  }

  else
  {
    v13 = (v10 + 16 * v11 + 16);
  }

  result = mlir::detail::constant_int_predicate_matcher::match(&v31, v13);
  if (result)
  {
    v14 = *(a2 + 72);
    v15 = *(*(v8 + 72) + 24);
    v16 = v14[1];
    if (v16)
    {
      v17 = *v14;
      *v16 = *v14;
      if (v17)
      {
        *(v17 + 8) = v14[1];
      }
    }

    v14[3] = v15;
    v18 = *v15;
    *v14 = *v15;
    v14[1] = v15;
    if (v18)
    {
      *(v18 + 8) = v14;
    }

    *v15 = v14;
    v20 = *(a2 + 40);
    v19 = *(a2 + 44);
    v21 = (v19 >> 23) & 1;
    v22 = (v19 >> 21) & 0x7F8;
    v23 = ((v2 + 16 * v21 + v22 + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * v20;
    v24 = *(v23 + 8);
    if (v24)
    {
      v25 = v24 - 8;
    }

    else
    {
      v25 = 0;
    }

    if (*(v23 + 24) != v23 + 24)
    {
      llvm::iplist_impl<llvm::simple_ilist<mlir::Block>,llvm::ilist_traits<mlir::Block>>::transfer(v23, *(v23 + 8), v23 + 24, *(v23 + 32), (v23 + 24));
      v20 = *(a2 + 40);
      v26 = *(a2 + 44);
      v21 = (v26 >> 23) & 1;
      v22 = (v26 >> 21) & 0x7F8;
    }

    v27 = ((v2 + 16 * v21 + v22 + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * v20;
    v28 = *(v27 + 32);
    if (v24)
    {
      v29 = (v25 + 8);
    }

    else
    {
      v29 = 0;
    }

    result = 1;
    if (v29 != v28)
    {
      v30 = v29[1];
      if (v30 != v28)
      {
        llvm::iplist_impl<llvm::simple_ilist<mlir::Block>,llvm::ilist_traits<mlir::Block>>::transfer(v27 + 24, v28, v27, v29, v30);
        return 1;
      }
    }
  }

  return result;
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v10[14] = *MEMORY[0x277D85DE8];
  v10[0] = mlir::detail::TypeIDResolver<mlir::OpTrait::NRegions<2u>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::NRegions<2u>::Impl>(void)::Empty>,void>::resolveTypeID();
  v10[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicResults>(void)::Empty>,void>::resolveTypeID();
  v10[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v10[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::OneOperand<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OneOperand>(void)::Empty>,void>::resolveTypeID();
  v10[4] = mlir::detail::TypeIDResolver<mlir::OpTrait::SingleBlock<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlock>(void)::Empty>,void>::resolveTypeID();
  v10[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl>(void)::Empty>,void>::resolveTypeID();
  v10[6] = mlir::detail::TypeIDResolver<mlir::OpTrait::NoRegionArguments<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::NoRegionArguments>(void)::Empty>,void>::resolveTypeID();
  v10[7] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v10[8] = mlir::detail::TypeIDResolver<mlir::RegionBranchOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::RegionBranchOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[9] = mlir::detail::TypeIDResolver<mlir::InferTypeOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::InferTypeOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  if ((atomic_load_explicit(&qword_27FC22F88, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22F88))
  {
    v8 = llvm::getTypeName<mlir::OpTrait::InferTypeOpAdaptor<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::InferTypeOpAdaptor>(void)::Empty>>();
    qword_27FC22F80 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v8, v9);
    __cxa_guard_release(&qword_27FC22F88);
  }

  v10[10] = qword_27FC22F80;
  v10[11] = mlir::detail::TypeIDResolver<mlir::OpTrait::HasRecursiveMemoryEffects<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasRecursiveMemoryEffects>(void)::Empty>,void>::resolveTypeID();
  v10[12] = mlir::detail::TypeIDResolver<mlir::ConditionallySpeculatable::Trait<mlir::TypeID mlir::TypeID::get<mlir::ConditionallySpeculatable::Trait>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v10[13] = v3;
  do
  {
    v5 = v10[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 13);
  return v5 == a2;
}

uint64_t llvm::getTypeName<mlir::OpTrait::InferTypeOpAdaptor<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::InferTypeOpAdaptor>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC22FA0, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22FA0))
  {
    qword_27FC22F90 = llvm::detail::getTypeNameImpl<mlir::OpTrait::InferTypeOpAdaptor<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::InferTypeOpAdaptor>(void)::Empty>>();
    *algn_27FC22F98 = v1;
    __cxa_guard_release(&qword_27FC22FA0);
  }

  return qword_27FC22F90;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::InferTypeOpAdaptor<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::InferTypeOpAdaptor>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::InferTypeOpAdaptor<Empty>]";
  v6 = 102;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t mlir::detail::TypeIDResolver<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>,void>::resolveTypeID()
{
  v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
  {
    v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
    if (v2)
    {
      v3 = llvm::getTypeName<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>>();
      mlir::detail::TypeIDResolver<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>,void>::resolveTypeID(void)::id = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v3, v4);
      v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
    }
  }

  return v0[71];
}

uint64_t llvm::getTypeName<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>>()
{
  {
    llvm::getTypeName<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>>(void)::Name = llvm::detail::getTypeNameImpl<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>>();
    unk_27FC1B250 = v1;
  }

  return llvm::getTypeName<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>>(void)::Name;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::RecursivelySpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::RecursivelySpeculatableImplTrait>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::RecursivelySpeculatableImplTrait<Empty>]";
  v6 = 116;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, uint64_t a5)
{
  mlir::OpState::printOpName(a2, a3, a4, a5);
  v7 = (*(*a3 + 16))(a3);
  v8 = *(v7 + 4);
  if (*(v7 + 3) == v8)
  {
    llvm::raw_ostream::write(v7, " ", 1uLL);
  }

  else
  {
    *v8 = 32;
    ++*(v7 + 4);
  }

  (*(*a3 + 160))(a3, *(*(a2 + 72) + 24));
  v9 = *(a2 + 36);
  if (v9)
  {
    v10 = (*(*a3 + 16))(a3);
    v11 = *(v10 + 4);
    if ((*(v10 + 3) - v11) > 4)
    {
      *(v11 + 4) = 40;
      *v11 = 540945696;
      *(v10 + 4) += 5;
    }

    else
    {
      llvm::raw_ostream::write(v10, " -> (", 5uLL);
    }

    v12 = *(a2 + 36);
    if (v12)
    {
      v13 = a2 - 16;
    }

    else
    {
      v13 = 0;
    }

    if (v12)
    {
      (*(*a3 + 32))(a3, *(a2 - 8) & 0xFFFFFFFFFFFFFFF8);
      if (v12 != 1)
      {
        v14 = v13 - 16;
        v15 = 1;
        while (1)
        {
          v16 = (*(*a3 + 16))(a3);
          v17 = *(v16 + 4);
          if (*(v16 + 3) - v17 > 1uLL)
          {
            *v17 = 8236;
            *(v16 + 4) += 2;
          }

          else
          {
            llvm::raw_ostream::write(v16, ", ", 2uLL);
          }

          v18 = *(a2 - 8) & 7;
          v19 = v13;
          v20 = v15;
          if (v18 == 6)
          {
            goto LABEL_20;
          }

          v21 = (5 - v18);
          v22 = v14;
          v20 = v15 - v21;
          if (v15 > v21)
          {
            break;
          }

LABEL_21:
          (*(*a3 + 32))(a3, *(v22 + 8) & 0xFFFFFFFFFFFFFFF8);
          ++v15;
          v14 -= 16;
          if (v12 == v15)
          {
            goto LABEL_22;
          }
        }

        v19 = v13 - 16 * v21;
LABEL_20:
        v22 = v19 - 24 * v20;
        goto LABEL_21;
      }
    }

LABEL_22:
    v23 = (*(*a3 + 16))(a3);
    v24 = *(v23 + 4);
    if (*(v23 + 3) == v24)
    {
      llvm::raw_ostream::write(v23, ")", 1uLL);
    }

    else
    {
      *v24 = 41;
      ++*(v23 + 4);
    }
  }

  v25 = (*(*a3 + 16))(a3);
  v26 = *(v25 + 4);
  if (v26 >= *(v25 + 3))
  {
    llvm::raw_ostream::write(v25, 32);
  }

  else
  {
    *(v25 + 4) = v26 + 1;
    *v26 = 32;
  }

  (*(*a3 + 224))(a3, ((a2 + 64 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40), 0, v9 != 0, 0);
  v27 = ((a2 + 64 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40);
  v29 = *(v27 + 24);
  v28 = v27 + 24;
  if (v29 != v28)
  {
    v30 = (*(*a3 + 16))(a3);
    v31 = *(v30 + 4);
    if ((*(v30 + 3) - v31) > 5)
    {
      *(v31 + 4) = 8293;
      *v31 = 1936483616;
      *(v30 + 4) += 6;
    }

    else
    {
      llvm::raw_ostream::write(v30, " else ", 6uLL);
    }

    (*(*a3 + 224))(a3, v28, 0, v9 != 0, 0);
  }

  AttrDictionary = mlir::Operation::getAttrDictionary(a2);
  v33 = *(AttrDictionary + 8);
  v34 = *(AttrDictionary + 16);
  v35 = *(*a3 + 192);

  return v35(a3, v33, v34, 0, 0);
}

uint64_t mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::verifyInvariants(uint64_t a1)
{
  v33 = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyNRegions(a1, 2) & 1) == 0 || !mlir::OpTrait::impl::verifyZeroSuccessors(a1, v2) || (mlir::OpTrait::impl::verifyOneOperand(a1, v3) & 1) == 0)
  {
    goto LABEL_28;
  }

  v5 = *(a1 + 44);
  v6 = v5 & 0x7FFFFF;
  if ((v5 & 0x7FFFFF) == 0)
  {
    goto LABEL_19;
  }

  v7 = 0;
  v8 = (((a1 + 16 * ((v5 >> 23) & 1) + ((v5 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40));
  while (1)
  {
    if (v8 == *v8)
    {
      goto LABEL_10;
    }

    v9 = v8[1];
    if (v8 == v9 || v8 != *(v9 + 8))
    {
      break;
    }

    if (*(v9 + 24) == v9 + 24)
    {
      v29 = 257;
      mlir::Operation::emitOpError(&v30, a1, v28);
      if (v30)
      {
        mlir::Diagnostic::operator<<<26ul>(&v31, "expects a non-empty block");
      }

      v12 = v32;
      goto LABEL_18;
    }

LABEL_10:
    ++v7;
    v8 += 3;
    if (v6 == v7)
    {
      goto LABEL_19;
    }
  }

  LODWORD(v25[0]) = v7;
  v28[0] = "expects region #";
  v29 = 259;
  mlir::Operation::emitOpError(&v30, a1, v28);
  v10 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v30, v25);
  v11 = v10;
  if (*v10)
  {
    mlir::Diagnostic::operator<<<23ul>((v10 + 1), " to have 0 or 1 blocks");
  }

  v12 = *(v11 + 200);
LABEL_18:
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v30);
  if (v12)
  {
LABEL_28:
    v20 = 0;
  }

  else
  {
LABEL_19:
    if ((mlir::OpTrait::impl::verifyNoRegionArguments(a1, v4) & 1) == 0)
    {
      goto LABEL_28;
    }

    if (!mlir::scf::__mlir_ods_local_type_constraint_SCFOps1(a1, (*(*(*(a1 + 72) + 24) + 8) & 0xFFFFFFFFFFFFFFF8), 0))
    {
      goto LABEL_28;
    }

    v13 = a1 + 64;
    if (!mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(a1, ((a1 + 64 + 16 * ((*(a1 + 44) >> 23) & 1) + ((*(a1 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40), "thenRegion", 10, 0))
    {
      goto LABEL_28;
    }

    v14 = ((v13 + 16 * ((*(a1 + 44) >> 23) & 1) + ((*(a1 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40);
    v15 = v14 + 24;
    v27 = 1;
    v16 = *(v14 + 32);
    if (v16 != v15 && *(v16 + 8) != v15)
    {
      v28[0] = "region #";
      v29 = 259;
      mlir::Operation::emitOpError(&v30, a1, v28);
      v17 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v30, &v27);
      v18 = v17;
      v24 = 1283;
      v23[0] = " ('";
      v23[2] = "elseRegion";
      v23[3] = 10;
      v25[0] = v23;
      v25[2] = "') ";
      v26 = 770;
      if (*v17)
      {
        mlir::Diagnostic::operator<<((v17 + 1), v25);
        if (*v18)
        {
          mlir::Diagnostic::operator<<<58ul>((v18 + 1), "failed to verify constraint: region with at most 1 blocks");
        }
      }

      v19 = *(v18 + 200);
      mlir::InFlightDiagnostic::~InFlightDiagnostic(&v30);
      if (v19)
      {
        goto LABEL_28;
      }
    }

    if (*(a1 + 36) && (v22 = ((v13 + 16 * ((*(a1 + 44) >> 23) & 1) + ((*(a1 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40), *(v22 + 24) == v22 + 24))
    {
      v28[0] = "must have an else block if defining values";
      v29 = 259;
      mlir::Operation::emitOpError(&v30, a1, v28);
      v20 = v32 ^ 1;
      mlir::InFlightDiagnostic::~InFlightDiagnostic(&v30);
    }

    else
    {
      v20 = 1;
    }
  }

  return v20 & 1;
}

uint64_t mlir::Op<mlir::scf::IfOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::NoRegionArguments,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::InferTypeOpInterface::Trait,mlir::OpTrait::InferTypeOpAdaptor,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::RecursivelySpeculatableImplTrait>::verifyRegionInvariants(mlir::detail *this, mlir::Operation *a2)
{
  v23[25] = *MEMORY[0x277D85DE8];
  v3 = *(this + 11);
  v4 = v3 & 0x7FFFFF;
  if ((v3 & 0x7FFFFF) != 0)
  {
    v5 = (((this + 16 * ((v3 >> 23) & 1) + ((v3 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(this + 10));
    do
    {
      if (v5 != *v5)
      {
        v6 = v5[1];
        v7 = v6 ? v6 - 8 : 0;
        v8 = *(*(v7 + 32) + 48);
        if (*(v8 + 16) != &mlir::detail::TypeIDResolver<mlir::scf::YieldOp,void>::id)
        {
          v14 = 1283;
          v13[0] = "expects regions to end with '";
          v13[2] = "scf.yield";
          v13[3] = 9;
          v15[0] = v13;
          v15[2] = "', found '";
          v16 = 770;
          v11 = *(v8 + 8);
          v17 = v15;
          v18 = *(v11 + 16);
          v19 = 1282;
          v20[0] = &v17;
          v20[2] = "'";
          v21 = 770;
          mlir::Operation::emitOpError(&v22, this, v20);
          mlir::Diagnostic::attachNote(v23, 0, 0);
        }
      }

      v5 += 3;
      --v4;
    }

    while (v4);
  }

  if (mlir::detail::verifyTypesAlongControlFlowEdges(this, a2))
  {
    v10 = mlir::detail::verifyInferredResultTypes(this, v9);
  }

  else
  {
    v10 = 0;
  }

  return v10 & 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));
  return a1;
}

void mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));

  JUMPOUT(0x25F891040);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::foldHook()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::hasTrait()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::~UniqueFunctionBase(v2);
  return v0;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::printAssembly()
{
  v1[4] = *MEMORY[0x277D85DE8];
  v1[3] = &llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks + 2;
  llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks(v1);
  return llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::~UniqueFunctionBase(v1);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::verifyInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::verifyInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::verifyRegionInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::verifyRegionInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::getInherentAttr(uint64_t a1, uint64_t a2, const void *a3, size_t a4)
{
  v4 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(*(*(a2 + 56) + 8), *(*(a2 + 56) + 8) + 16 * *(*(a2 + 56) + 16), a3, a4);
  if (v5)
  {
    return *(v4 + 8);
  }

  else
  {
    return 0;
  }
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::InParallelOp>::setPropertiesFromAttr(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, void (*a5)(uint64_t *__return_ptr, uint64_t, uint64_t, uint64_t, uint64_t), uint64_t a6)
{
  v8[25] = *MEMORY[0x277D85DE8];
  a5(&v7, a6, a2, a3, a4);
  if (v7)
  {
    mlir::Diagnostic::operator<<<43ul>(v8, "this operation does not support properties");
  }

  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v7);
  return 0;
}

unint64_t mlir::detail::ParallelCombiningOpInterfaceInterfaceTraits::Model<mlir::scf::InParallelOp>::getParentResult(uint64_t a1, uint64_t a2, unsigned int a3)
{
  v3 = *(a2 + 16);
  if (v3)
  {
    v3 = *(v3 + 24) & 0xFFFFFFFFFFFFFFF8;
    if (v3)
    {
      v3 = *(v3 + 16);
    }
  }

  v4 = v3 - 24 * (a3 - 5) - 96;
  v5 = v3 - 16 * ((a3 + 1) & 0xF);
  if (a3 <= 5)
  {
    return v5;
  }

  else
  {
    return v4;
  }
}

uint64_t mlir::detail::ParallelCombiningOpInterfaceInterfaceTraits::Model<mlir::scf::InParallelOp>::getYieldingOps(uint64_t a1, uint64_t a2)
{
  v2 = *(((a2 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40) + 8);
  if (v2)
  {
    v3 = v2 - 8;
  }

  else
  {
    v3 = 0;
  }

  return *(v3 + 40);
}

uint64_t mlir::detail::TypeIDResolver<mlir::ParallelCombiningOpInterface,void>::resolveTypeID()
{
  v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
  {
    v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
    if (v2)
    {
      v3 = llvm::getTypeName<mlir::ParallelCombiningOpInterface>();
      mlir::detail::TypeIDResolver<mlir::ParallelCombiningOpInterface,void>::resolveTypeID(void)::id = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v3, v4);
      v0 = &llvm::getTypeName<mlir::SideEffects::AutomaticAllocationScopeResource>(void)::Name;
    }
  }

  return v0[80];
}

uint64_t llvm::getTypeName<mlir::ParallelCombiningOpInterface>()
{
  {
    llvm::getTypeName<mlir::ParallelCombiningOpInterface>(void)::Name = llvm::detail::getTypeNameImpl<mlir::ParallelCombiningOpInterface>();
    *algn_27FC1B298 = v1;
  }

  return llvm::getTypeName<mlir::ParallelCombiningOpInterface>(void)::Name;
}

const char *llvm::detail::getTypeNameImpl<mlir::ParallelCombiningOpInterface>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::ParallelCombiningOpInterface]";
  v6 = 96;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v12[15] = *MEMORY[0x277D85DE8];
  v12[0] = mlir::detail::TypeIDResolver<mlir::OpTrait::OneRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OneRegion>(void)::Empty>,void>::resolveTypeID();
  v12[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroResults>(void)::Empty>,void>::resolveTypeID();
  v12[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v12[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroOperands<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroOperands>(void)::Empty>,void>::resolveTypeID();
  if ((atomic_load_explicit(&qword_27FC22FB0, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22FB0))
  {
    v8 = llvm::getTypeName<mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl>(void)::Empty>>();
    qword_27FC22FA8 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v8, v9);
    __cxa_guard_release(&qword_27FC22FB0);
  }

  v12[4] = qword_27FC22FA8;
  v12[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::NoTerminator<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::NoTerminator>(void)::Empty>,void>::resolveTypeID();
  v12[6] = mlir::detail::TypeIDResolver<mlir::OpTrait::SingleBlock<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlock>(void)::Empty>,void>::resolveTypeID();
  v12[7] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v12[8] = mlir::detail::TypeIDResolver<mlir::ConditionallySpeculatable::Trait<mlir::TypeID mlir::TypeID::get<mlir::ConditionallySpeculatable::Trait>(void)::Empty>,void>::resolveTypeID();
  v12[9] = mlir::detail::TypeIDResolver<mlir::OpTrait::AlwaysSpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AlwaysSpeculatableImplTrait>(void)::Empty>,void>::resolveTypeID();
  v12[10] = mlir::detail::TypeIDResolver<mlir::MemoryEffectOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::MemoryEffectOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v12[11] = mlir::detail::TypeIDResolver<mlir::OpTrait::IsTerminator<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::IsTerminator>(void)::Empty>,void>::resolveTypeID();
  if ((atomic_load_explicit(&qword_27FC22FD8, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22FD8))
  {
    v10 = llvm::getTypeName<mlir::ParallelCombiningOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::ParallelCombiningOpInterface::Trait>(void)::Empty>>();
    qword_27FC22FD0 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v10, v11);
    __cxa_guard_release(&qword_27FC22FD8);
  }

  v12[12] = qword_27FC22FD0;
  v12[13] = mlir::detail::TypeIDResolver<mlir::RegionKindInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::RegionKindInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::OpTrait::HasOnlyGraphRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasOnlyGraphRegion>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v12[14] = v3;
  do
  {
    v5 = v12[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 14);
  return v5 == a2;
}

uint64_t llvm::getTypeName<mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC22FC8, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22FC8))
  {
    qword_27FC22FB8 = llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl>(void)::Empty>>();
    unk_27FC22FC0 = v1;
    __cxa_guard_release(&qword_27FC22FC8);
  }

  return qword_27FC22FB8;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl<Empty>]";
  v6 = 120;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t llvm::getTypeName<mlir::ParallelCombiningOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::ParallelCombiningOpInterface::Trait>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC22FF0, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC22FF0))
  {
    qword_27FC22FE0 = llvm::detail::getTypeNameImpl<mlir::ParallelCombiningOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::ParallelCombiningOpInterface::Trait>(void)::Empty>>();
    *algn_27FC22FE8 = v1;
    __cxa_guard_release(&qword_27FC22FF0);
  }

  return qword_27FC22FE0;
}

const char *llvm::detail::getTypeNameImpl<mlir::ParallelCombiningOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::ParallelCombiningOpInterface::Trait>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::ParallelCombiningOpInterface::Trait<Empty>]";
  v6 = 110;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, mlir::Operation *a2, uint64_t a3, uint64_t a4, uint64_t a5)
{
  mlir::OpState::printOpName(a2, a3, a4, a5);
  v7 = (*(*a3 + 16))(a3);
  v8 = *(v7 + 4);
  if (*(v7 + 3) == v8)
  {
    llvm::raw_ostream::write(v7, " ", 1uLL);
  }

  else
  {
    *v8 = 32;
    ++*(v7 + 4);
  }

  (*(*a3 + 224))(a3, ((a2 + 16 * ((*(a2 + 11) >> 23) & 1) + ((*(a2 + 11) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 10), 0, 0, 0);
  AttrDictionary = mlir::Operation::getAttrDictionary(a2);
  v10 = *(AttrDictionary + 8);
  v11 = *(AttrDictionary + 16);
  v12 = *(*a3 + 192);

  return v12(a3, v10, v11, 0, 0);
}

uint64_t mlir::Op<mlir::scf::InParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::ZeroOperands,mlir::OpTrait::HasParent<mlir::scf::ForallOp>::Impl,mlir::OpTrait::NoTerminator,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator,mlir::ParallelCombiningOpInterface::Trait,mlir::RegionKindInterface::Trait,mlir::OpTrait::HasOnlyGraphRegion>::verifyInvariants(uint64_t a1, mlir::Operation *a2)
{
  v44 = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyOneRegion(a1, a2) & 1) == 0 || (mlir::OpTrait::impl::verifyZeroResults(a1, v3) & 1) == 0 || !mlir::OpTrait::impl::verifyZeroSuccessors(a1, v4) || (mlir::OpTrait::impl::verifyZeroOperands(a1, v5) & 1) == 0)
  {
    goto LABEL_33;
  }

  v6 = *(a1 + 16);
  if (!v6 || (v7 = *(v6 + 24) & 0xFFFFFFFFFFFFFFF8) == 0 || (v8 = *(v7 + 16)) == 0 || *(*(v8 + 48) + 16) != &mlir::detail::TypeIDResolver<mlir::scf::ForallOp,void>::id)
  {
    v40 = 257;
    mlir::Operation::emitOpError(&v42, a1, v39);
    if (v42)
    {
      mlir::Diagnostic::operator<<<19ul>(v43, "expects parent op ");
    }

    v36 = "'";
    v9 = mlir::InFlightDiagnostic::operator<<<char const*>(&v42, &v36);
    v41[0] = "scf.forall";
    v41[1] = 10;
    v37[0] = v41;
    v37[1] = 1;
    v10 = mlir::InFlightDiagnostic::operator<<<llvm::ArrayRef<llvm::StringLiteral>>(v9, v37);
    v11 = v10;
    if (*v10)
    {
      mlir::Diagnostic::operator<<<2ul>((v10 + 1), "'");
    }

    v12 = *(v11 + 200);
    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v42);
    if (v12)
    {
      goto LABEL_33;
    }
  }

  v13 = *(a1 + 44);
  if ((v13 & 0x7FFFFF) != 0)
  {
    v14 = 0;
    v15 = (((a1 + 16 * ((v13 >> 23) & 1) + ((v13 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40));
    while (1)
    {
      if (v15 != *v15)
      {
        v16 = v15[1];
        if (v15 == v16 || v15 != *(v16 + 8))
        {
          break;
        }
      }

      ++v14;
      v15 += 3;
      if ((v13 & 0x7FFFFF) == v14)
      {
        goto LABEL_25;
      }
    }

    LODWORD(v37[0]) = v14;
    v39[0] = "expects region #";
    v40 = 259;
    mlir::Operation::emitOpError(&v42, a1, v39);
    v17 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v42, v37);
    v18 = v17;
    if (*v17)
    {
      mlir::Diagnostic::operator<<<23ul>((v17 + 1), " to have 0 or 1 blocks");
    }

    v19 = *(v18 + 200);
    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v42);
    if (v19)
    {
      goto LABEL_33;
    }

    LODWORD(v13) = *(a1 + 44);
  }

LABEL_25:
  if (!mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(a1, ((a1 + 64 + 16 * ((v13 >> 23) & 1) + ((v13 >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40), "region", 6, 0) || (mlir::OpTrait::impl::verifyIsTerminator(a1, v20) & 1) == 0 || (mlir::detail::verifyParallelCombiningOpInterface(a1, v21) & 1) == 0)
  {
LABEL_33:
    v25 = 0;
    return v25 & 1;
  }

  v22 = *((*(*(a1 + 16) + 24) & 0xFFFFFFFFFFFFFFF8) + 16);
  if (v22)
  {
    v23 = *(*(v22 + 6) + 16) == &mlir::detail::TypeIDResolver<mlir::scf::ForallOp,void>::id;
  }

  else
  {
    v23 = 0;
  }

  if (v23)
  {
    v27 = *(((a1 + 64 + 16 * ((*(a1 + 44) >> 23) & 1) + ((*(a1 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40) + 8);
    if (v27)
    {
      v28 = v27 - 8;
    }

    else
    {
      v28 = 0;
    }

    v29 = v28 + 32;
    v30 = *(v28 + 40);
    if (v30 == v28 + 32)
    {
      v25 = 1;
      return v25 & 1;
    }

    while (*(*(v30 + 48) + 16) == &mlir::detail::TypeIDResolver<mlir::tensor::ParallelInsertSliceOp,void>::id)
    {
      v31 = *(*(v30 + 72) + 32 * *(v30 + 104) + 24);
      RegionOutArgs = mlir::scf::ForallOp::getRegionOutArgs(v22);
      if (v33)
      {
        v34 = 8 * v33;
        v35 = RegionOutArgs;
        while (*v35 != v31)
        {
          ++v35;
          v34 -= 8;
          if (!v34)
          {
            goto LABEL_49;
          }
        }
      }

      else
      {
        v35 = RegionOutArgs;
      }

      if (v35 == (RegionOutArgs + 8 * v33))
      {
LABEL_49:
        v39[0] = "may only insert into an output block argument";
        v40 = 259;
        v24 = v30;
        goto LABEL_50;
      }

      v30 = *(v30 + 8);
      v25 = 1;
      if (v30 == v29)
      {
        return v25 & 1;
      }
    }

    v37[0] = "expected only ";
    v38 = 259;
    mlir::Operation::emitOpError(&v42, a1, v37);
    if (v42)
    {
      v40 = 262;
      v39[0] = "tensor.parallel_insert_slice";
      v39[1] = 28;
      mlir::Diagnostic::operator<<(v43, v39);
      if (v42)
      {
        mlir::Diagnostic::operator<<<5ul>(v43, " ops");
      }
    }
  }

  else
  {
    v39[0] = "expected forall op parent";
    v40 = 259;
    v24 = a1;
LABEL_50:
    mlir::Operation::emitOpError(&v42, v24, v39);
  }

  v25 = v43[192] ^ 1;
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v42);
  return v25 & 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));
  return a1;
}

void mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));

  JUMPOUT(0x25F891040);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::foldHook()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::hasTrait()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::~UniqueFunctionBase(v2);
  return v0;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::printAssembly()
{
  v1[4] = *MEMORY[0x277D85DE8];
  v1[3] = &llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks + 2;
  llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks(v1);
  return llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::~UniqueFunctionBase(v1);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::verifyInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::verifyInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::verifyRegionInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::verifyRegionInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

unint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::getInherentAttr(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4)
{
  if (a4 == 5 && (*a3 == 1702060387 ? (v4 = *(a3 + 4) == 115) : (v4 = 0), v4))
  {
    v6 = *(a2 + 16 * ((*(a2 + 44) >> 23) & 1) + 64) & 0xFFFFFFFFFFFFFF00;
    v5 = *(a2 + 16 * ((*(a2 + 44) >> 23) & 1) + 64);
  }

  else
  {
    v5 = 0;
    v6 = 0;
  }

  return v6 | v5;
}

void mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::setInherentAttr(uint64_t a1, uint64_t a2, uint64_t a3, void *a4)
{
  if (*(a3 + 24) == 5)
  {
    v4 = *(a3 + 16);
    v5 = *v4;
    v6 = *(v4 + 4);
    if (v5 == 1702060387 && v6 == 115)
    {
      if (a4 && *(*a4 + 136) == &mlir::detail::TypeIDResolver<mlir::DenseArrayAttr,void>::id && (v8 = a4[1], *(*v8 + 136) == &mlir::detail::TypeIDResolver<mlir::IntegerType,void>::id))
      {
        if (v8[2] == 64)
        {
          v9 = a4;
        }

        else
        {
          v9 = 0;
        }
      }

      else
      {
        v9 = 0;
      }

      *(a2 + 16 * ((*(a2 + 44) >> 23) & 1) + 64) = v9;
    }
  }
}

void mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::populateInherentAttrs(uint64_t a1, uint64_t a2, const llvm::Twine *a3)
{
  v3 = *(a2 + 16 * ((*(a2 + 44) >> 23) & 1) + 64);
  if (v3)
  {
    v5 = *(**v3 + 32);
    v8 = 261;
    v7[0] = "cases";
    v7[1] = 5;
    v6 = mlir::StringAttr::get(v5, v7, a3);
    mlir::NamedAttrList::push_back(a3, v6, v3);
  }
}

void mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::initProperties(uint64_t a1, uint64_t a2, void *a3, uint64_t *a4)
{
  if (a4)
  {
    v4 = *a4;
  }

  else
  {
    v4 = 0;
  }

  *a3 = v4;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::setPropertiesFromAttr(uint64_t a1, uint64_t a2, void *a3, uint64_t *a4, void (*a5)(uint64_t *__return_ptr, uint64_t), uint64_t a6)
{
  v23 = *MEMORY[0x277D85DE8];
  if (*(*a4 + 136) != &mlir::detail::TypeIDResolver<mlir::DictionaryAttr,void>::id)
  {
    (a5)(&v19, a6, a2, a3);
    if (v19)
    {
      mlir::Diagnostic::operator<<<42ul>(v20, "expected DictionaryAttr to set properties");
    }

LABEL_4:
    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v19);
    return 0;
  }

  v10 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(a4[1], a4[1] + 16 * a4[2], "cases", 5uLL);
  if (v11)
  {
    v12 = *(v10 + 8);
    if (v12)
    {
      if (*(*v12 + 136) != &mlir::detail::TypeIDResolver<mlir::DenseArrayAttr,void>::id || (v13 = v12[1], *(*v13 + 136) != &mlir::detail::TypeIDResolver<mlir::IntegerType,void>::id) || v13[2] != 64)
      {
        a5(&v19, a6);
        if (v19)
        {
          if (v19)
          {
            v17 = 0;
            v18 = v12;
            v14 = llvm::SmallVectorTemplateCommon<mlir::DiagnosticArgument,void>::reserveForParamAndGetAddressImpl<llvm::SmallVectorTemplateBase<mlir::DiagnosticArgument,true>>(&v21, &v17, 1);
            v15 = v21 + 24 * v22;
            v16 = *v14;
            *(v15 + 16) = *(v14 + 16);
            *v15 = v16;
            ++v22;
          }
        }

        goto LABEL_4;
      }

      *a3 = v12;
    }
  }

  return 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::getPropertiesAsAttr(uint64_t a1, uint64_t a2, const llvm::Twine *a3)
{
  v14[6] = *MEMORY[0x277D85DE8];
  v3 = *(***(a2 + 24) + 32);
  v4 = *(a2 + 16 * ((*(a2 + 44) >> 23) & 1) + 64);
  v12 = v14;
  v13 = 0x300000000;
  if (!v4)
  {
    return 0;
  }

  v5 = *(**v4 + 32);
  v11 = 261;
  v10[0] = "cases";
  v10[1] = 5;
  v6 = mlir::StringAttr::get(v5, v10, a3);
  llvm::SmallVectorTemplateBase<mlir::NamedAttribute,true>::push_back(&v12, v6, v4);
  v7 = v12;
  if (v13)
  {
    v8 = mlir::DictionaryAttr::get(v3, v12, v13);
    v7 = v12;
  }

  else
  {
    v8 = 0;
  }

  if (v7 != v14)
  {
    free(v7);
  }

  return v8;
}

unint64_t mlir::RegisteredOperationName::Model<mlir::scf::IndexSwitchOp>::hashProperties(uint64_t a1, void *a2)
{
  v2 = 0x9DDFEA08EB382D69 * ((8 * *a2 - 0xAE502812AA7333) ^ HIDWORD(*a2));
  v3 = 0x9DDFEA08EB382D69 * (HIDWORD(*a2) ^ (v2 >> 47) ^ v2);
  v4 = v3 ^ (v3 >> 47);
  v5 = ((0x9DDFEA08EB382D69 * v4) >> 32) ^ 0xFF51AFD7ED558CCDLL;
  v6 = 0x9DDFEA08EB382D69 * (v5 ^ (((0x759C16B48 * v4) & 0x7FFFFFFF8) + 8));
  return 0x9DDFEA08EB382D69 * ((0x9DDFEA08EB382D69 * (v5 ^ (v6 >> 47) ^ v6)) ^ ((0x9DDFEA08EB382D69 * (v5 ^ (v6 >> 47) ^ v6)) >> 47));
}

uint64_t mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::IndexSwitchOp>::getEntrySuccessorOperands(uint64_t a1, uint64_t a2)
{
  if ((*(a2 + 46) & 0x80) != 0)
  {
    v2 = *(a2 + 72);
    v3 = *(a2 + 68);
  }

  else
  {
    v2 = 0;
    v3 = 0;
  }

  return v2 + 32 * v3;
}

void *mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::IndexSwitchOp>::getEntrySuccessorRegions(uint64_t a1, uint64_t a2, uint64_t *a3, uint64_t a4, uint64_t a5)
{
  v27[3] = *MEMORY[0x277D85DE8];
  v7 = a2 + 64;
  v8 = *(a2 + 44);
  v9 = (v8 >> 23) & 1;
  v10 = a2 + 64 + 16 * v9;
  v11 = v8 & 0x7FFFFF;
  v12 = *a3;
  if (!*a3)
  {
    goto LABEL_7;
  }

  if (*(*v12 + 136) != &mlir::detail::TypeIDResolver<mlir::IntegerAttr,void>::id)
  {
    v12 = 0;
  }

  v26 = v12;
  if (v12)
  {
    v13 = *v10;
    v14 = *(*v10 + 32);
    if (v11)
    {
      v15 = ((v10 + ((v8 >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40);
      v16 = v11 - 1;
    }

    else
    {
      v15 = 0;
      v16 = -1;
    }

    if (v14 < 8 || v16 == 0)
    {
LABEL_22:
      v27[0] = ((v7 + 16 * v9 + ((v8 >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40);
    }

    else
    {
      v20 = *(v13 + 24);
      v21 = v15 + 24;
      v22 = 24 * (v8 & 0x7FFFFF) - 48;
      v23 = 8 * (v14 >> 3) - 8;
      while (1)
      {
        v24 = *v20;
        if (v24 == mlir::IntegerAttr::getInt(&v26))
        {
          break;
        }

        if (v23)
        {
          ++v20;
          v21 += 24;
          v25 = v22;
          v22 -= 24;
          v23 -= 8;
          if (v25)
          {
            continue;
          }
        }

        v8 = *(a2 + 44);
        v9 = (v8 >> 23) & 1;
        goto LABEL_22;
      }

      v27[0] = v21;
    }

    return llvm::SmallVectorImpl<mlir::RegionSuccessor>::emplace_back<mlir::Region *>(a5, v27);
  }

  else
  {
LABEL_7:
    if (v11)
    {
      v17 = ((v10 + ((v8 >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40);
    }

    else
    {
      v17 = 0;
      v11 = 0;
    }

    return std::__copy_impl::operator()[abi:nn200100]<llvm::detail::indexed_accessor_range_base<mlir::RegionRange,llvm::PointerUnion<mlir::Region *,std::unique_ptr<mlir::Region> const*,mlir::Region **>,mlir::Region *,mlir::Region *,mlir::Region *>::iterator,llvm::detail::indexed_accessor_range_base<mlir::RegionRange,llvm::PointerUnion<mlir::Region *,std::unique_ptr<mlir::Region> const*,mlir::Region **>,mlir::Region *,mlir::Region *,mlir::Region *>::iterator,std::back_insert_iterator<llvm::SmallVectorImpl<mlir::RegionSuccessor>>>(v27, v17, 0, v17, v11, a5);
  }
}

void *mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::IndexSwitchOp>::getSuccessorRegions(uint64_t a1, unsigned int *a2, uint64_t a3, uint64_t a4)
{
  v10[3] = *MEMORY[0x277D85DE8];
  if (a3)
  {
    v4 = a2[9];
    v5 = a2 - 4;
    if (!v4)
    {
      v5 = 0;
    }

    v10[0] = v5;
    v10[1] = v4;
    return llvm::SmallVectorImpl<mlir::RegionSuccessor>::emplace_back<mlir::ResultRange>(a4, v10);
  }

  else
  {
    v7 = a2[11];
    v8 = v7 & 0x7FFFFF;
    if ((v7 & 0x7FFFFF) != 0)
    {
      v9 = ((&a2[4 * ((v7 >> 23) & 1) + 17] + ((v7 >> 21) & 0x7F8) + 3) & 0xFFFFFFFFFFFFFFF8) + 32 * a2[10];
    }

    else
    {
      v9 = 0;
      v8 = 0;
    }

    return std::__copy_impl::operator()[abi:nn200100]<llvm::detail::indexed_accessor_range_base<mlir::RegionRange,llvm::PointerUnion<mlir::Region *,std::unique_ptr<mlir::Region> const*,mlir::Region **>,mlir::Region *,mlir::Region *,mlir::Region *>::iterator,llvm::detail::indexed_accessor_range_base<mlir::RegionRange,llvm::PointerUnion<mlir::Region *,std::unique_ptr<mlir::Region> const*,mlir::Region **>,mlir::Region *,mlir::Region *,mlir::Region *>::iterator,std::back_insert_iterator<llvm::SmallVectorImpl<mlir::RegionSuccessor>>>(v10, v9, 0, v9, v8, a4);
  }
}

void mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::IndexSwitchOp>::getRegionInvocationBounds(uint64_t a1, uint64_t a2, uint64_t *a3, uint64_t a4, uint64_t a5)
{
  v7 = *a3;
  if (!*a3)
  {
    goto LABEL_22;
  }

  if (*(*v7 + 136) != &mlir::detail::TypeIDResolver<mlir::IntegerAttr,void>::id)
  {
    v7 = 0;
  }

  v26 = v7;
  if (v7)
  {
    v8 = *(a2 + 44);
    v9 = (v8 & 0x7FFFFF) - 1;
    v10 = *(a2 + 64 + 16 * ((v8 >> 23) & 1));
    v11 = *(v10 + 24);
    v12 = *(v10 + 32);
    Int = mlir::IntegerAttr::getInt(&v26);
    if (v12 >= 8)
    {
      v14 = &v11[v12 >> 3];
      v15 = 8 * (v12 >> 3);
      while (*v11 != Int)
      {
        ++v11;
        v15 -= 8;
        if (!v15)
        {
          v11 = v14;
          break;
        }
      }
    }

    v16 = *(a2 + 44);
    v17 = *(a2 + 64 + 16 * ((v16 >> 23) & 1));
    v18 = *(v17 + 24);
    v19 = (v18 + (*(v17 + 32) & 0xFFFFFFFFFFFFFFF8));
    v20 = (v11 - v18) >> 3;
    if (v11 == v19)
    {
      v21 = v9;
    }

    else
    {
      v21 = v20;
    }

    v22 = v16 & 0x7FFFFF;
    if ((v16 & 0x7FFFFF) != 0)
    {
      do
      {
        v23 = *(a5 + 8);
        if (v23 >= *(a5 + 12))
        {
          llvm::SmallVectorTemplateBase<mlir::InvocationBounds,true>::growAndEmplaceBack<int,BOOL>(a5, 0, v21 == 0);
        }

        else
        {
          v24 = *a5 + 12 * v23;
          if (v21)
          {
            v25 = 0x100000000;
          }

          else
          {
            v25 = 0x100000001;
          }

          *v24 = 0;
          *(v24 + 4) = v25;
          ++*(a5 + 8);
        }

        --v21;
        --v22;
      }

      while (v22);
    }
  }

  else
  {
LABEL_22:
    llvm::SmallVectorImpl<mlir::InvocationBounds>::append(a5, *(a2 + 44) & 0x7FFFFF, 0x100000000, 1);
  }
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v10[10] = *MEMORY[0x277D85DE8];
  if ((atomic_load_explicit(&qword_27FC23000, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23000))
  {
    v8 = llvm::getTypeName<mlir::OpTrait::AtLeastNRegions<1u>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AtLeastNRegions<1u>::Impl>(void)::Empty>>();
    qword_27FC22FF8 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v8, v9);
    __cxa_guard_release(&qword_27FC23000);
  }

  v10[0] = qword_27FC22FF8;
  v10[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicResults>(void)::Empty>,void>::resolveTypeID();
  v10[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v10[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::OneOperand<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OneOperand>(void)::Empty>,void>::resolveTypeID();
  v10[4] = mlir::detail::TypeIDResolver<mlir::OpTrait::SingleBlock<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlock>(void)::Empty>,void>::resolveTypeID();
  v10[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl>(void)::Empty>,void>::resolveTypeID();
  v10[6] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v10[7] = mlir::detail::TypeIDResolver<mlir::BytecodeOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::BytecodeOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[8] = mlir::detail::TypeIDResolver<mlir::OpTrait::HasRecursiveMemoryEffects<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasRecursiveMemoryEffects>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::RegionBranchOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::RegionBranchOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v10[9] = v3;
  do
  {
    v5 = v10[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 9);
  return v5 == a2;
}

uint64_t llvm::getTypeName<mlir::OpTrait::AtLeastNRegions<1u>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AtLeastNRegions<1u>::Impl>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC23018, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23018))
  {
    qword_27FC23008 = llvm::detail::getTypeNameImpl<mlir::OpTrait::AtLeastNRegions<1u>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AtLeastNRegions<1u>::Impl>(void)::Empty>>();
    unk_27FC23010 = v1;
    __cxa_guard_release(&qword_27FC23018);
  }

  return qword_27FC23008;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::AtLeastNRegions<1u>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AtLeastNRegions<1u>::Impl>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::AtLeastNRegions<1>::Impl<Empty>]";
  v6 = 108;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, uint64_t a5)
{
  v59[4] = *MEMORY[0x277D85DE8];
  mlir::OpState::printOpName(a2, a3, a4, a5);
  v7 = (*(*a3 + 16))(a3);
  v8 = *(v7 + 4);
  if (v8 >= *(v7 + 3))
  {
    llvm::raw_ostream::write(v7, 32);
  }

  else
  {
    *(v7 + 4) = v8 + 1;
    *v8 = 32;
  }

  (*(*a3 + 160))(a3, *(*(a2 + 72) + 24));
  v57 = v59;
  v58 = 0x200000000;
  llvm::SmallVectorTemplateBase<llvm::StringRef,true>::push_back(&v57, "cases", 5);
  AttrDictionary = mlir::Operation::getAttrDictionary(a2);
  (*(*a3 + 192))(a3, *(AttrDictionary + 8), *(AttrDictionary + 16), v57, v58);
  if (*(a2 + 36))
  {
    v10 = (*(*a3 + 16))(a3);
    v11 = *(v10 + 4);
    if (v11 >= *(v10 + 3))
    {
      llvm::raw_ostream::write(v10, 32);
    }

    else
    {
      *(v10 + 4) = v11 + 1;
      *v11 = 32;
    }

    v12 = (*(*a3 + 16))(a3);
    v13 = *(v12 + 4);
    if (*(v12 + 3) - v13 > 1uLL)
    {
      *v13 = 15917;
      *(v12 + 4) += 2;
    }

    else
    {
      llvm::raw_ostream::write(v12, "->", 2uLL);
    }

    v14 = (*(*a3 + 16))(a3);
    v15 = *(v14 + 4);
    if (v15 >= *(v14 + 3))
    {
      llvm::raw_ostream::write(v14, 32);
    }

    else
    {
      *(v14 + 4) = v15 + 1;
      *v15 = 32;
    }

    v16 = *(a2 + 36);
    v17 = v16 ? a2 - 16 : 0;
    if (v16)
    {
      (*(*a3 + 32))(a3, *(a2 - 8) & 0xFFFFFFFFFFFFFFF8);
      if (v16 != 1)
      {
        v18 = v17 - 16;
        v19 = 1;
        while (1)
        {
          v20 = (*(*a3 + 16))(a3);
          v21 = *(v20 + 4);
          if (*(v20 + 3) - v21 > 1uLL)
          {
            *v21 = 8236;
            *(v20 + 4) += 2;
          }

          else
          {
            llvm::raw_ostream::write(v20, ", ", 2uLL);
          }

          v22 = *(a2 - 8) & 7;
          v23 = v17;
          v24 = v19;
          if (v22 == 6)
          {
            goto LABEL_26;
          }

          v25 = (5 - v22);
          v26 = v18;
          v24 = v19 - v25;
          if (v19 > v25)
          {
            break;
          }

LABEL_27:
          (*(*a3 + 32))(a3, *(v26 + 8) & 0xFFFFFFFFFFFFFFF8);
          ++v19;
          v18 -= 16;
          if (v16 == v19)
          {
            goto LABEL_28;
          }
        }

        v23 = v17 - 16 * v25;
LABEL_26:
        v26 = v23 - 24 * v24;
        goto LABEL_27;
      }
    }
  }

LABEL_28:
  v27 = (*(*a3 + 16))(a3);
  v28 = *(v27 + 4);
  if (v28 >= *(v27 + 3))
  {
    llvm::raw_ostream::write(v27, 32);
  }

  else
  {
    *(v27 + 4) = v28 + 1;
    *v28 = 32;
  }

  v29 = a2 + 64;
  v30 = *(a2 + 44);
  v31 = (a2 + 64 + 16 * ((v30 >> 23) & 1));
  v32 = *v31;
  if ((v30 & 0x7FFFFF) != 0)
  {
    v33 = ((v31 + ((v30 >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40);
    v34 = (v30 & 0x7FFFFF) - 1;
  }

  else
  {
    v33 = 0;
    v34 = -1;
  }

  v35 = *(v32 + 32);
  if (v35 >= 8 && v34 != 0)
  {
    v37 = *(v32 + 24);
    v38 = (v33 + 24) & 0xFFFFFFFFFFFFFFF8;
    v39 = 8 * (v35 >> 3) - 8;
    v40 = (v30 & 0x7FFFFF) - 2;
    do
    {
      (*(*a3 + 128))(a3);
      v41 = (*(*a3 + 16))(a3);
      v42 = *(v41 + 4);
      if ((*(v41 + 3) - v42) > 4)
      {
        *(v42 + 4) = 32;
        *v42 = 1702060387;
        *(v41 + 4) += 5;
      }

      else
      {
        llvm::raw_ostream::write(v41, "case ", 5uLL);
      }

      v43 = (*(*a3 + 16))(a3);
      llvm::write_integer(v43, *v37, 0, 0);
      v44 = (*(*a3 + 16))(a3);
      v45 = *(v44 + 4);
      if (v45 >= *(v44 + 3))
      {
        llvm::raw_ostream::write(v44, 32);
      }

      else
      {
        *(v44 + 4) = v45 + 1;
        *v45 = 32;
      }

      (*(*a3 + 224))(a3, v38, 0, 1, 0);
      v47 = v40-- != 0;
      if (!v39)
      {
        break;
      }

      ++v37;
      v39 -= 8;
      v38 += 24;
    }

    while (v47);
  }

  (*(*a3 + 128))(a3);
  v48 = (*(*a3 + 16))(a3);
  v49 = *(v48 + 4);
  if (*(v48 + 3) - v49 > 6uLL)
  {
    *(v49 + 3) = 1953264993;
    *v49 = 1634100580;
    *(v48 + 4) += 7;
  }

  else
  {
    llvm::raw_ostream::write(v48, "default", 7uLL);
  }

  v50 = (*(*a3 + 16))(a3);
  v51 = *(v50 + 4);
  if (v51 >= *(v50 + 3))
  {
    llvm::raw_ostream::write(v50, 32);
  }

  else
  {
    *(v50 + 4) = v51 + 1;
    *v51 = 32;
  }

  v52 = (((v29 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40));
  v56 = *v52 == v52 || ((v53 = v52[1]) != 0 ? (v54 = v53 - 8) : (v54 = 0), (v55 = *(v54 + 32), *(mlir::Operation::getAttrDictionary(v55) + 16)) || (*(v55 + 46) & 0x80) != 0 && *(v55 + 68)) || *(v55 + 36) != 0;
  (*(*a3 + 224))(a3, ((v29 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40), 1, v56, 0);
  if (v57 != v59)
  {
    free(v57);
  }
}

uint64_t mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::verifyInvariants(mlir::OpTrait::impl *a1)
{
  v59 = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyAtLeastNRegions(a1, 1) & 1) == 0 || !mlir::OpTrait::impl::verifyZeroSuccessors(a1, v2) || (mlir::OpTrait::impl::verifyOneOperand(a1, v3) & 1) == 0)
  {
    goto LABEL_35;
  }

  v4 = *(a1 + 11);
  if ((v4 & 0x7FFFFF) == 0)
  {
    goto LABEL_20;
  }

  v5 = 0;
  v6 = (((a1 + 16 * ((v4 >> 23) & 1) + ((v4 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10));
  while (1)
  {
    if (v6 == *v6)
    {
      goto LABEL_10;
    }

    v7 = v6[1];
    if (v6 == v7 || v6 != *(v7 + 8))
    {
      break;
    }

    if (*(v7 + 24) == v7 + 24)
    {
      v53 = 257;
      mlir::Operation::emitOpError(&v54, a1, v52);
      if (v54)
      {
        mlir::Diagnostic::operator<<<26ul>(&v55, "expects a non-empty block");
      }

      v10 = v58;
      goto LABEL_18;
    }

LABEL_10:
    ++v5;
    v6 += 3;
    if ((v4 & 0x7FFFFF) == v5)
    {
      goto LABEL_20;
    }
  }

  LODWORD(v48) = v5;
  v52[0] = "expects region #";
  v53 = 259;
  mlir::Operation::emitOpError(&v54, a1, v52);
  v8 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v54, &v48);
  v9 = v8;
  if (*v8)
  {
    mlir::Diagnostic::operator<<<23ul>((v8 + 1), " to have 0 or 1 blocks");
  }

  v10 = *(v9 + 200);
LABEL_18:
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v54);
  if (v10)
  {
    goto LABEL_35;
  }

  LODWORD(v4) = *(a1 + 11);
LABEL_20:
  v11 = a1 + 64;
  v12 = *(a1 + 2 * ((v4 >> 23) & 1) + 8);
  if (!v12)
  {
    v52[0] = "requires attribute 'cases'";
    v53 = 259;
    mlir::Operation::emitOpError(&v54, a1, v52);
    v26 = v58;
    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v54);
    if (v26)
    {
      goto LABEL_35;
    }

    goto LABEL_41;
  }

  v54 = a1;
  if (!mlir::scf::__mlir_ods_local_attr_constraint_SCFOps1(v12, "cases", 5, llvm::function_ref<mlir::InFlightDiagnostic ()(void)>::callback_fn<mlir::scf::__mlir_ods_local_attr_constraint_SCFOps1(mlir::Operation *,mlir::Attribute,llvm::StringRef)::$_0>, &v54))
  {
    goto LABEL_35;
  }

  v13 = *(a1 + 11);
  v14 = *(*(*(a1 + 9) + 24) + 8) & 0xFFFFFFFFFFFFFFF8;
  LODWORD(v51) = 0;
  if (*(*v14 + 136) == &mlir::detail::TypeIDResolver<mlir::IndexType,void>::id)
  {
    goto LABEL_30;
  }

  v53 = 261;
  v52[0] = "operand";
  v52[1] = 7;
  mlir::Operation::emitOpError(&v54, a1, v52);
  if (v54)
  {
    mlir::Diagnostic::operator<<<3ul>(&v55, " #");
  }

  v15 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v54, &v51);
  v16 = v15;
  if (*v15)
  {
    mlir::Diagnostic::operator<<<25ul>((v15 + 1), " must be index, but got ");
    if (*v16)
    {
      LODWORD(v48) = 4;
      v49 = v14;
      v17 = llvm::SmallVectorTemplateCommon<mlir::DiagnosticArgument,void>::reserveForParamAndGetAddressImpl<llvm::SmallVectorTemplateBase<mlir::DiagnosticArgument,true>>((v16 + 3), &v48, 1);
      v18 = v16[3] + 24 * *(v16 + 8);
      v19 = *v17;
      *(v18 + 16) = *(v17 + 16);
      *v18 = v19;
      ++*(v16 + 8);
    }
  }

  v20 = *(v16 + 200);
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v54);
  if (v20)
  {
    goto LABEL_35;
  }

  v13 = *(a1 + 11);
LABEL_30:
  if (!mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(a1, (&v11[16 * ((v13 >> 23) & 1) + 7 + ((v13 >> 21) & 0x7F8)] & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10), "defaultRegion", 13, 0))
  {
    goto LABEL_35;
  }

  v21 = *(a1 + 11);
  v22 = v21 & 0x7FFFFF;
  if ((v21 & 0x7FFFFF) == 0)
  {
    v25 = 0;
    v24 = 24;
    goto LABEL_38;
  }

  if (v22 == 1)
  {
LABEL_41:
    v47 = a1;
    v30 = *(a1 + 11);
    if ((v30 & 0x7FFFFF) == 0 || (v31 = (v30 >> 23) & 1, v32 = *&v11[16 * v31], v33 = *(v32 + 32), v33 >> 3 != (v30 & 0x7FFFFF) - 1))
    {
      v52[0] = "has ";
      v53 = 259;
      mlir::Operation::emitOpError(&v54, a1, v52);
      v48 = (*(a1 + 11) & 0x7FFFFF) - 1;
      v39 = mlir::InFlightDiagnostic::operator<<<unsigned long>(&v54, &v48);
      v40 = v39;
      if (*v39)
      {
        mlir::Diagnostic::operator<<<19ul>((v39 + 1), " case regions but ");
      }

      v51 = *(*&v11[16 * ((*(a1 + 11) >> 23) & 1)] + 32) >> 3;
      v41 = mlir::InFlightDiagnostic::operator<<<unsigned long>(v40, &v51);
      v42 = v41;
      if (*v41)
      {
        mlir::Diagnostic::operator<<<13ul>((v41 + 1), " case values");
      }

      v27 = *(v42 + 200) ^ 1;
      mlir::InFlightDiagnostic::~InFlightDiagnostic(&v54);
      return v27 & 1;
    }

    v48 = 0;
    v49 = 0;
    v50 = 0;
    if (v33 >= 8)
    {
      v34 = *(v32 + 24);
      v35 = 8 * (v33 >> 3);
      while (1)
      {
        v51 = *v34;
        llvm::DenseMapBase<llvm::DenseMap<long long,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo<long long,void>,llvm::detail::DenseSetPair<long long>>,long long,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo<long long,void>,llvm::detail::DenseSetPair<long long>>::try_emplace<llvm::detail::DenseSetEmpty&>(&v48, &v51, &v54);
        if (v56 != 1)
        {
          break;
        }

        ++v34;
        v35 -= 8;
        if (!v35)
        {
          v30 = *(a1 + 11);
          v31 = (v30 >> 23) & 1;
          goto LABEL_48;
        }
      }

      v52[0] = "has duplicate case value: ";
      v53 = 259;
      mlir::Operation::emitOpError(&v54, a1, v52);
      v27 = *(mlir::InFlightDiagnostic::operator<<<long long &>(&v54, &v51) + 200) ^ 1;
      mlir::InFlightDiagnostic::~InFlightDiagnostic(&v54);
      goto LABEL_64;
    }

LABEL_48:
    v36 = (&v11[16 * v31 + 7 + ((v30 >> 21) & 0x7F8)] & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10);
    v54 = "default region";
    v57 = 259;
    if (mlir::scf::IndexSwitchOp::verify(void)::$_0::operator()(&v47, v36, &v54))
    {
      v37 = *(a1 + 11);
      v38 = v37 & 0x7FFFFF;
      if ((v37 & 0x7FFFFF) != 0)
      {
        if (v38 == 1)
        {
          v27 = 1;
LABEL_64:
          MEMORY[0x25F891030](v48, 8);
          return v27 & 1;
        }

        v45 = (&v11[16 * ((v37 >> 23) & 1) + 7 + ((v37 >> 21) & 0x7F8)] & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10);
        v44 = v45 + 24;
        v43 = v45 + 24 * v38;
      }

      else
      {
        v43 = 0;
        v44 = 24;
      }

      v46 = 0;
      do
      {
        v52[0] = v46;
        v54 = "case region #";
        v56 = v52;
        v57 = 2819;
        v27 = mlir::scf::IndexSwitchOp::verify(void)::$_0::operator()(&v47, v44, &v54);
        if ((v27 & 1) == 0)
        {
          break;
        }

        ++v46;
        v44 += 24;
      }

      while (v44 != v43);
      goto LABEL_64;
    }

    v27 = 0;
    goto LABEL_64;
  }

  v23 = (&v11[16 * ((v21 >> 23) & 1) + 7 + ((v21 >> 21) & 0x7F8)] & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10);
  v24 = v23 + 24;
  v25 = v23 + 24 * v22;
LABEL_38:
  v29 = 1;
  while (mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(a1, v24, "caseRegions", 11, v29))
  {
    ++v29;
    v24 += 24;
    if (v24 == v25)
    {
      goto LABEL_41;
    }
  }

LABEL_35:
  v27 = 0;
  return v27 & 1;
}

uint64_t mlir::Op<mlir::scf::IndexSwitchOp,mlir::OpTrait::AtLeastNRegions<1u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait>::verifyRegionInvariants(mlir::Operation *a1, mlir::Operation *a2)
{
  v20[25] = *MEMORY[0x277D85DE8];
  v2 = *(a1 + 11);
  v3 = v2 & 0x7FFFFF;
  if ((v2 & 0x7FFFFF) != 0)
  {
    v4 = (((a1 + 16 * ((v2 >> 23) & 1) + ((v2 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10));
    do
    {
      if (v4 != *v4)
      {
        v5 = v4[1];
        if (v5)
        {
          v6 = v5 - 8;
        }

        else
        {
          v6 = 0;
        }

        v7 = *(*(v6 + 32) + 48);
        if (*(v7 + 16) != &mlir::detail::TypeIDResolver<mlir::scf::YieldOp,void>::id)
        {
          v11 = 1283;
          v10[0] = "expects regions to end with '";
          v10[2] = "scf.yield";
          v10[3] = 9;
          v12[0] = v10;
          v12[2] = "', found '";
          v13 = 770;
          v8 = *(v7 + 8);
          v14 = v12;
          v15 = *(v8 + 16);
          v16 = 1282;
          v17[0] = &v14;
          v17[2] = "'";
          v18 = 770;
          mlir::Operation::emitOpError(&v19, a1, v17);
          mlir::Diagnostic::attachNote(v20, 0, 0);
        }
      }

      v4 += 3;
      --v3;
    }

    while (v3);
  }

  return mlir::detail::verifyTypesAlongControlFlowEdges(a1, a2) & 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));
  return a1;
}

void mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));

  JUMPOUT(0x25F891040);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::foldHook()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::hasTrait()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::~UniqueFunctionBase(v2);
  return v0;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::printAssembly()
{
  v1[4] = *MEMORY[0x277D85DE8];
  v1[3] = &llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks + 2;
  llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks(v1);
  return llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::~UniqueFunctionBase(v1);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::verifyInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::verifyInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::verifyRegionInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::verifyRegionInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

unint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::getInherentAttr(uint64_t a1, uint64_t a2, void *a3, uint64_t a4)
{
  if (a4 == 19)
  {
    v4 = *(a3 + 11);
    v5 = *a3 == 0x53646E617265706FLL && a3[1] == 0x6953746E656D6765;
    v6 = 1400139365;
  }

  else
  {
    if (a4 != 21)
    {
      goto LABEL_15;
    }

    v4 = *(a3 + 13);
    v5 = *a3 == 0x5F646E617265706FLL && a3[1] == 0x5F746E656D676573;
    v6 = 1935635566;
  }

  v7 = v6 | 0x73657A6900000000;
  if (v5 && v4 == v7)
  {
    v11 = mlir::detail::DenseArrayAttrImpl<int>::get(*(***(a2 + 24) + 32), a2 + 16 * ((*(a2 + 44) >> 23) & 1) + 64, 4);
    v10 = v11 & 0xFFFFFFFFFFFFFF00;
    v9 = v11;
    return v10 | v9;
  }

LABEL_15:
  v9 = 0;
  v10 = 0;
  return v10 | v9;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::setInherentAttr(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4)
{
  v4 = *(a3 + 16);
  v5 = *(a3 + 24);
  if (v5 == 19)
  {
    v6 = *v4 ^ 0x53646E617265706FLL;
    v7 = v4[1] ^ 0x6953746E656D6765;
    v8 = *(v4 + 11);
    v9 = 1400139365;
  }

  else
  {
    if (v5 != 21)
    {
      return result;
    }

    v6 = *v4 ^ 0x5F646E617265706FLL;
    v7 = v4[1] ^ 0x5F746E656D676573;
    v8 = *(v4 + 13);
    v9 = 1935635566;
  }

  if (v6 | v7 | v8 ^ (v9 | 0x73657A6900000000))
  {
    v10 = 1;
  }

  else
  {
    v10 = a4 == 0;
  }

  if (!v10 && *(*a4 + 136) == &mlir::detail::TypeIDResolver<mlir::DenseArrayAttr,void>::id)
  {
    v11 = *(a4 + 8);
    if (*(*v11 + 136) == &mlir::detail::TypeIDResolver<mlir::IntegerType,void>::id && v11[2] == 32 && *(a4 + 16) == 4)
    {
      v12 = *(a4 + 32);
      if (v12 >= 4)
      {
        return memmove((a2 + 16 * ((*(a2 + 44) >> 23) & 1) + 64), *(a4 + 24), v12 & 0xFFFFFFFFFFFFFFFCLL);
      }
    }
  }

  return result;
}

void mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::populateInherentAttrs(uint64_t a1, uint64_t a2, uint64_t a3)
{
  v4 = mlir::detail::DenseArrayAttrImpl<int>::get(*(***(a2 + 24) + 32), a2 + 16 * ((*(a2 + 44) >> 23) & 1) + 64, 4);
  v5 = *(**v4 + 32);
  v9 = 261;
  v8[0] = "operandSegmentSizes";
  v8[1] = 19;
  v7 = mlir::StringAttr::get(v5, v8, v6);
  mlir::NamedAttrList::push_back(a3, v7, v4);
}

void mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::initProperties(uint64_t a1, uint64_t a2, uint64_t a3, _OWORD *a4)
{
  if (a4)
  {
    *a3 = *a4;
  }

  else
  {
    *a3 = 0;
    *(a3 + 8) = 0;
  }
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::setPropertiesFromAttr(uint64_t a1, uint64_t a2, void *a3, uint64_t *a4, void (*a5)(uint64_t *__return_ptr, uint64_t, uint64_t, void *), uint64_t a6)
{
  v17[25] = *MEMORY[0x277D85DE8];
  if (*(*a4 + 136) != &mlir::detail::TypeIDResolver<mlir::DictionaryAttr,void>::id)
  {
    a5(&v16, a6, a2, a3);
    if (v16)
    {
      mlir::Diagnostic::operator<<<42ul>(v17, "expected DictionaryAttr to set properties");
    }

    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v16);
    return 0;
  }

  v11 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(a4[1], a4[1] + 16 * a4[2], "operandSegmentSizes", 0x13uLL);
  if (v12 & 1) != 0 && (v13 = *(v11 + 8)) != 0 || (v14 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(a4[1], a4[1] + 16 * a4[2], "operand_segment_sizes", 0x15uLL), (v15) && (v13 = *(v14 + 8)) != 0)
  {
    if ((convertDenseArrayFromAttr<mlir::detail::DenseArrayAttrImpl<int>,int>(a3, 4, v13, a5, a6, "DenseI32ArrayAttr", 0x11) & 1) == 0)
    {
      return 0;
    }
  }

  return 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::getPropertiesAsAttr(uint64_t a1, uint64_t a2)
{
  v14[6] = *MEMORY[0x277D85DE8];
  v2 = *(***(a2 + 24) + 32);
  v3 = a2 + 16 * ((*(a2 + 44) >> 23) & 1);
  v12 = v14;
  v13 = 0x300000000;
  v4 = mlir::detail::DenseArrayAttrImpl<int>::get(v2, v3 + 64, 4);
  v5 = *(**v4 + 32);
  v11 = 261;
  v10[0] = "operandSegmentSizes";
  v10[1] = 19;
  v7 = mlir::StringAttr::get(v5, v10, v6);
  llvm::SmallVectorTemplateBase<mlir::NamedAttribute,true>::push_back(&v12, v7, v4);
  if (v13)
  {
    v8 = mlir::DictionaryAttr::get(v2, v12, v13);
  }

  else
  {
    v8 = 0;
  }

  if (v12 != v14)
  {
    free(v12);
  }

  return v8;
}

__n128 mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::copyProperties(uint64_t a1, __n128 *a2, __n128 *a3)
{
  result = *a3;
  *a2 = *a3;
  return result;
}

unint64_t mlir::RegisteredOperationName::Model<mlir::scf::ParallelOp>::hashProperties(uint64_t a1, void *a2)
{
  v2 = a2[1];
  v3 = 0x9DDFEA08EB382D69 * (*a2 ^ __ROR8__(v2 + 16, 16) ^ 0xFF51AFD7ED558CCDLL);
  v4 = __ROR8__(v2 + 16, 16) ^ (v3 >> 47);
  v5 = (0x9DDFEA08EB382D69 * ((0x9DDFEA08EB382D69 * (v4 ^ v3)) ^ ((0x9DDFEA08EB382D69 * (v4 ^ v3)) >> 47))) ^ v2;
  v6 = 8 * v5 + 8;
  v7 = HIDWORD(v5) ^ 0xFF51AFD7ED558CCDLL;
  return 0x9DDFEA08EB382D69 * ((0x9DDFEA08EB382D69 * (v7 ^ ((0x9DDFEA08EB382D69 * (v6 ^ v7)) >> 47) ^ (0x9DDFEA08EB382D69 * (v6 ^ v7)))) ^ ((0x9DDFEA08EB382D69 * (v7 ^ ((0x9DDFEA08EB382D69 * (v6 ^ v7)) >> 47) ^ (0x9DDFEA08EB382D69 * (v6 ^ v7)))) >> 47));
}

BOOL mlir::detail::BytecodeOpInterfaceInterfaceTraits::Model<mlir::scf::ParallelOp>::readProperties(uint64_t a1, void *a2)
{
  v9[26] = *MEMORY[0x277D85DE8];
  v3 = a2[32];
  if (!v3)
  {
    operator new();
  }

  if ((*(*a1 + 40))(a1) <= 5)
  {
    v8 = 0;
    if (!mlir::DialectBytecodeReader::readAttribute<mlir::detail::DenseArrayAttrImpl<int>>(a1, &v8))
    {
      return 0;
    }

    if (*(v8 + 16) >= 5)
    {
      v6 = "size mismatch for operand/result_segment_size";
      v7 = 259;
      (*(*a1 + 16))(v9, a1, &v6);
      mlir::InFlightDiagnostic::~InFlightDiagnostic(v9);
      return 0;
    }

    v4 = *(v8 + 32);
    if (v4 >= 4)
    {
      memmove(v3, *(v8 + 24), v4 & 0xFFFFFFFFFFFFFFFCLL);
    }
  }

  return (*(*a1 + 40))(a1) < 6 || (mlir::DialectBytecodeReader::readSparseArray<int>(a1, v3, 4uLL) & 1) != 0;
}

uint64_t mlir::detail::BytecodeOpInterfaceInterfaceTraits::Model<mlir::scf::ParallelOp>::writeProperties(uint64_t a1, uint64_t a2, uint64_t a3)
{
  v5 = a2 + 16 * ((*(a2 + 44) >> 23) & 1);
  if ((*(*a3 + 104))(a3) <= 5)
  {
    v6 = mlir::detail::DenseArrayAttrImpl<int>::get(*(***(a2 + 24) + 32), v5 + 64, 4);
    (*(*a3 + 16))(a3, v6);
  }

  result = (*(*a3 + 104))(a3);
  if (result >= 6)
  {

    return mlir::DialectBytecodeWriter::writeSparseArray<int>(a3, (v5 + 64), 4);
  }

  return result;
}

BOOL mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::ParallelOp>::isDefinedOutsideOfLoop(uint64_t a1, uint64_t a2, uint64_t a3)
{
  v10 = a3;
  v4 = *(mlir::Value::getParentRegion(&v10) + 16);
  if (v4 == a2)
  {
    return 0;
  }

  while (1)
  {
    v5 = *(v4 + 16);
    if (!v5)
    {
      break;
    }

    v6 = *(v5 + 24) & 0xFFFFFFFFFFFFFFF8;
    if (!v6)
    {
      break;
    }

    v4 = *(v6 + 16);
    v7 = v4 != 0;
    if (v4 == a2 || v4 == 0)
    {
      return !v7;
    }
  }

  v7 = 0;
  return !v7;
}

void mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::ParallelOp>::getLoopRegions(uint64_t a1@<X1>, void *a2@<X8>)
{
  v3 = *MEMORY[0x277D85DE8];
  v2 = ((a1 + 16 * ((*(a1 + 44) >> 23) & 1) + ((*(a1 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40);
  *a2 = a2 + 2;
  a2[1] = 0x600000000;
  llvm::SmallVectorImpl<mlir::Region *>::append<mlir::Region * const*,void>(a2, &v2, &v3);
}

void mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::ParallelOp>::getLoopLowerBounds(uint64_t a1@<X1>, uint64_t a2@<X8>)
{
  v3 = *(a1 + 44);
  v4 = *(a1 + 16 * ((v3 >> 23) & 1) + 64);
  if ((v3 & 0x800000) != 0)
  {
    v5 = *(a1 + 72);
  }

  else
  {
    v5 = 0;
  }

  *a2 = a2 + 16;
  *(a2 + 8) = 0x600000000;
  llvm::SmallVectorImpl<mlir::OpFoldResult>::append<llvm::detail::indexed_accessor_range_base<mlir::OperandRange,mlir::OpOperand *,mlir::Value,mlir::Value,mlir::Value>::iterator,void>(a2, v5, 0, v5, v4);
  *(a2 + 64) = 1;
}

void mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::ParallelOp>::getLoopSteps(uint64_t a1@<X1>, uint64_t a2@<X8>)
{
  v3 = *(a1 + 44);
  v4 = (a1 + 16 * ((v3 >> 23) & 1));
  v5 = v4[16];
  v6 = v4[17];
  v7 = v4[18];
  if ((v3 & 0x800000) != 0)
  {
    v8 = *(a1 + 72);
  }

  else
  {
    v8 = 0;
  }

  *a2 = a2 + 16;
  *(a2 + 8) = 0x600000000;
  llvm::SmallVectorImpl<mlir::OpFoldResult>::append<llvm::detail::indexed_accessor_range_base<mlir::OperandRange,mlir::OpOperand *,mlir::Value,mlir::Value,mlir::Value>::iterator,void>(a2, v8 + 32 * (v6 + v5), 0, v8 + 32 * (v6 + v5), (v7 + v6 + v5) - (v6 + v5));
  *(a2 + 64) = 1;
}

void mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::ParallelOp>::getLoopUpperBounds(uint64_t a1@<X1>, uint64_t a2@<X8>)
{
  v3 = *(a1 + 44);
  v4 = a1 + 16 * ((v3 >> 23) & 1);
  v5 = *(v4 + 64);
  v6 = *(v4 + 68);
  if ((v3 & 0x800000) != 0)
  {
    v7 = *(a1 + 72);
  }

  else
  {
    v7 = 0;
  }

  *a2 = a2 + 16;
  *(a2 + 8) = 0x600000000;
  llvm::SmallVectorImpl<mlir::OpFoldResult>::append<llvm::detail::indexed_accessor_range_base<mlir::OperandRange,mlir::OpOperand *,mlir::Value,mlir::Value,mlir::Value>::iterator,void>(a2, v7 + 32 * v5, 0, v7 + 32 * v5, (v6 + v5) - v5);
  *(a2 + 64) = 1;
}

uint64_t mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::ParallelOp>::getEntrySuccessorOperands(uint64_t a1, uint64_t a2)
{
  if ((*(a2 + 46) & 0x80) != 0)
  {
    v2 = *(a2 + 72);
    v3 = *(a2 + 68);
  }

  else
  {
    v2 = 0;
    v3 = 0;
  }

  return v2 + 32 * v3;
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v10[14] = *MEMORY[0x277D85DE8];
  v10[0] = mlir::detail::TypeIDResolver<mlir::OpTrait::OneRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OneRegion>(void)::Empty>,void>::resolveTypeID();
  v10[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicResults>(void)::Empty>,void>::resolveTypeID();
  v10[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v10[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicOperands<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicOperands>(void)::Empty>,void>::resolveTypeID();
  v10[4] = mlir::detail::TypeIDResolver<mlir::OpTrait::AttrSizedOperandSegments<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AttrSizedOperandSegments>(void)::Empty>,void>::resolveTypeID();
  v10[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::SingleBlock<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlock>(void)::Empty>,void>::resolveTypeID();
  if ((atomic_load_explicit(&qword_27FC23028, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23028))
  {
    v8 = llvm::getTypeName<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl>(void)::Empty>>();
    qword_27FC23020 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v8, v9);
    __cxa_guard_release(&qword_27FC23028);
  }

  v10[6] = qword_27FC23020;
  v10[7] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v10[8] = mlir::detail::TypeIDResolver<mlir::BytecodeOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::BytecodeOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[9] = mlir::detail::TypeIDResolver<mlir::OpTrait::AutomaticAllocationScope<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AutomaticAllocationScope>(void)::Empty>,void>::resolveTypeID();
  v10[10] = mlir::detail::TypeIDResolver<mlir::LoopLikeOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::LoopLikeOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[11] = mlir::detail::TypeIDResolver<mlir::OpTrait::HasRecursiveMemoryEffects<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasRecursiveMemoryEffects>(void)::Empty>,void>::resolveTypeID();
  v10[12] = mlir::detail::TypeIDResolver<mlir::RegionBranchOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::RegionBranchOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::OpTrait::HasParallelRegion<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParallelRegion>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v10[13] = v3;
  do
  {
    v5 = v10[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 13);
  return v5 == a2;
}

uint64_t llvm::getTypeName<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC23040, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23040))
  {
    qword_27FC23030 = llvm::detail::getTypeNameImpl<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl>(void)::Empty>>();
    *algn_27FC23038 = v1;
    __cxa_guard_release(&qword_27FC23040);
  }

  return qword_27FC23030;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl<Empty>]";
  v6 = 140;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, uint64_t a5)
{
  mlir::OpState::printOpName(a2, a3, a4, a5);
  v7 = (*(*a3 + 16))(a3);
  v8 = *(v7 + 4);
  if (*(v7 + 3) - v8 > 1uLL)
  {
    *v8 = 10272;
    *(v7 + 4) += 2;
  }

  else
  {
    llvm::raw_ostream::write(v7, " (", 2uLL);
  }

  v9 = a2 + 64;
  v10 = *(((a2 + 64 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40) + 8);
  if (v10)
  {
    v11 = v10 - 8;
  }

  else
  {
    v11 = 0;
  }

  v12 = *(v11 + 48);
  v13 = *(v11 + 56);
  v14 = (*(*a3 + 16))(a3);
  if (v13 != v12)
  {
    v15 = v14;
    (*(*a3 + 160))(a3, *v12);
    if (v13 - v12 != 8)
    {
      v16 = v12 + 8;
      do
      {
        v17 = *(v15 + 4);
        if (*(v15 + 3) - v17 > 1uLL)
        {
          *v17 = 8236;
          *(v15 + 4) += 2;
        }

        else
        {
          llvm::raw_ostream::write(v15, ", ", 2uLL);
        }

        v18 = *v16;
        v16 += 8;
        (*(*a3 + 160))(a3, v18);
      }

      while (v16 != v13);
    }
  }

  v19 = (*(*a3 + 16))(a3);
  v20 = *(v19 + 4);
  if ((*(v19 + 3) - v20) > 4)
  {
    *(v20 + 4) = 40;
    *v20 = 540876841;
    *(v19 + 4) += 5;
  }

  else
  {
    llvm::raw_ostream::write(v19, ") = (", 5uLL);
  }

  v21 = *(a2 + 44);
  v22 = *(v9 + 16 * ((v21 >> 23) & 1));
  if ((v21 & 0x800000) != 0)
  {
    v23 = *(a2 + 72);
  }

  else
  {
    v23 = 0;
  }

  v24 = (*(*a3 + 16))(a3);
  if (v22)
  {
    v25 = v24;
    (*(*a3 + 160))(a3, *(v23 + 24));
    if (v22 != 1)
    {
      v26 = v22 - 1;
      v27 = (v23 + 56);
      do
      {
        v28 = *(v25 + 4);
        if (*(v25 + 3) - v28 > 1uLL)
        {
          *v28 = 8236;
          *(v25 + 4) += 2;
        }

        else
        {
          llvm::raw_ostream::write(v25, ", ", 2uLL);
        }

        v29 = *v27;
        v27 += 4;
        (*(*a3 + 160))(a3, v29);
        --v26;
      }

      while (v26);
    }
  }

  v30 = (*(*a3 + 16))(a3);
  v31 = *(v30 + 4);
  if ((*(v30 + 3) - v31) > 5)
  {
    *(v31 + 4) = 10272;
    *v31 = 1869881385;
    *(v30 + 4) += 6;
  }

  else
  {
    llvm::raw_ostream::write(v30, ") to (", 6uLL);
  }

  v32 = *(a2 + 44);
  v33 = (v9 + 16 * ((v32 >> 23) & 1));
  v34 = v33[1];
  if ((v32 & 0x800000) != 0)
  {
    v35 = *(a2 + 72);
  }

  else
  {
    v35 = 0;
  }

  v36 = *v33;
  v37 = (*(*a3 + 16))(a3);
  if (v34)
  {
    v38 = v37;
    v39 = v34 + v36;
    v40 = v35 + 32 * v36;
    (*(*a3 + 160))(a3, *(v40 + 24));
    if (v39 - v36 != 1)
    {
      v41 = ~v36 + v39;
      v42 = (v40 + 56);
      do
      {
        v43 = *(v38 + 4);
        if (*(v38 + 3) - v43 > 1uLL)
        {
          *v43 = 8236;
          *(v38 + 4) += 2;
        }

        else
        {
          llvm::raw_ostream::write(v38, ", ", 2uLL);
        }

        v44 = *v42;
        v42 += 4;
        (*(*a3 + 160))(a3, v44);
        --v41;
      }

      while (v41);
    }
  }

  v45 = (*(*a3 + 16))(a3);
  v46 = *(v45 + 4);
  if (*(v45 + 3) - v46 > 7uLL)
  {
    *v46 = 0x2820706574732029;
    *(v45 + 4) += 8;
  }

  else
  {
    llvm::raw_ostream::write(v45, ") step (", 8uLL);
  }

  v47 = *(a2 + 44);
  v48 = (v9 + 16 * ((v47 >> 23) & 1));
  v49 = v48[2];
  if ((v47 & 0x800000) != 0)
  {
    v50 = *(a2 + 72);
  }

  else
  {
    v50 = 0;
  }

  v51 = *v48;
  v52 = v48[1];
  v53 = (*(*a3 + 16))(a3);
  if (v49)
  {
    v54 = v53;
    v55 = (v52 + v51);
    v56 = (v49 + v55);
    v57 = v50 + 32 * v55;
    (*(*a3 + 160))(a3, *(v57 + 24));
    if (v56 - v55 != 1)
    {
      v58 = ~v55 + v56;
      v59 = (v57 + 56);
      do
      {
        v60 = *(v54 + 4);
        if (*(v54 + 3) - v60 > 1uLL)
        {
          *v60 = 8236;
          *(v54 + 4) += 2;
        }

        else
        {
          llvm::raw_ostream::write(v54, ", ", 2uLL);
        }

        v61 = *v59;
        v59 += 4;
        (*(*a3 + 160))(a3, v61);
        --v58;
      }

      while (v58);
    }
  }

  v62 = (*(*a3 + 16))(a3);
  v63 = *(v62 + 4);
  if (*(v62 + 3) == v63)
  {
    llvm::raw_ostream::write(v62, ")", 1uLL);
  }

  else
  {
    *v63 = 41;
    ++*(v62 + 4);
  }

  if (*(v9 + 16 * ((*(a2 + 44) >> 23) & 1) + 12))
  {
    v64 = (*(*a3 + 16))(a3);
    v65 = *(v64 + 4);
    if (*(v64 + 3) - v65 > 6uLL)
    {
      *(v65 + 3) = 673215593;
      *v65 = 1768843552;
      *(v64 + 4) += 7;
    }

    else
    {
      llvm::raw_ostream::write(v64, " init (", 7uLL);
    }

    v66 = *(a2 + 44);
    v67 = (v9 + 16 * ((v66 >> 23) & 1));
    v68 = v67[3];
    if ((v66 & 0x800000) != 0)
    {
      v69 = *(a2 + 72);
    }

    else
    {
      v69 = 0;
    }

    v70 = *v67;
    v71 = v67[1];
    v72 = v67[2];
    v73 = (*(*a3 + 16))(a3);
    if (v68)
    {
      v74 = v73;
      v75 = (v72 + v71 + v70);
      v76 = (v68 + v75);
      v77 = v69 + 32 * v75;
      (*(*a3 + 160))(a3, *(v77 + 24));
      if (v76 - v75 != 1)
      {
        v78 = ~v75 + v76;
        v79 = (v77 + 56);
        do
        {
          v80 = *(v74 + 4);
          if (*(v74 + 3) - v80 > 1uLL)
          {
            *v80 = 8236;
            *(v74 + 4) += 2;
          }

          else
          {
            llvm::raw_ostream::write(v74, ", ", 2uLL);
          }

          v81 = *v79;
          v79 += 4;
          (*(*a3 + 160))(a3, v81);
          --v78;
        }

        while (v78);
      }
    }

    v82 = (*(*a3 + 16))(a3);
    v83 = *(v82 + 4);
    if (*(v82 + 3) == v83)
    {
      llvm::raw_ostream::write(v82, ")", 1uLL);
    }

    else
    {
      *v83 = 41;
      ++*(v82 + 4);
    }
  }

  v84 = *(a2 + 36);
  v85 = (a2 - 16);
  if (!v84)
  {
    v85 = 0;
  }

  v92 = v85;
  v93 = 0;
  v94 = v85;
  v95 = v84;
  if (v84)
  {
    mlir::AsmPrinter::printArrowTypeList<mlir::ValueTypeRange<mlir::ResultRange> &>(a3, &v92);
  }

  v86 = (*(*a3 + 16))(a3);
  v87 = *(v86 + 4);
  if (v87 >= *(v86 + 3))
  {
    llvm::raw_ostream::write(v86, 32);
  }

  else
  {
    *(v86 + 4) = v87 + 1;
    *v87 = 32;
  }

  (*(*a3 + 224))(a3, ((v9 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40), 0, 1, 0);
  AttrDictionary = mlir::Operation::getAttrDictionary(a2);
  v89 = *(AttrDictionary + 8);
  v90 = *(AttrDictionary + 16);
  v92 = "operandSegmentSizes";
  v93 = 19;
  return (*(*a3 + 192))(a3, v89, v90, &v92, 1);
}

uint64_t mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::verifyInvariants(uint64_t a1, mlir::Operation *a2)
{
  v80 = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyOneRegion(a1, a2) & 1) == 0 || !mlir::OpTrait::impl::verifyZeroSuccessors(a1, v3))
  {
    goto LABEL_81;
  }

  v4 = (*(a1 + 46) & 0x80) != 0 ? *(a1 + 68) : 0;
  if (!mlir::OpTrait::impl::verifyValueSizeAttr(a1, "operandSegmentSizes", 0x13uLL, "operand", 7, v4))
  {
    goto LABEL_81;
  }

  v5 = *(a1 + 44);
  if ((v5 & 0x7FFFFF) == 0)
  {
    goto LABEL_22;
  }

  v6 = 0;
  v7 = (((a1 + 16 * ((v5 >> 23) & 1) + ((v5 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40));
  while (1)
  {
    if (v7 == *v7)
    {
      goto LABEL_12;
    }

    v8 = v7[1];
    if (v7 == v8 || v7 != *(v8 + 8))
    {
      break;
    }

    if (*(v8 + 24) == v8 + 24)
    {
      v76 = 257;
      mlir::Operation::emitOpError(&v77, a1, v75);
      if (v77)
      {
        mlir::Diagnostic::operator<<<26ul>(v78, "expects a non-empty block");
      }

      v11 = v79;
      goto LABEL_20;
    }

LABEL_12:
    ++v6;
    v7 += 3;
    if ((v5 & 0x7FFFFF) == v6)
    {
      goto LABEL_22;
    }
  }

  LODWORD(v74) = v6;
  v75[0] = "expects region #";
  v76 = 259;
  mlir::Operation::emitOpError(&v77, a1, v75);
  v9 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v77, &v74);
  v10 = v9;
  if (*v9)
  {
    mlir::Diagnostic::operator<<<23ul>((v9 + 1), " to have 0 or 1 blocks");
  }

  v11 = *(v10 + 200);
LABEL_20:
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v77);
  if (v11)
  {
LABEL_81:
    v54 = 0;
    return v54 & 1;
  }

  LODWORD(v5) = *(a1 + 44);
LABEL_22:
  v12 = a1 + 64;
  v13 = (v5 >> 23) & 1;
  v14 = *(a1 + 64 + 16 * v13);
  if ((v5 & 0x800000) != 0)
  {
    v15 = *(a1 + 72);
    if (v14)
    {
LABEL_24:
      v16 = 0;
      v17 = v15 + 24;
      while (mlir::scf::__mlir_ods_local_type_constraint_SCFOps4(a1, *(*v17 + 8) & 0xFFFFFFFFFFFFFFF8, v16))
      {
        ++v16;
        v17 += 32;
        if (v14 == v16)
        {
          v5 = *(a1 + 44);
          v13 = (v5 >> 23) & 1;
          v18 = v5 & 0x800000;
          v19 = *(v12 + 16 * v13);
          goto LABEL_31;
        }
      }

      goto LABEL_81;
    }
  }

  else
  {
    v15 = 0;
    if (v14)
    {
      goto LABEL_24;
    }
  }

  v19 = 0;
  v18 = v5 & 0x800000;
LABEL_31:
  v20 = *(v12 + 16 * v13 + 4);
  if (v18)
  {
    v21 = *(a1 + 72);
    if (v20)
    {
      goto LABEL_33;
    }
  }

  else
  {
    v21 = 0;
    if (v20)
    {
LABEL_33:
      v22 = v20 + v19 - v19;
      v23 = v21 + 32 * v19 + 24;
      while (mlir::scf::__mlir_ods_local_type_constraint_SCFOps4(a1, *(*v23 + 8) & 0xFFFFFFFFFFFFFFF8, v14))
      {
        LODWORD(v14) = v14 + 1;
        v23 += 32;
        if (!--v22)
        {
          v5 = *(a1 + 44);
          v13 = (v5 >> 23) & 1;
          v18 = v5 & 0x800000;
          v24 = (v12 + 16 * v13);
          v19 = *v24;
          v20 = v24[1];
          goto LABEL_37;
        }
      }

      goto LABEL_81;
    }
  }

LABEL_37:
  v25 = *(v12 + 16 * v13 + 8);
  if (v18)
  {
    v26 = *(a1 + 72);
    if (v25)
    {
      goto LABEL_39;
    }
  }

  else
  {
    v26 = 0;
    if (v25)
    {
LABEL_39:
      v27 = v20 + v19;
      v28 = (v25 + v27) - v27;
      v29 = v26 + 32 * v27 + 24;
      while (mlir::scf::__mlir_ods_local_type_constraint_SCFOps4(a1, *(*v29 + 8) & 0xFFFFFFFFFFFFFFF8, v14))
      {
        LODWORD(v14) = v14 + 1;
        v29 += 32;
        if (!--v28)
        {
          LODWORD(v5) = *(a1 + 44);
          goto LABEL_43;
        }
      }

      goto LABEL_81;
    }
  }

LABEL_43:
  if (!mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(a1, ((v12 + 16 * ((v5 >> 23) & 1) + ((v5 >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40), "region", 6, 0) || (mlir::OpTrait::impl::verifyOneRegion(a1, v30) & 1) == 0)
  {
    goto LABEL_81;
  }

  v68 = a1;
  v31 = *(a1 + 44);
  v32 = (v12 + 16 * ((v31 >> 23) & 1));
  v33 = v32[2];
  if ((v31 & 0x800000) == 0)
  {
    v34 = 0;
    if (v33)
    {
      goto LABEL_47;
    }

    goto LABEL_110;
  }

  v34 = *(a1 + 72);
  if (!v33)
  {
LABEL_110:
    v75[0] = "needs at least one tuple element for lowerBound, upperBound and step";
    v76 = 259;
    v41 = a1;
    goto LABEL_111;
  }

LABEL_47:
  v35 = (v32[1] + *v32);
  v36 = (v33 + v35) - v35;
  v37 = (v34 + 32 * v35 + 24);
  v38 = v36;
  do
  {
    ConstantIntValue = mlir::getConstantIntValue(*v37 | 4);
    if ((v40 & 1) != 0 && ConstantIntValue <= 0)
    {
      v75[0] = "constant step operand must be positive";
      v76 = 259;
      v41 = v68;
      goto LABEL_111;
    }

    v37 += 4;
    --v38;
  }

  while (v38);
  v41 = v68;
  v42 = (((v68 + 16 * ((*(v68 + 11) >> 23) & 1) + ((*(v68 + 11) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(v68 + 10));
  v43 = v42[1];
  if (v43)
  {
    v44 = (v43 - 8);
  }

  else
  {
    v44 = 0;
  }

  v46 = v44[6];
  v45 = v44[7];
  if (v36 != ((v45 - v46) >> 3))
  {
    v76 = 257;
    mlir::Operation::emitOpError(&v77, v68, v75);
    if (v77)
    {
      mlir::Diagnostic::operator<<<49ul>(v78, "expects the same number of induction variables: ");
    }

    LODWORD(v73) = (v44[7] - v44[6]) >> 3;
    v55 = mlir::InFlightDiagnostic::operator<<<unsigned int>(&v77, &v73);
    v56 = v55;
    if (*v55)
    {
      mlir::Diagnostic::operator<<<28ul>((v55 + 1), " as bound and step values: ");
    }

    v74 = v36;
    v57 = mlir::InFlightDiagnostic::operator<<<unsigned long>(v56, &v74);
    goto LABEL_76;
  }

  if (v46 == v45)
  {
LABEL_58:
    if (*v42 == v42 || (v47 = v44[4], v47 == v44 + 4))
    {
      v47 = 0;
    }

    else if (*(*(v47 + 48) + 16) == &mlir::detail::TypeIDResolver<mlir::scf::ReduceOp,void>::id)
    {
      v48 = *(v68 + 9);
      v49 = *(v47 + 44) & 0x7FFFFF;
      v73 = v49;
      v74 = v48;
      mlir::scf::ParallelOp::getODSOperands(&v68, 3u);
      v72 = v50;
      if (v48 == v49)
      {
        if (v50 == v48)
        {
          if (!v48)
          {
LABEL_69:
            v54 = 1;
            return v54 & 1;
          }

          v51 = 0;
          v52 = 24;
          while (1)
          {
            v53 = v68 - 24 * (v51 - 5) - 96;
            if (v51 <= 5)
            {
              v53 = v68 - 16 * ((v51 + 1) & 0xF);
            }

            v70 = *(v53 + 1) & 0xFFFFFFFFFFFFFFF8;
            v69 = *(*(*(v47 + 72) + v52) + 8) & 0xFFFFFFFFFFFFFFF8;
            if (v70 != v69)
            {
              break;
            }

            ++v51;
            v52 += 32;
            if (v48 == v51)
            {
              goto LABEL_69;
            }
          }

          v71 = v51;
          v76 = 257;
          mlir::Operation::emitOpError(&v77, v47, v75);
          if (v77)
          {
            mlir::Diagnostic::operator<<<17ul>(v78, "expects type of ");
          }

          v64 = mlir::InFlightDiagnostic::operator<<<long long &>(&v77, &v71);
          v65 = v64;
          if (*v64)
          {
            mlir::Diagnostic::operator<<<24ul>((v64 + 1), "-th reduction operand: ");
            if (*v65)
            {
              mlir::Diagnostic::operator<<<mlir::Type &>((v65 + 1), &v69);
              if (*v65)
              {
                mlir::Diagnostic::operator<<<24ul>((v65 + 1), " to be the same as the ");
              }
            }
          }

          v66 = mlir::InFlightDiagnostic::operator<<<long long &>(v65, &v71);
          v67 = v66;
          if (*v66)
          {
            mlir::Diagnostic::operator<<<18ul>((v66 + 1), "-th result type: ");
            if (*v67)
            {
              mlir::Diagnostic::operator<<<mlir::Type &>((v67 + 1), &v70);
            }
          }

          v58 = *(v67 + 200);
          goto LABEL_112;
        }

        v76 = 257;
        mlir::Operation::emitOpError(&v77, v68, v75);
        if (v77)
        {
          mlir::Diagnostic::operator<<<28ul>(v78, "expects number of results: ");
        }

        v63 = mlir::InFlightDiagnostic::operator<<<unsigned long &>(&v77, &v74);
        v61 = v63;
        if (*v63)
        {
          mlir::Diagnostic::operator<<<46ul>((v63 + 1), " to be the same as number of initial values: ");
        }

        v62 = &v72;
      }

      else
      {
        v76 = 257;
        mlir::Operation::emitOpError(&v77, v68, v75);
        if (v77)
        {
          mlir::Diagnostic::operator<<<28ul>(v78, "expects number of results: ");
        }

        v60 = mlir::InFlightDiagnostic::operator<<<unsigned long &>(&v77, &v74);
        v61 = v60;
        if (*v60)
        {
          mlir::Diagnostic::operator<<<42ul>((v60 + 1), " to be the same as number of reductions: ");
        }

        v62 = &v73;
      }

      v57 = mlir::InFlightDiagnostic::operator<<<unsigned long &>(v61, v62);
LABEL_76:
      v58 = *(v57 + 200);
      goto LABEL_112;
    }

    v76 = 261;
    v75[0] = "expects body to terminate with 'scf.reduce'";
    v75[1] = 43;
    mlir::Operation::emitOpError(&v77, v68, v75);
    if (v47)
    {
      mlir::Diagnostic::attachNote(v78, *(v47 + 24), 1);
    }

    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v77);
    goto LABEL_81;
  }

  while (*(*(*(*v46 + 8) & 0xFFFFFFFFFFFFFFF8) + 136) == &mlir::detail::TypeIDResolver<mlir::IndexType,void>::id)
  {
    v46 += 8;
    if (v46 == v45)
    {
      goto LABEL_58;
    }
  }

  v75[0] = "expects arguments for the induction variable to be of index type";
  v76 = 259;
LABEL_111:
  mlir::Operation::emitOpError(&v77, v41, v75);
  v58 = v79;
LABEL_112:
  v54 = v58 ^ 1;
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v77);
  return v54 & 1;
}

uint64_t mlir::Op<mlir::scf::ParallelOp,mlir::OpTrait::OneRegion,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::AttrSizedOperandSegments,mlir::OpTrait::SingleBlock,mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::BytecodeOpInterface::Trait,mlir::OpTrait::AutomaticAllocationScope,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchOpInterface::Trait,mlir::OpTrait::HasParallelRegion>::verifyRegionInvariants(mlir::detail *this, mlir::Operation *a2)
{
  v23[25] = *MEMORY[0x277D85DE8];
  v3 = *(this + 11);
  v4 = v3 & 0x7FFFFF;
  if ((v3 & 0x7FFFFF) != 0)
  {
    v5 = (((this + 16 * ((v3 >> 23) & 1) + ((v3 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(this + 10));
    do
    {
      if (v5 != *v5)
      {
        v6 = v5[1];
        v7 = v6 ? v6 - 8 : 0;
        v8 = *(*(v7 + 32) + 48);
        if (*(v8 + 16) != &mlir::detail::TypeIDResolver<mlir::scf::ReduceOp,void>::id)
        {
          v14 = 1283;
          v13[0] = "expects regions to end with '";
          v13[2] = "scf.reduce";
          v13[3] = 10;
          v15[0] = v13;
          v15[2] = "', found '";
          v16 = 770;
          v11 = *(v8 + 8);
          v17 = v15;
          v18 = *(v11 + 16);
          v19 = 1282;
          v20[0] = &v17;
          v20[2] = "'";
          v21 = 770;
          mlir::Operation::emitOpError(&v22, this, v20);
          mlir::Diagnostic::attachNote(v23, 0, 0);
        }
      }

      v5 += 3;
      --v4;
    }

    while (v4);
  }

  if (mlir::detail::verifyLoopLikeOpInterface(this, a2))
  {
    v10 = mlir::detail::verifyTypesAlongControlFlowEdges(this, v9);
  }

  else
  {
    v10 = 0;
  }

  return v10 & 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));
  return a1;
}

void mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));

  JUMPOUT(0x25F891040);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::foldHook()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::hasTrait()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::~UniqueFunctionBase(v2);
  return v0;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::printAssembly()
{
  v1[4] = *MEMORY[0x277D85DE8];
  v1[3] = &llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks + 2;
  llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks(v1);
  return llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::~UniqueFunctionBase(v1);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::verifyInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::verifyInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::verifyRegionInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::verifyRegionInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::getInherentAttr(uint64_t a1, uint64_t a2, const void *a3, size_t a4)
{
  v4 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(*(*(a2 + 56) + 8), *(*(a2 + 56) + 8) + 16 * *(*(a2 + 56) + 16), a3, a4);
  if (v5)
  {
    return *(v4 + 8);
  }

  else
  {
    return 0;
  }
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceOp>::setPropertiesFromAttr(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, void (*a5)(uint64_t *__return_ptr, uint64_t, uint64_t, uint64_t, uint64_t), uint64_t a6)
{
  v8[25] = *MEMORY[0x277D85DE8];
  a5(&v7, a6, a2, a3, a4);
  if (v7)
  {
    mlir::Diagnostic::operator<<<43ul>(v8, "this operation does not support properties");
  }

  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v7);
  return 0;
}

double mlir::detail::RegionBranchTerminatorOpInterfaceInterfaceTraits::Model<mlir::scf::ReduceOp>::getMutableSuccessorOperands@<D0>(uint64_t a1@<X1>, void *a2@<X8>)
{
  *a2 = a1;
  a2[1] = 0;
  a2[2] = a2 + 4;
  *&result = 0x100000000;
  a2[3] = 0x100000000;
  return result;
}

uint64_t mlir::detail::RegionBranchTerminatorOpInterfaceInterfaceTraits::Model<mlir::scf::ReduceOp>::getSuccessorRegions(uint64_t a1, uint64_t a2)
{
  v2 = *(a2 + 16);
  if (v2)
  {
    v3 = *(v2 + 24) & 0xFFFFFFFFFFFFFFF8;
    if (v3 && *(v3 + 16))
    {
      InterfaceFor = mlir::OpInterface<mlir::RegionBranchOpInterface,mlir::detail::RegionBranchOpInterfaceInterfaceTraits>::getInterfaceFor(*(v3 + 16));
    }

    else
    {
      InterfaceFor = 0;
    }
  }

  else
  {
    InterfaceFor = 0;
  }

  v5 = *(InterfaceFor + 16);

  return v5();
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v12[9] = *MEMORY[0x277D85DE8];
  if ((atomic_load_explicit(&qword_27FC23050, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23050))
  {
    v8 = llvm::getTypeName<mlir::OpTrait::VariadicRegions<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicRegions>(void)::Empty>>();
    qword_27FC23048 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v8, v9);
    __cxa_guard_release(&qword_27FC23050);
  }

  v12[0] = qword_27FC23048;
  v12[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroResults>(void)::Empty>,void>::resolveTypeID();
  v12[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v12[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicOperands<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicOperands>(void)::Empty>,void>::resolveTypeID();
  if ((atomic_load_explicit(&qword_27FC23078, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23078))
  {
    v10 = llvm::getTypeName<mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl>(void)::Empty>>();
    qword_27FC23070 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v10, v11);
    __cxa_guard_release(&qword_27FC23078);
  }

  v12[4] = qword_27FC23070;
  v12[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v12[6] = mlir::detail::TypeIDResolver<mlir::OpTrait::IsTerminator<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::IsTerminator>(void)::Empty>,void>::resolveTypeID();
  v12[7] = mlir::detail::TypeIDResolver<mlir::OpTrait::HasRecursiveMemoryEffects<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasRecursiveMemoryEffects>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::RegionBranchTerminatorOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::RegionBranchTerminatorOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v12[8] = v3;
  do
  {
    v5 = v12[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 8);
  return v5 == a2;
}

uint64_t llvm::getTypeName<mlir::OpTrait::VariadicRegions<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicRegions>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC23068, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23068))
  {
    qword_27FC23058 = llvm::detail::getTypeNameImpl<mlir::OpTrait::VariadicRegions<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicRegions>(void)::Empty>>();
    unk_27FC23060 = v1;
    __cxa_guard_release(&qword_27FC23068);
  }

  return qword_27FC23058;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::VariadicRegions<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicRegions>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::VariadicRegions<Empty>]";
  v6 = 99;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t llvm::getTypeName<mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC23090, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23090))
  {
    qword_27FC23080 = llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl>(void)::Empty>>();
    *algn_27FC23088 = v1;
    __cxa_guard_release(&qword_27FC23090);
  }

  return qword_27FC23080;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl<Empty>]";
  v6 = 122;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, uint64_t a5)
{
  v42[4] = *MEMORY[0x277D85DE8];
  mlir::OpState::printOpName(a2, a3, a4, a5);
  if ((*(a2 + 46) & 0x80) != 0 && *(a2 + 68))
  {
    v7 = (*(*a3 + 16))(a3);
    v8 = *(v7 + 4);
    if (*(v7 + 3) == v8)
    {
      llvm::raw_ostream::write(v7, "(", 1uLL);
    }

    else
    {
      *v8 = 40;
      ++*(v7 + 4);
    }

    if ((*(a2 + 46) & 0x80) != 0)
    {
      v9 = *(a2 + 68);
      v10 = *(a2 + 72);
    }

    else
    {
      v10 = 0;
      v9 = 0;
    }

    v11 = (*(*a3 + 16))(a3);
    if (v9)
    {
      v12 = v11;
      (*(*a3 + 160))(a3, *(v10 + 24));
      v13 = v9 - 1;
      if (v13)
      {
        v14 = (v10 + 56);
        do
        {
          v15 = *(v12 + 4);
          if (*(v12 + 3) - v15 > 1uLL)
          {
            *v15 = 8236;
            *(v12 + 4) += 2;
          }

          else
          {
            llvm::raw_ostream::write(v12, ", ", 2uLL);
          }

          v16 = *v14;
          v14 += 4;
          (*(*a3 + 160))(a3, v16);
          --v13;
        }

        while (v13);
      }
    }

    v17 = (*(*a3 + 16))(a3);
    v18 = *(v17 + 4);
    if (v18 >= *(v17 + 3))
    {
      llvm::raw_ostream::write(v17, 32);
    }

    else
    {
      *(v17 + 4) = v18 + 1;
      *v18 = 32;
    }

    v19 = (*(*a3 + 16))(a3);
    v20 = *(v19 + 4);
    if (*(v19 + 3) == v20)
    {
      llvm::raw_ostream::write(v19, ":", 1uLL);
    }

    else
    {
      *v20 = 58;
      ++*(v19 + 4);
    }

    v21 = (*(*a3 + 16))(a3);
    v22 = *(v21 + 4);
    if (v22 >= *(v21 + 3))
    {
      llvm::raw_ostream::write(v21, 32);
    }

    else
    {
      *(v21 + 4) = v22 + 1;
      *v22 = 32;
    }

    if ((*(a2 + 46) & 0x80) != 0)
    {
      v23 = *(a2 + 68);
      if (v23)
      {
        v24 = *(a2 + 72);
        (*(*a3 + 32))(a3, *(*(v24 + 24) + 8) & 0xFFFFFFFFFFFFFFF8);
        if (v23 != 1)
        {
          v25 = v23 - 1;
          v26 = (v24 + 56);
          do
          {
            v27 = (*(*a3 + 16))(a3);
            v28 = *(v27 + 4);
            if (*(v27 + 3) - v28 > 1uLL)
            {
              *v28 = 8236;
              *(v27 + 4) += 2;
            }

            else
            {
              llvm::raw_ostream::write(v27, ", ", 2uLL);
            }

            v29 = *v26;
            v26 += 4;
            (*(*a3 + 32))(a3, *(v29 + 8) & 0xFFFFFFFFFFFFFFF8);
            --v25;
          }

          while (v25);
        }
      }
    }

    v30 = (*(*a3 + 16))(a3);
    v31 = *(v30 + 4);
    if (*(v30 + 3) == v31)
    {
      llvm::raw_ostream::write(v30, ")", 1uLL);
    }

    else
    {
      *v31 = 41;
      ++*(v30 + 4);
    }
  }

  v32 = (*(*a3 + 16))(a3);
  v33 = *(v32 + 4);
  if (v33 >= *(v32 + 3))
  {
    llvm::raw_ostream::write(v32, 32);
  }

  else
  {
    *(v32 + 4) = v33 + 1;
    *v33 = 32;
  }

  v34 = *(a2 + 44);
  v35 = v34 & 0x7FFFFF;
  if ((v34 & 0x7FFFFF) != 0)
  {
    v36 = ((a2 + 16 * ((v34 >> 23) & 1) + ((v34 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40);
    (*(*a3 + 224))(a3, v36, 1, 1, 0);
    if (v35 != 1)
    {
      v37 = v36 + 24;
      v38 = 24 * v35 - 24;
      do
      {
        v39 = (*(*a3 + 16))(a3);
        v40 = *(v39 + 4);
        if (*(v39 + 3) - v40 > 1uLL)
        {
          *v40 = 8236;
          *(v39 + 4) += 2;
        }

        else
        {
          llvm::raw_ostream::write(v39, ", ", 2uLL);
        }

        (*(*a3 + 224))(a3, v37, 1, 1, 0);
        v37 += 24;
        v38 -= 24;
      }

      while (v38);
    }
  }

  AttrDictionary = mlir::Operation::getAttrDictionary(a2);
  (*(*a3 + 192))(a3, *(AttrDictionary + 8), *(AttrDictionary + 16), v42, 0);
}

uint64_t mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::verifyInvariants(uint64_t a1, mlir::Operation *a2)
{
  v24[25] = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyZeroResults(a1, a2) & 1) != 0 && mlir::OpTrait::impl::verifyZeroSuccessors(a1, v3))
  {
    v5 = *(a1 + 16);
    if (v5)
    {
      v6 = *(v5 + 24) & 0xFFFFFFFFFFFFFFF8;
      if (v6)
      {
        v7 = *(v6 + 16);
        if (v7)
        {
          if (*(*(v7 + 48) + 16) == &mlir::detail::TypeIDResolver<mlir::scf::ParallelOp,void>::id)
          {
            goto LABEL_14;
          }
        }
      }
    }

    v21 = 257;
    mlir::Operation::emitOpError(&v23, a1, v20);
    if (v23)
    {
      mlir::Diagnostic::operator<<<19ul>(v24, "expects parent op ");
    }

    v19 = "'";
    v8 = mlir::InFlightDiagnostic::operator<<<char const*>(&v23, &v19);
    v22[0] = "scf.parallel";
    v22[1] = 12;
    v18[0] = v22;
    v18[1] = 1;
    v9 = mlir::InFlightDiagnostic::operator<<<llvm::ArrayRef<llvm::StringLiteral>>(v8, v18);
    v10 = v9;
    if (*v9)
    {
      mlir::Diagnostic::operator<<<2ul>((v9 + 1), "'");
    }

    v11 = *(v10 + 200);
    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v23);
    if ((v11 & 1) == 0)
    {
LABEL_14:
      v14 = *(a1 + 44);
      if ((v14 & 0x7FFFFF) == 0)
      {
LABEL_18:
        IsTerminator = mlir::OpTrait::impl::verifyIsTerminator(a1, v4);
        return IsTerminator & 1;
      }

      v15 = 0;
      v16 = ((a1 + 16 * ((v14 >> 23) & 1) + ((v14 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40);
      v17 = 24 * (v14 & 0x7FFFFF);
      while (mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(a1, v16, "reductions", 10, v15))
      {
        ++v15;
        v16 += 24;
        v17 -= 24;
        if (!v17)
        {
          goto LABEL_18;
        }
      }
    }
  }

  IsTerminator = 0;
  return IsTerminator & 1;
}

BOOL mlir::Op<mlir::scf::ReduceOp,mlir::OpTrait::VariadicRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ParallelOp>::Impl,mlir::OpTrait::OpInvariants,mlir::OpTrait::IsTerminator,mlir::OpTrait::HasRecursiveMemoryEffects,mlir::RegionBranchTerminatorOpInterface::Trait>::verifyRegionInvariants(uint64_t a1)
{
  v30 = *MEMORY[0x277D85DE8];
  v1 = *(a1 + 44);
  v2 = v1 & 0x7FFFFF;
  if ((v1 & 0x7FFFFF) == 0)
  {
    return 1;
  }

  v3 = 0;
  v4 = ((a1 + ((v1 >> 21) & 0x7F8) + 87) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40);
  while (1)
  {
    v5 = *(v4 + 24 * v3 + 8);
    if (v5)
    {
      v6 = v5 - 8;
    }

    else
    {
      v6 = 0;
    }

    v7 = *(v6 + 32);
    if (v7 == v6 + 32)
    {
      v22 = v3;
      v21 = 257;
      mlir::Operation::emitOpError(&v25, a1, v20);
      v19 = mlir::InFlightDiagnostic::operator<<<long long &>(&v25, &v22);
      v17 = v19;
      if (*v19)
      {
        mlir::Diagnostic::operator<<<32ul>((v19 + 1), "-th reduction has an empty body");
      }

      goto LABEL_20;
    }

    v8 = *(*(*(a1 + 72) + 32 * v3 + 24) + 8) & 0xFFFFFFFFFFFFFFF8;
    v11 = v6 + 48;
    v10 = *(v6 + 48);
    v9 = *(v11 + 8);
    if (((v9 - v10) & 0x7FFFFFFF8) != 0x10)
    {
      goto LABEL_14;
    }

    if (v9 != v10)
    {
      while (v8 == (*(*v10 + 8) & 0xFFFFFFFFFFFFFFF8))
      {
        v10 += 8;
        if (v10 == v9)
        {
          goto LABEL_11;
        }
      }

LABEL_14:
      v22 = v3;
      v21 = 257;
      mlir::Operation::emitOpError(&v25, a1, v20);
      if (v25)
      {
        mlir::Diagnostic::operator<<<40ul>(v26, "expected two block arguments with type ");
        if (v25)
        {
          v23 = 4;
          v24 = v8;
          v13 = llvm::SmallVectorTemplateCommon<mlir::DiagnosticArgument,void>::reserveForParamAndGetAddressImpl<llvm::SmallVectorTemplateBase<mlir::DiagnosticArgument,true>>(&v27, &v23, 1);
          v14 = v27 + 24 * v28;
          v15 = *v13;
          *(v14 + 16) = *(v13 + 16);
          *v14 = v15;
          ++v28;
          if (v25)
          {
            mlir::Diagnostic::operator<<<9ul>(v26, " in the ");
          }
        }
      }

      v16 = mlir::InFlightDiagnostic::operator<<<long long &>(&v25, &v22);
      v17 = v16;
      if (*v16)
      {
        mlir::Diagnostic::operator<<<21ul>((v16 + 1), "-th reduction region");
      }

LABEL_20:
      v18 = *(v17 + 200);
      goto LABEL_21;
    }

LABEL_11:
    if (*(*(v7 + 48) + 16) != &unk_27FC22EB0)
    {
      break;
    }

    if (++v3 == v2)
    {
      return 1;
    }
  }

  v22 = v3;
  v20[0] = "reduction bodies must be terminated with an 'scf.reduce.return' op";
  v21 = 259;
  mlir::Operation::emitOpError(&v25, a1, v20);
  v18 = v29;
LABEL_21:
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v25);
  return (v18 & 1) == 0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));
  return a1;
}

void mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));

  JUMPOUT(0x25F891040);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::foldHook()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::hasTrait()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::~UniqueFunctionBase(v2);
  return v0;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::printAssembly()
{
  v1[4] = *MEMORY[0x277D85DE8];
  v1[3] = &llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks + 2;
  llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks(v1);
  return llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::~UniqueFunctionBase(v1);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::verifyInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::verifyInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::verifyRegionInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::verifyRegionInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::getInherentAttr(uint64_t a1, uint64_t a2, const void *a3, size_t a4)
{
  v4 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(*(*(a2 + 56) + 8), *(*(a2 + 56) + 8) + 16 * *(*(a2 + 56) + 16), a3, a4);
  if (v5)
  {
    return *(v4 + 8);
  }

  else
  {
    return 0;
  }
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::ReduceReturnOp>::setPropertiesFromAttr(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, void (*a5)(uint64_t *__return_ptr, uint64_t, uint64_t, uint64_t, uint64_t), uint64_t a6)
{
  v8[25] = *MEMORY[0x277D85DE8];
  a5(&v7, a6, a2, a3, a4);
  if (v7)
  {
    mlir::Diagnostic::operator<<<43ul>(v8, "this operation does not support properties");
  }

  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v7);
  return 0;
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v10[10] = *MEMORY[0x277D85DE8];
  v10[0] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroRegions<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroRegions>(void)::Empty>,void>::resolveTypeID();
  v10[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroResults>(void)::Empty>,void>::resolveTypeID();
  v10[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v10[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::OneOperand<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OneOperand>(void)::Empty>,void>::resolveTypeID();
  if ((atomic_load_explicit(&qword_27FC230A0, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC230A0))
  {
    v8 = llvm::getTypeName<mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl>(void)::Empty>>();
    qword_27FC23098 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v8, v9);
    __cxa_guard_release(&qword_27FC230A0);
  }

  v10[4] = qword_27FC23098;
  v10[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v10[6] = mlir::detail::TypeIDResolver<mlir::ConditionallySpeculatable::Trait<mlir::TypeID mlir::TypeID::get<mlir::ConditionallySpeculatable::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[7] = mlir::detail::TypeIDResolver<mlir::OpTrait::AlwaysSpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AlwaysSpeculatableImplTrait>(void)::Empty>,void>::resolveTypeID();
  v10[8] = mlir::detail::TypeIDResolver<mlir::MemoryEffectOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::MemoryEffectOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::OpTrait::IsTerminator<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::IsTerminator>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v10[9] = v3;
  do
  {
    v5 = v10[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 9);
  return v5 == a2;
}

uint64_t llvm::getTypeName<mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC230B8, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC230B8))
  {
    qword_27FC230A8 = llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl>(void)::Empty>>();
    unk_27FC230B0 = v1;
    __cxa_guard_release(&qword_27FC230B8);
  }

  return qword_27FC230A8;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl<Empty>]";
  v6 = 120;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, mlir::Operation *a2, uint64_t a3, uint64_t a4, uint64_t a5)
{
  v16[4] = *MEMORY[0x277D85DE8];
  mlir::OpState::printOpName(a2, a3, a4, a5);
  v7 = (*(*a3 + 16))(a3);
  v8 = *(v7 + 4);
  if (v8 >= *(v7 + 3))
  {
    llvm::raw_ostream::write(v7, 32);
  }

  else
  {
    *(v7 + 4) = v8 + 1;
    *v8 = 32;
  }

  (*(*a3 + 160))(a3, *(*(a2 + 9) + 24));
  AttrDictionary = mlir::Operation::getAttrDictionary(a2);
  (*(*a3 + 192))(a3, *(AttrDictionary + 8), *(AttrDictionary + 16), v16, 0);
  v10 = (*(*a3 + 16))(a3);
  v11 = *(v10 + 4);
  if (v11 >= *(v10 + 3))
  {
    llvm::raw_ostream::write(v10, 32);
  }

  else
  {
    *(v10 + 4) = v11 + 1;
    *v11 = 32;
  }

  v12 = (*(*a3 + 16))(a3);
  v13 = *(v12 + 4);
  if (*(v12 + 3) == v13)
  {
    llvm::raw_ostream::write(v12, ":", 1uLL);
  }

  else
  {
    *v13 = 58;
    ++*(v12 + 4);
  }

  v14 = (*(*a3 + 16))(a3);
  v15 = *(v14 + 4);
  if (v15 >= *(v14 + 3))
  {
    llvm::raw_ostream::write(v14, 32);
  }

  else
  {
    *(v14 + 4) = v15 + 1;
    *v15 = 32;
  }

  (*(*a3 + 32))(a3, *(*(*(a2 + 9) + 24) + 8) & 0xFFFFFFFFFFFFFFF8);
}

uint64_t mlir::Op<mlir::scf::ReduceReturnOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::OneOperand,mlir::OpTrait::HasParent<mlir::scf::ReduceOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::OpTrait::IsTerminator>::verifyInvariants(mlir::OpTrait::impl *a1, mlir::Operation *a2)
{
  v31 = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyZeroRegions(a1, a2) & 1) == 0 || (mlir::OpTrait::impl::verifyZeroResults(a1, v3) & 1) == 0 || !mlir::OpTrait::impl::verifyZeroSuccessors(a1, v4) || (mlir::OpTrait::impl::verifyOneOperand(a1, v5) & 1) == 0)
  {
    goto LABEL_17;
  }

  v7 = *(a1 + 2);
  if (!v7 || (v8 = *(v7 + 24) & 0xFFFFFFFFFFFFFFF8) == 0 || (v9 = *(v8 + 16)) == 0 || *(*(v9 + 48) + 16) != &mlir::detail::TypeIDResolver<mlir::scf::ReduceOp,void>::id)
  {
    v22 = 257;
    mlir::Operation::emitOpError(&v26, a1, v21);
    if (v26)
    {
      mlir::Diagnostic::operator<<<19ul>(v27, "expects parent op ");
    }

    v20 = "'";
    v10 = mlir::InFlightDiagnostic::operator<<<char const*>(&v26, &v20);
    v25[0] = "scf.reduce";
    v25[1] = 10;
    v23 = v25;
    v24 = 1;
    v11 = mlir::InFlightDiagnostic::operator<<<llvm::ArrayRef<llvm::StringLiteral>>(v10, &v23);
    v12 = v11;
    if (*v11)
    {
      mlir::Diagnostic::operator<<<2ul>((v11 + 1), "'");
    }

    v13 = *(v12 + 200);
    mlir::InFlightDiagnostic::~InFlightDiagnostic(&v26);
    if (v13)
    {
      goto LABEL_17;
    }
  }

  if (mlir::OpTrait::impl::verifyIsTerminator(a1, v6))
  {
    v14 = *(**(*(a1 + 2) + 48) + 8) & 0xFFFFFFFFFFFFFFF8;
    if (v14 == (*(*(*(a1 + 9) + 24) + 8) & 0xFFFFFFFFFFFFFFF8))
    {
      v15 = 1;
    }

    else
    {
      v22 = 257;
      mlir::Operation::emitOpError(&v26, a1, v21);
      if (v26)
      {
        mlir::Diagnostic::operator<<<16ul>(v27, "must have type ");
        if (v26)
        {
          LODWORD(v23) = 4;
          v24 = v14;
          v17 = llvm::SmallVectorTemplateCommon<mlir::DiagnosticArgument,void>::reserveForParamAndGetAddressImpl<llvm::SmallVectorTemplateBase<mlir::DiagnosticArgument,true>>(&v28, &v23, 1);
          v18 = v28 + 24 * v29;
          v19 = *v17;
          *(v18 + 16) = *(v17 + 16);
          *v18 = v19;
          ++v29;
          if (v26)
          {
            mlir::Diagnostic::operator<<<36ul>(v27, " (the type of the reduction inputs)");
          }
        }
      }

      v15 = v30 ^ 1;
      mlir::InFlightDiagnostic::~InFlightDiagnostic(&v26);
    }
  }

  else
  {
LABEL_17:
    v15 = 0;
  }

  return v15 & 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));
  return a1;
}

void mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));

  JUMPOUT(0x25F891040);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::foldHook()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::hasTrait()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::~UniqueFunctionBase(v2);
  return v0;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::printAssembly()
{
  v1[4] = *MEMORY[0x277D85DE8];
  v1[3] = &llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks + 2;
  llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks(v1);
  return llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::~UniqueFunctionBase(v1);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::verifyInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::verifyInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::verifyRegionInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::verifyRegionInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::getInherentAttr(uint64_t a1, uint64_t a2, const void *a3, size_t a4)
{
  v4 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(*(*(a2 + 56) + 8), *(*(a2 + 56) + 8) + 16 * *(*(a2 + 56) + 16), a3, a4);
  if (v5)
  {
    return *(v4 + 8);
  }

  else
  {
    return 0;
  }
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::WhileOp>::setPropertiesFromAttr(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, void (*a5)(uint64_t *__return_ptr, uint64_t, uint64_t, uint64_t, uint64_t), uint64_t a6)
{
  v8[25] = *MEMORY[0x277D85DE8];
  a5(&v7, a6, a2, a3, a4);
  if (v7)
  {
    mlir::Diagnostic::operator<<<43ul>(v8, "this operation does not support properties");
  }

  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v7);
  return 0;
}

uint64_t mlir::detail::RegionBranchOpInterfaceInterfaceTraits::Model<mlir::scf::WhileOp>::getEntrySuccessorOperands(uint64_t a1, uint64_t a2)
{
  if ((*(a2 + 46) & 0x80) != 0)
  {
    return *(a2 + 72);
  }

  else
  {
    return 0;
  }
}

BOOL mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::WhileOp>::isDefinedOutsideOfLoop(uint64_t a1, uint64_t a2, uint64_t a3)
{
  v10 = a3;
  v4 = *(mlir::Value::getParentRegion(&v10) + 16);
  if (v4 == a2)
  {
    return 0;
  }

  while (1)
  {
    v5 = *(v4 + 16);
    if (!v5)
    {
      break;
    }

    v6 = *(v5 + 24) & 0xFFFFFFFFFFFFFFF8;
    if (!v6)
    {
      break;
    }

    v4 = *(v6 + 16);
    v7 = v4 != 0;
    if (v4 == a2 || v4 == 0)
    {
      return !v7;
    }
  }

  v7 = 0;
  return !v7;
}

void mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::WhileOp>::getLoopRegions(uint64_t a1@<X1>, void *a2@<X8>)
{
  v4 = *MEMORY[0x277D85DE8];
  v2 = ((a1 + 16 * ((*(a1 + 44) >> 23) & 1) + ((*(a1 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40) + 24;
  __src[0] = ((a1 + 16 * ((*(a1 + 44) >> 23) & 1) + ((*(a1 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40);
  __src[1] = v2;
  *a2 = a2 + 2;
  a2[1] = 0x600000000;
  llvm::SmallVectorImpl<mlir::Region *>::append<mlir::Region * const*,void>(a2, __src, &v4);
}

uint64_t mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::WhileOp>::getInitsMutable(uint64_t a1, uint64_t a2)
{
  if ((*(a2 + 44) & 0x800000) != 0)
  {
    return *(a2 + 72);
  }

  else
  {
    return 0;
  }
}

uint64_t mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::WhileOp>::getRegionIterArgs(uint64_t a1, uint64_t a2)
{
  v2 = *(((a2 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40) + 8);
  if (v2)
  {
    v3 = v2 - 8;
  }

  else
  {
    v3 = 0;
  }

  return *(v3 + 48);
}

void mlir::detail::LoopLikeOpInterfaceInterfaceTraits::Model<mlir::scf::WhileOp>::getYieldedValuesMutable(uint64_t a1@<X1>, uint64_t a2@<X8>)
{
  v2 = *(((a1 + 16 * ((*(a1 + 44) >> 23) & 1) + ((*(a1 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 40) + 32);
  if (v2)
  {
    v3 = v2 - 8;
  }

  else
  {
    v3 = 0;
  }

  v4 = *(v3 + 32);
  if ((*(v4 + 46) & 0x80) != 0)
  {
    v5 = *(v4 + 68);
    v6 = *(v4 + 72);
  }

  else
  {
    v5 = 0;
    v6 = 0;
  }

  *a2 = v6;
  *(a2 + 8) = v5;
  *(a2 + 16) = 1;
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v8[9] = *MEMORY[0x277D85DE8];
  v8[0] = mlir::detail::TypeIDResolver<mlir::OpTrait::NRegions<2u>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::NRegions<2u>::Impl>(void)::Empty>,void>::resolveTypeID();
  v8[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicResults>(void)::Empty>,void>::resolveTypeID();
  v8[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v8[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicOperands<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicOperands>(void)::Empty>,void>::resolveTypeID();
  v8[4] = mlir::detail::TypeIDResolver<mlir::OpTrait::SingleBlock<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::SingleBlock>(void)::Empty>,void>::resolveTypeID();
  v8[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v8[6] = mlir::detail::TypeIDResolver<mlir::RegionBranchOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::RegionBranchOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v8[7] = mlir::detail::TypeIDResolver<mlir::LoopLikeOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::LoopLikeOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::OpTrait::HasRecursiveMemoryEffects<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasRecursiveMemoryEffects>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v8[8] = v3;
  do
  {
    v5 = v8[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 8);
  return v5 == a2;
}

uint64_t llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, uint64_t a2, llvm::raw_ostream *a3, uint64_t a4, uint64_t a5)
{
  mlir::OpState::printOpName(a2, a3, a4, a5);
  v7 = a2 + 64;
  v8 = *(a2 + 44);
  v9 = *(((a2 + 64 + 16 * ((v8 >> 23) & 1) + ((v8 >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40) + 8);
  if (v9)
  {
    v10 = v9 - 8;
  }

  else
  {
    v10 = 0;
  }

  if ((v8 & 0x800000) != 0)
  {
    v11 = *(a2 + 68);
    v12 = *(a2 + 72) & 0xFFFFFFFFFFFFFFF9 | 2;
  }

  else
  {
    v11 = 0;
    v12 = 2;
  }

  printInitializationList(a3, *(v10 + 48), (*(v10 + 56) - *(v10 + 48)) >> 3, v12, v11, " ", 1uLL);
  v13 = (*(*a3 + 16))(a3);
  v14 = *(v13 + 4);
  if ((*(v13 + 3) - v14) > 2)
  {
    *(v14 + 2) = 32;
    *v14 = 14880;
    *(v13 + 4) += 3;
  }

  else
  {
    llvm::raw_ostream::write(v13, " : ", 3uLL);
  }

  if ((*(a2 + 46) & 0x80) != 0)
  {
    v15 = *(a2 + 68);
    v16 = *(a2 + 72);
  }

  else
  {
    v16 = 0;
    v15 = 0;
  }

  v26[0] = v16;
  v26[1] = 0;
  v26[2] = v16;
  v26[3] = v15;
  v17 = *(a2 + 36);
  v18 = a2 - 16;
  if (!v17)
  {
    v18 = 0;
  }

  v25[0] = v18;
  v25[1] = 0;
  v25[2] = v18;
  v25[3] = v17;
  mlir::AsmPrinter::printFunctionalType<mlir::ValueTypeRange<mlir::OperandRange>,mlir::ValueTypeRange<mlir::ResultRange>>(a3, v26, v25);
  v19 = (*(*a3 + 16))(a3);
  v20 = *(v19 + 4);
  if (v20 >= *(v19 + 3))
  {
    llvm::raw_ostream::write(v19, 32);
  }

  else
  {
    *(v19 + 4) = v20 + 1;
    *v20 = 32;
  }

  (*(*a3 + 224))(a3, ((v7 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40), 0, 1, 0);
  v21 = (*(*a3 + 16))(a3);
  v22 = *(v21 + 4);
  if (*(v21 + 3) - v22 > 3uLL)
  {
    *v22 = 544171040;
    *(v21 + 4) += 4;
  }

  else
  {
    llvm::raw_ostream::write(v21, " do ", 4uLL);
  }

  (*(*a3 + 224))(a3, ((v7 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 7) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40) + 24, 1, 1, 0);
  AttrDictionary = mlir::Operation::getAttrDictionary(a2);
  return (*(*a3 + 200))(a3, *(AttrDictionary + 8), *(AttrDictionary + 16), 0, 0);
}

uint64_t mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::verifyInvariants(mlir::OpTrait::impl *a1)
{
  v26 = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyNRegions(a1, 2) & 1) == 0 || !mlir::OpTrait::impl::verifyZeroSuccessors(a1, v2))
  {
    return 0;
  }

  v3 = *(a1 + 11);
  if ((v3 & 0x7FFFFF) == 0)
  {
LABEL_19:
    v10 = (a1 + 64);
    if (!mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(a1, ((a1 + 16 * ((v3 >> 23) & 1) + ((v3 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10), "before", 6, 0) || !mlir::scf::__mlir_ods_local_region_constraint_SCFOps2(a1, ((&v10[4 * ((*(a1 + 11) >> 23) & 1) + 1] + ((*(a1 + 11) >> 21) & 0x7F8) + 3) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10) + 24, "after", 5, 1u))
    {
      return 0;
    }

    v11 = (((&v10[4 * ((*(a1 + 11) >> 23) & 1) + 1] + ((*(a1 + 11) >> 21) & 0x7F8) + 3) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10));
    if (*v11 == v11 || ((v12 = v11[1]) != 0 ? (v13 = v12 - 8) : (v13 = 0), v14 = *(v13 + 32), v14 == v13 + 32))
    {
      v14 = 0;
    }

    else if (*(*(v14 + 48) + 16) == &mlir::detail::TypeIDResolver<mlir::scf::ConditionOp,void>::id)
    {
      if (v11[3] == v11 + 3 || ((v15 = v11[4]) != 0 ? (v16 = v15 - 8) : (v16 = 0), v14 = *(v16 + 32), v14 == v16 + 32))
      {
        v14 = 0;
      }

      else if (*(*(v14 + 48) + 16) == &mlir::detail::TypeIDResolver<mlir::scf::YieldOp,void>::id)
      {
        return 1;
      }

      v22 = 261;
      v18 = "expects the 'after' region to terminate with 'scf.yield'";
      v19 = 56;
LABEL_36:
      v21[0] = v18;
      v21[1] = v19;
      mlir::Operation::emitOpError(&v23, a1, v21);
      if (v14)
      {
        mlir::Diagnostic::attachNote(v24, *(v14 + 24), 1);
      }

      mlir::InFlightDiagnostic::~InFlightDiagnostic(&v23);
      return 0;
    }

    v22 = 261;
    v18 = "expects the 'before' region to terminate with 'scf.condition'";
    v19 = 61;
    goto LABEL_36;
  }

  v4 = 0;
  v5 = (((a1 + 16 * ((v3 >> 23) & 1) + ((v3 >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a1 + 10));
  while (1)
  {
    if (v5 == *v5)
    {
      goto LABEL_9;
    }

    v6 = v5[1];
    if (v5 == v6 || v5 != *(v6 + 8))
    {
      break;
    }

    if (*(v6 + 24) == v6 + 24)
    {
      v22 = 257;
      mlir::Operation::emitOpError(&v23, a1, v21);
      if (v23)
      {
        mlir::Diagnostic::operator<<<26ul>(v24, "expects a non-empty block");
      }

      v9 = v25;
      goto LABEL_17;
    }

LABEL_9:
    ++v4;
    v5 += 3;
    if ((v3 & 0x7FFFFF) == v4)
    {
      goto LABEL_19;
    }
  }

  v20 = v4;
  v21[0] = "expects region #";
  v22 = 259;
  mlir::Operation::emitOpError(&v23, a1, v21);
  v7 = mlir::InFlightDiagnostic::operator<<<unsigned int &>(&v23, &v20);
  v8 = v7;
  if (*v7)
  {
    mlir::Diagnostic::operator<<<23ul>((v7 + 1), " to have 0 or 1 blocks");
  }

  v9 = *(v8 + 200);
LABEL_17:
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v23);
  if ((v9 & 1) == 0)
  {
    LODWORD(v3) = *(a1 + 11);
    goto LABEL_19;
  }

  return 0;
}

uint64_t mlir::Op<mlir::scf::WhileOp,mlir::OpTrait::NRegions<2u>::Impl,mlir::OpTrait::VariadicResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::SingleBlock,mlir::OpTrait::OpInvariants,mlir::RegionBranchOpInterface::Trait,mlir::LoopLikeOpInterface::Trait,mlir::OpTrait::HasRecursiveMemoryEffects>::verifyRegionInvariants(mlir::detail *a1, mlir::Operation *a2)
{
  if (mlir::detail::verifyTypesAlongControlFlowEdges(a1, a2))
  {
    v4 = mlir::detail::verifyLoopLikeOpInterface(a1, v3);
  }

  else
  {
    v4 = 0;
  }

  return v4 & 1;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));
  return a1;
}

void mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::~Model(uint64_t a1)
{
  *a1 = &unk_286E788F8;
  mlir::detail::InterfaceMap::~InterfaceMap((a1 + 32));

  JUMPOUT(0x25F891040);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::foldHook()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::CallbacksHolder<mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1},mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getFoldHookFn(void)::{lambda(mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *,llvm::ArrayRef<mlir::Attribute>,llvm::SmallVectorImpl<mlir::OpFoldResult> &>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::hasTrait()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[3] = &llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallbacksHolder<mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1},mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const,void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::~UniqueFunctionBase(v2);
  return v0;
}

void *mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::printAssembly()
{
  v1[4] = *MEMORY[0x277D85DE8];
  v1[3] = &llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks + 2;
  llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallbacksHolder<mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1},mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const,void>::Callbacks(v1);
  return llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::~UniqueFunctionBase(v1);
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::verifyInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::verifyInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::verifyRegionInvariants()
{
  v2[4] = *MEMORY[0x277D85DE8];
  v2[0] = mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::verifyRegionInvariants;
  v2[3] = &llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks + 2;
  v0 = llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::CallbacksHolder<llvm::LogicalResult (*)(mlir::Operation *),llvm::LogicalResult (* const)(mlir::Operation *),void>::Callbacks(v2);
  llvm::detail::UniqueFunctionBase<llvm::LogicalResult,mlir::Operation *>::~UniqueFunctionBase(v2);
  return v0;
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::getInherentAttr(uint64_t a1, uint64_t a2, const void *a3, size_t a4)
{
  v4 = mlir::impl::findAttrSorted<mlir::NamedAttribute const*>(*(*(a2 + 56) + 8), *(*(a2 + 56) + 8) + 16 * *(*(a2 + 56) + 16), a3, a4);
  if (v5)
  {
    return *(v4 + 8);
  }

  else
  {
    return 0;
  }
}

uint64_t mlir::RegisteredOperationName::Model<mlir::scf::YieldOp>::setPropertiesFromAttr(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, void (*a5)(uint64_t *__return_ptr, uint64_t, uint64_t, uint64_t, uint64_t), uint64_t a6)
{
  v8[25] = *MEMORY[0x277D85DE8];
  a5(&v7, a6, a2, a3, a4);
  if (v7)
  {
    mlir::Diagnostic::operator<<<43ul>(v8, "this operation does not support properties");
  }

  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v7);
  return 0;
}

double mlir::detail::RegionBranchTerminatorOpInterfaceInterfaceTraits::Model<mlir::scf::YieldOp>::getMutableSuccessorOperands@<D0>(uint64_t a1@<X1>, uint64_t a2@<X8>)
{
  if ((*(a1 + 46) & 0x80) != 0)
  {
    v2 = *(a1 + 68);
  }

  else
  {
    v2 = 0;
  }

  *a2 = a1;
  *(a2 + 8) = 0;
  *(a2 + 12) = v2;
  *(a2 + 16) = a2 + 32;
  *&result = 0x100000000;
  *(a2 + 24) = 0x100000000;
  return result;
}

uint64_t mlir::detail::RegionBranchTerminatorOpInterfaceInterfaceTraits::Model<mlir::scf::YieldOp>::getSuccessorRegions(uint64_t a1, uint64_t a2)
{
  v2 = *(a2 + 16);
  if (v2)
  {
    v3 = *(v2 + 24) & 0xFFFFFFFFFFFFFFF8;
    if (v3 && *(v3 + 16))
    {
      InterfaceFor = mlir::OpInterface<mlir::RegionBranchOpInterface,mlir::detail::RegionBranchOpInterfaceInterfaceTraits>::getInterfaceFor(*(v3 + 16));
    }

    else
    {
      InterfaceFor = 0;
    }
  }

  else
  {
    InterfaceFor = 0;
  }

  v5 = *(InterfaceFor + 16);

  return v5();
}

BOOL llvm::detail::UniqueFunctionBase<BOOL,mlir::TypeID>::CallImpl<mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getHasTraitFn(void)::{lambda(mlir::TypeID)#1} const>(uint64_t a1, uint64_t a2)
{
  v10[12] = *MEMORY[0x277D85DE8];
  v10[0] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroRegions<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroRegions>(void)::Empty>,void>::resolveTypeID();
  v10[1] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroResults<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroResults>(void)::Empty>,void>::resolveTypeID();
  v10[2] = mlir::detail::TypeIDResolver<mlir::OpTrait::ZeroSuccessors<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ZeroSuccessors>(void)::Empty>,void>::resolveTypeID();
  v10[3] = mlir::detail::TypeIDResolver<mlir::OpTrait::VariadicOperands<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::VariadicOperands>(void)::Empty>,void>::resolveTypeID();
  if ((atomic_load_explicit(&qword_27FC230C8, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC230C8))
  {
    v8 = llvm::getTypeName<mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl>(void)::Empty>>();
    qword_27FC230C0 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v8, v9);
    __cxa_guard_release(&qword_27FC230C8);
  }

  v10[4] = qword_27FC230C0;
  v10[5] = mlir::detail::TypeIDResolver<mlir::OpTrait::OpInvariants<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::OpInvariants>(void)::Empty>,void>::resolveTypeID();
  v10[6] = mlir::detail::TypeIDResolver<mlir::ConditionallySpeculatable::Trait<mlir::TypeID mlir::TypeID::get<mlir::ConditionallySpeculatable::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[7] = mlir::detail::TypeIDResolver<mlir::OpTrait::AlwaysSpeculatableImplTrait<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::AlwaysSpeculatableImplTrait>(void)::Empty>,void>::resolveTypeID();
  v10[8] = mlir::detail::TypeIDResolver<mlir::MemoryEffectOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::MemoryEffectOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[9] = mlir::detail::TypeIDResolver<mlir::RegionBranchTerminatorOpInterface::Trait<mlir::TypeID mlir::TypeID::get<mlir::RegionBranchTerminatorOpInterface::Trait>(void)::Empty>,void>::resolveTypeID();
  v10[10] = mlir::detail::TypeIDResolver<mlir::OpTrait::ReturnLike<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::ReturnLike>(void)::Empty>,void>::resolveTypeID();
  v3 = mlir::detail::TypeIDResolver<mlir::OpTrait::IsTerminator<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::IsTerminator>(void)::Empty>,void>::resolveTypeID();
  v4 = 0;
  v10[11] = v3;
  do
  {
    v5 = v10[v4];
    if (v5 == a2)
    {
      break;
    }
  }

  while (v4++ != 11);
  return v5 == a2;
}

uint64_t llvm::getTypeName<mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl>(void)::Empty>>()
{
  if ((atomic_load_explicit(&qword_27FC230E0, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC230E0))
  {
    qword_27FC230D0 = llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl>(void)::Empty>>();
    *algn_27FC230D8 = v1;
    __cxa_guard_release(&qword_27FC230E0);
  }

  return qword_27FC230D0;
}

const char *llvm::detail::getTypeNameImpl<mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl<mlir::TypeID mlir::TypeID::get<mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl>(void)::Empty>>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp, mlir::scf::ForOp, mlir::scf::IfOp, mlir::scf::IndexSwitchOp, mlir::scf::WhileOp>::Impl<Empty>]";
  v6 = 208;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void llvm::detail::UniqueFunctionBase<void,mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef>::CallImpl<mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::getPrintAssemblyFn(void)::{lambda(mlir::Operation *,mlir::OpAsmPrinter &,llvm::StringRef)#1} const>(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4, uint64_t a5)
{
  v31[4] = *MEMORY[0x277D85DE8];
  mlir::OpState::printOpName(a2, a3, a4, a5);
  AttrDictionary = mlir::Operation::getAttrDictionary(a2);
  (*(*a3 + 192))(a3, *(AttrDictionary + 8), *(AttrDictionary + 16), v31, 0);
  if ((*(a2 + 46) & 0x80) != 0 && *(a2 + 68))
  {
    v8 = (*(*a3 + 16))(a3);
    v9 = *(v8 + 4);
    if (v9 >= *(v8 + 3))
    {
      llvm::raw_ostream::write(v8, 32);
    }

    else
    {
      *(v8 + 4) = v9 + 1;
      *v9 = 32;
    }

    if ((*(a2 + 46) & 0x80) != 0)
    {
      v10 = *(a2 + 68);
      v11 = *(a2 + 72);
    }

    else
    {
      v11 = 0;
      v10 = 0;
    }

    v12 = (*(*a3 + 16))(a3);
    if (v10)
    {
      v13 = v12;
      (*(*a3 + 160))(a3, *(v11 + 24));
      v14 = v10 - 1;
      if (v14)
      {
        v15 = (v11 + 56);
        do
        {
          v16 = *(v13 + 4);
          if (*(v13 + 3) - v16 > 1uLL)
          {
            *v16 = 8236;
            *(v13 + 4) += 2;
          }

          else
          {
            llvm::raw_ostream::write(v13, ", ", 2uLL);
          }

          v17 = *v15;
          v15 += 4;
          (*(*a3 + 160))(a3, v17);
          --v14;
        }

        while (v14);
      }
    }

    v18 = (*(*a3 + 16))(a3);
    v19 = *(v18 + 4);
    if (v19 >= *(v18 + 3))
    {
      llvm::raw_ostream::write(v18, 32);
    }

    else
    {
      *(v18 + 4) = v19 + 1;
      *v19 = 32;
    }

    v20 = (*(*a3 + 16))(a3);
    v21 = *(v20 + 4);
    if (*(v20 + 3) == v21)
    {
      llvm::raw_ostream::write(v20, ":", 1uLL);
    }

    else
    {
      *v21 = 58;
      ++*(v20 + 4);
    }

    v22 = (*(*a3 + 16))(a3);
    v23 = *(v22 + 4);
    if (v23 >= *(v22 + 3))
    {
      llvm::raw_ostream::write(v22, 32);
    }

    else
    {
      *(v22 + 4) = v23 + 1;
      *v23 = 32;
    }

    if ((*(a2 + 46) & 0x80) != 0)
    {
      v24 = *(a2 + 68);
      if (v24)
      {
        v25 = *(a2 + 72);
        (*(*a3 + 32))(a3, *(*(v25 + 24) + 8) & 0xFFFFFFFFFFFFFFF8);
        if (v24 != 1)
        {
          v26 = v24 - 1;
          v27 = (v25 + 56);
          do
          {
            v28 = (*(*a3 + 16))(a3);
            v29 = *(v28 + 4);
            if (*(v28 + 3) - v29 > 1uLL)
            {
              *v29 = 8236;
              *(v28 + 4) += 2;
            }

            else
            {
              llvm::raw_ostream::write(v28, ", ", 2uLL);
            }

            v30 = *v27;
            v27 += 4;
            (*(*a3 + 32))(a3, *(v30 + 8) & 0xFFFFFFFFFFFFFFF8);
            --v26;
          }

          while (v26);
        }
      }
    }
  }
}

uint64_t mlir::Op<mlir::scf::YieldOp,mlir::OpTrait::ZeroRegions,mlir::OpTrait::ZeroResults,mlir::OpTrait::ZeroSuccessors,mlir::OpTrait::VariadicOperands,mlir::OpTrait::HasParent<mlir::scf::ExecuteRegionOp,mlir::scf::ForOp,mlir::scf::IfOp,mlir::scf::IndexSwitchOp,mlir::scf::WhileOp>::Impl,mlir::OpTrait::OpInvariants,mlir::ConditionallySpeculatable::Trait,mlir::OpTrait::AlwaysSpeculatableImplTrait,mlir::MemoryEffectOpInterface::Trait,mlir::RegionBranchTerminatorOpInterface::Trait,mlir::OpTrait::ReturnLike,mlir::OpTrait::IsTerminator>::verifyInvariants(mlir::OpTrait::impl *a1, mlir::Operation *a2)
{
  v26[25] = *MEMORY[0x277D85DE8];
  if ((mlir::OpTrait::impl::verifyZeroRegions(a1, a2) & 1) == 0 || (mlir::OpTrait::impl::verifyZeroResults(a1, v3) & 1) == 0 || !mlir::OpTrait::impl::verifyZeroSuccessors(a1, v4))
  {
    goto LABEL_25;
  }

  v6 = *(a1 + 2);
  if (v6)
  {
    v7 = *(v6 + 24) & 0xFFFFFFFFFFFFFFF8;
    if (v7)
    {
      v8 = *(v7 + 16);
      if (v8)
      {
        v9 = *(*(v8 + 48) + 16);
        v10 = v9 == &_MergedGlobals_50 || v9 == &mlir::detail::TypeIDResolver<mlir::scf::ForOp,void>::id;
        v11 = v10 || v9 == &mlir::detail::TypeIDResolver<mlir::scf::IfOp,void>::id;
        v12 = v11 || v9 == &unk_27FC22EA8;
        if (v12 || v9 == &mlir::detail::TypeIDResolver<mlir::scf::WhileOp,void>::id)
        {
          goto LABEL_27;
        }
      }
    }
  }

  v23 = 257;
  mlir::Operation::emitOpError(&v25, a1, v22);
  if (v25)
  {
    mlir::Diagnostic::operator<<<19ul>(v26, "expects parent op ");
  }

  v21 = "to be one of '";
  v14 = mlir::InFlightDiagnostic::operator<<<char const*>(&v25, &v21);
  v24[2] = xmmword_2799BEC70;
  v24[3] = *&off_2799BEC80;
  v24[4] = xmmword_2799BEC90;
  v24[0] = xmmword_2799BEC50;
  v24[1] = *&off_2799BEC60;
  v20[0] = v24;
  v20[1] = 5;
  v15 = mlir::InFlightDiagnostic::operator<<<llvm::ArrayRef<llvm::StringLiteral>>(v14, v20);
  v16 = v15;
  if (*v15)
  {
    mlir::Diagnostic::operator<<<2ul>((v15 + 1), "'");
  }

  v17 = *(v16 + 200);
  mlir::InFlightDiagnostic::~InFlightDiagnostic(&v25);
  if ((v17 & 1) == 0)
  {
LABEL_27:
    IsTerminator = mlir::OpTrait::impl::verifyIsTerminator(a1, v5);
  }

  else
  {
LABEL_25:
    IsTerminator = 0;
  }

  return IsTerminator & 1;
}

uint64_t anonymous namespace::SCFInlinerInterface::isLegalToInline()
{
  return 1;
}

{
  return 1;
}

void anonymous namespace::SCFInlinerInterface::handleTerminator(uint64_t a1, uint64_t a2, uint64_t a3, uint64_t a4)
{
  v17 = *MEMORY[0x277D85DE8];
  if (a2 && *(*(a2 + 48) + 16) == &mlir::detail::TypeIDResolver<mlir::scf::YieldOp,void>::id)
  {
    if ((*(a2 + 46) & 0x80) != 0)
    {
      v5 = *(a2 + 72);
      v6 = *(a2 + 68);
    }

    else
    {
      v5 = 0;
      v6 = 0;
    }

    v13 = a3;
    v14 = 0;
    v15 = v5;
    v16 = 0;
    if (a4)
    {
      if (v6)
      {
        v7 = (v5 + 24);
        v8 = 1;
        do
        {
          v9 = mlir::ValueRange::dereference_iterator(&v13, v8 - 1);
          v10 = *v7;
          v7 += 4;
          v12 = v10;
          mlir::IRObjectWithUseList<mlir::OpOperand>::replaceAllUsesWith<mlir::Value &>(v9, &v12);
          v14 = v8;
          v16 = v8;
          if (a4 == v8)
          {
            break;
          }
        }

        while (v6 != v8++);
      }
    }
  }
}

void SingleBlockExecuteInliner::~SingleBlockExecuteInliner(SingleBlockExecuteInliner *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t SingleBlockExecuteInliner::matchAndRewrite(uint64_t a1, uint64_t a2, uint64_t a3)
{
  v3 = ((a2 + 16 * ((*(a2 + 44) >> 23) & 1) + ((*(a2 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(a2 + 40);
  v4 = *(v3 + 8);
  if (v4 == v3 || *(v4 + 8) != v3)
  {
    return 0;
  }

  replaceOpWithRegion(a3, a2, v4);
  return 1;
}

uint64_t replaceOpWithRegion(uint64_t a1, uint64_t a2, uint64_t a3)
{
  if (a3)
  {
    v5 = a3 - 8;
  }

  else
  {
    v5 = 0;
  }

  v6 = *(v5 + 32);
  if ((*(v6 + 46) & 0x80) != 0)
  {
    v7 = *(v6 + 68);
    v8 = *(v6 + 72) & 0xFFFFFFFFFFFFFFF9 | 2;
  }

  else
  {
    v7 = 0;
    v8 = 2;
  }

  (*(*a1 + 32))(a1);
  (**a1)(a1, a2, v8, v7);
  v9 = *(*a1 + 16);

  return v9(a1, v6);
}

const char *llvm::detail::getTypeNameImpl<SingleBlockExecuteInliner>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = SingleBlockExecuteInliner]";
  v6 = 87;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void MultiBlockExecuteInliner::~MultiBlockExecuteInliner(MultiBlockExecuteInliner *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t MultiBlockExecuteInliner::matchAndRewrite(uint64_t a1, uint64_t *a2, void *a3)
{
  v9 = *MEMORY[0x277D85DE8];
  v5 = a2[2];
  if (v5 && (v6 = *(v5 + 24) & 0xFFFFFFFFFFFFFFF8) != 0)
  {
    v7 = *(v6 + 16);
  }

  else
  {
    v7 = 0;
  }

  if (mlir::OpInterface<mlir::FunctionOpInterface,mlir::detail::FunctionOpInterfaceInterfaceTraits>::getInterfaceFor(v7) || *(*(v7 + 48) + 16) == &_MergedGlobals_50)
  {
    mlir::RewriterBase::splitBlock(a3, a2[2], a2);
  }

  return 0;
}

const char *llvm::detail::getTypeNameImpl<MultiBlockExecuteInliner>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = MultiBlockExecuteInliner]";
  v6 = 86;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

char *mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::YieldOp>::Impl<mlir::scf::ForOp>::buildTerminator(uint64_t a1, uint64_t a2)
{
  v4[38] = *MEMORY[0x277D85DE8];
  mlir::OperationState::OperationState(v4, a2, "scf.yield", 9);
  v2 = mlir::Operation::create(v4);
  mlir::OperationState::~OperationState(v4);
  return v2;
}

void llvm::SmallVectorImpl<mlir::Region *>::append<mlir::Region * const*,void>(uint64_t a1, _BYTE *__src, _BYTE *a3)
{
  v6 = a3 - __src;
  v7 = *(a1 + 8);
  v8 = v7 + ((a3 - __src) >> 3);
  if (v8 > *(a1 + 12))
  {
    llvm::SmallVectorBase<unsigned int>::grow_pod(a1, (a1 + 16), v8, 8);
    LODWORD(v7) = *(a1 + 8);
  }

  if (__src != a3)
  {
    memcpy((*a1 + 8 * v7), __src, v6);
    LODWORD(v7) = *(a1 + 8);
  }

  *(a1 + 8) = v7 + (v6 >> 3);
}

BOOL llvm::function_ref<BOOL ()(mlir::OpOperand &)>::callback_fn<mlir::scf::ForOp::replaceWithAdditionalYields(mlir::RewriterBase &,mlir::ValueRange,BOOL,std::function<llvm::SmallVector<mlir::Value,6u> ()(mlir::OpBuilder &,mlir::Location,llvm::ArrayRef<mlir::BlockArgument>)> const&)::$_2>(uint64_t **a1, uint64_t a2)
{
  v2 = *(a2 + 16);
  v3 = **a1;
  while (1)
  {
    v4 = *(v2 + 16);
    if (!v4)
    {
      break;
    }

    v5 = *(v4 + 24) & 0xFFFFFFFFFFFFFFF8;
    if (!v5)
    {
      break;
    }

    v2 = *(v5 + 16);
    result = v2 != 0;
    if (v2 == v3 || v2 == 0)
    {
      return result;
    }
  }

  return 0;
}

uint64_t mlir::OpBuilder::getCheckRegisteredInfo<mlir::tensor::InsertSliceOp>(uint64_t a1, uint64_t *a2)
{
  result = mlir::RegisteredOperationName::lookup(&mlir::detail::TypeIDResolver<mlir::tensor::InsertSliceOp,void>::id, a2);
  if ((v3 & 1) == 0)
  {
    v7 = 1283;
    v6[2] = "tensor.insert_slice";
    v6[3] = 19;
    v5 = 259;
    llvm::operator+(v6, &v4, v8);
    llvm::report_fatal_error(v8, 1);
  }

  return result;
}

void anonymous namespace::ForOpIterArgsFolder::~ForOpIterArgsFolder(_anonymous_namespace_::ForOpIterArgsFolder *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t anonymous namespace::ForOpIterArgsFolder::matchAndRewrite(uint64_t a1, mlir::Operation *a2, uint64_t a3)
{
  v77[8] = *MEMORY[0x277D85DE8];
  v53 = a2;
  v4 = *(a2 + 9);
  v50 = &v52;
  v51 = xmmword_25D0A0580;
  if (v4 >= 5)
  {
    llvm::SmallVectorBase<unsigned long long>::grow_pod(&v50, &v52, v4, 1);
  }

  v63[0] = v64;
  v63[1] = 0x400000000;
  v60 = v62;
  v61 = 0x400000000;
  v57 = v59;
  v58 = 0x400000000;
  v54 = v56;
  v55 = 0x400000000;
  if (v4 >= 4)
  {
    llvm::SmallVectorBase<unsigned int>::grow_pod(v63, v64, v4 + 1, 8);
  }

  llvm::SmallVectorTemplateBase<mlir::Value,true>::push_back(v63, 0);
  mlir::scf::ForOp::getODSOperands(&v53, 3u);
  if (v5 > HIDWORD(v61))
  {
    llvm::SmallVectorBase<unsigned int>::grow_pod(&v60, v62, v5, 8);
  }

  if (HIDWORD(v58) < v4)
  {
    llvm::SmallVectorBase<unsigned int>::grow_pod(&v57, v59, v4, 8);
  }

  if (HIDWORD(v55) < v4)
  {
    llvm::SmallVectorBase<unsigned int>::grow_pod(&v54, v56, v4, 8);
  }

  ODSOperands = mlir::scf::ForOp::getODSOperands(&v53, 3u);
  v8 = v7;
  v9 = *(v53 + 9);
  v10 = *(((v53 + 16 * ((*(v53 + 11) >> 23) & 1) + ((*(v53 + 11) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(v53 + 10) + 8);
  if (v10)
  {
    v11 = v10 - 8;
  }

  else
  {
    v11 = 0;
  }

  v13 = *(v11 + 48);
  v12 = *(v11 + 56);
  if (v9)
  {
    v14 = v53 - 16;
  }

  else
  {
    v14 = 0;
  }

  YieldedValues = mlir::detail::LoopLikeOpInterfaceTrait<mlir::scf::ForOp>::getYieldedValues(v53);
  v65 = ODSOperands;
  v66 = 0;
  v67 = (v13 + 8);
  v68 = v14;
  v49 = v14;
  v69 = 0;
  v70 = YieldedValues;
  v71 = 0;
  if (v8)
  {
    v17 = v13 + 8 == v12 || v9 == 0;
    if (!v17 && v16 != 0)
    {
      v44 = a3;
      v19 = 0;
      v45 = 0;
      v46 = v16 - 1;
      v47 = v9 - 1;
      v20 = (ODSOperands + 24);
      v48 = v8 - 1;
      v21 = 16;
      v22 = v14;
      while (1)
      {
        if (v19)
        {
          v23 = v49;
          v24 = v49[1] & 7;
          v25 = v19;
          if (v24 != 6)
          {
            v26 = (5 - v24);
            v27 = v22;
            v25 = v19 - v26;
            if (v19 <= v26)
            {
              goto LABEL_32;
            }

            v23 = &v49[-2 * v26];
          }

          v27 = &v23[-3 * v25];
        }

        else
        {
          v27 = v49;
        }

LABEL_32:
        v28 = *v20;
        v29 = mlir::ValueRange::dereference_iterator(&v70, v19);
        v30 = *(v13 + 8 * v19 + 8);
        if (v30 == v29 || v28 == v29)
        {
          llvm::SmallVectorTemplateBase<BOOL,true>::push_back(&v50, 0);
LABEL_38:
          v45 = 1;
          goto LABEL_47;
        }

        v32 = v29;
        if (*v30)
        {
          llvm::SmallVectorTemplateBase<BOOL,true>::push_back(&v50, 1);
        }

        else
        {
          v33 = *v27;
          v34 = *v27 == 0;
          v35 = !v34;
          llvm::SmallVectorTemplateBase<BOOL,true>::push_back(&v50, v35);
          if (!v33)
          {
            goto LABEL_38;
          }

          v45 |= v34;
        }

        llvm::SmallVectorTemplateBase<mlir::Value,true>::push_back(&v60, v28);
        llvm::SmallVectorTemplateBase<mlir::Value,true>::push_back(&v57, v32);
        v28 = 0;
LABEL_47:
        llvm::SmallVectorTemplateBase<mlir::Value,true>::push_back(v63, v28);
        llvm::SmallVectorTemplateBase<mlir::Value,true>::push_back(&v54, v28);
        v66 = v19 + 1;
        v67 = (v13 + v21);
        v69 = v19 + 1;
        v71 = v19 + 1;
        if (v48 != v19 && v13 + v21 != v12 && v47 != v19)
        {
          v22 -= 2;
          v21 += 8;
          v20 += 4;
          v17 = v46 == v19++;
          if (!v17)
          {
            continue;
          }
        }

        if (v45)
        {
          v36 = *(v53 + 3);
          v37 = *(mlir::scf::ForOp::getODSOperands(&v53, 0) + 24);
          v38 = *(mlir::scf::ForOp::getODSOperands(&v53, 1u) + 24);
          v39 = *(mlir::scf::ForOp::getODSOperands(&v53, 2u) + 24);
          v40 = mlir::OpBuilder::getCheckRegisteredInfo<mlir::scf::ForOp>(v44 + 8, *(**v36 + 32));
          v65 = v36;
          v66 = v40;
          v67 = &v69;
          v68 = 0x400000000;
          v72 = v74;
          v73 = 0x400000000;
          v74[4] = v75;
          v74[5] = 0x400000000;
          v75[8] = 4;
          v75[9] = v76;
          v75[10] = 0x100000000;
          v76[1] = v77;
          v76[2] = 0x100000000;
          v77[2] = 0;
          v77[1] = 0;
          v77[3] = &mlir::detail::TypeIDResolver<void,void>::id;
          v77[4] = 0;
          v77[6] = 0;
          mlir::scf::ForOp::build(v44 + 8, &v65, v37, v38, v39, v60 & 0xFFFFFFFFFFFFFFF9, v61, v41, 0, v43);
        }

        break;
      }
    }
  }

  if (v54 != v56)
  {
    free(v54);
  }

  if (v57 != v59)
  {
    free(v57);
  }

  if (v60 != v62)
  {
    free(v60);
  }

  if (v63[0] != v64)
  {
    free(v63[0]);
  }

  if (v50 != &v52)
  {
    free(v50);
  }

  return 0;
}

const char *llvm::detail::getTypeNameImpl<anonymous namespace::ForOpIterArgsFolder>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = (anonymous namespace)::ForOpIterArgsFolder]";
  v6 = 104;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void anonymous namespace::SimplifyTrivialLoops::~SimplifyTrivialLoops(_anonymous_namespace_::SimplifyTrivialLoops *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t anonymous namespace::SimplifyTrivialLoops::matchAndRewrite(uint64_t a1, uint64_t a2, void (***a3)(void, uint64_t, unint64_t, uint64_t))
{
  v66[4] = *MEMORY[0x277D85DE8];
  v57 = a2;
  v4 = *(mlir::scf::ForOp::getODSOperands(&v57, 0) + 24);
  if (v4 == *(mlir::scf::ForOp::getODSOperands(&v57, 1u) + 24))
  {
    goto LABEL_62;
  }

  v5 = *(mlir::scf::ForOp::getODSOperands(&v57, 0) + 24);
  v6 = *(mlir::scf::ForOp::getODSOperands(&v57, 1u) + 24);
  v62 = 0;
  v63 = 0;
  v64 = &v63;
  if ((~*(v5 + 8) & 7) != 0)
  {
    v7 = v5;
  }

  else
  {
    v7 = 0;
  }

  if (v7)
  {
    v8 = *(v7 + 8) & 7;
    if (v8 == 6)
    {
      v9 = v7 + 24 * *(v7 + 16);
      v10 = v9 + 120;
      if (v9 == -120)
      {
        goto LABEL_22;
      }
    }

    else
    {
      v10 = v7 + 16 * v8 + 16;
    }

    if (mlir::detail::constant_op_binder<mlir::IntegerAttr>::match(&v64, v10))
    {
      v60 = &v62;
      v11 = (~*(v6 + 8) & 7) != 0 ? v6 : 0;
      if (v11)
      {
        v12 = *(v11 + 8) & 7;
        if (v12 == 6)
        {
          v13 = v11 + 24 * *(v11 + 16);
          v14 = v13 + 120;
          if (v13 == -120)
          {
            goto LABEL_22;
          }
        }

        else
        {
          v14 = v11 + 16 * v12 + 16;
        }

        if (mlir::detail::constant_op_binder<mlir::IntegerAttr>::match(&v60, v14))
        {
          LODWORD(v65) = *(v63 + 24);
          if (v65 > 0x40)
          {
            operator new[]();
          }

          v64 = *(v63 + 16);
          if (*(v62 + 24) > 0x40u)
          {
            operator new[]();
          }

          v49 = *(v62 + 16);
          v55 = *(v62 + 24);
          __src = v49;
          llvm::APInt::operator-=(&__src, &v64);
          v50 = v55;
          v55 = 0;
          if (v50 > 0x40)
          {
            v29 = *__src;
            if (__src)
            {
              MEMORY[0x25F891010](__src, 0x1000C8000313F17);
              if (v55 >= 0x41)
              {
                if (__src)
                {
                  MEMORY[0x25F891010](__src, 0x1000C8000313F17);
                }
              }
            }
          }

          else if (v50)
          {
            v29 = (__src << -v50) >> -v50;
          }

          else
          {
            v29 = 0;
          }

          goto LABEL_58;
        }
      }
    }
  }

LABEL_22:
  LODWORD(v65) = 1;
  v64 = 0;
  v60 = v5;
  v61 = &v64;
  if ((~*(v6 + 8) & 7) != 0)
  {
    v15 = v6;
  }

  else
  {
    v15 = 0;
  }

  if (v15)
  {
    v16 = *(v15 + 8) & 7;
    if (v16 == 6)
    {
      v17 = v15 + 24 * *(v15 + 16);
      v18 = v17 + 120;
      if (v17 == -120)
      {
        goto LABEL_37;
      }
    }

    else
    {
      v18 = v15 + 16 * v16 + 16;
    }

    if (*(*(v18 + 48) + 16) == &mlir::detail::TypeIDResolver<mlir::arith::AddIOp,void>::id && (*(v18 + 46) & 0x80) != 0 && *(v18 + 68) == 2)
    {
      v19 = *(*(v18 + 72) + 24);
      if (mlir::detail::matchOperandOrValueAtIndex<mlir::detail::constant_int_value_binder>(v18, 1u, &v61) && v5 == v19)
      {
        goto LABEL_65;
      }
    }
  }

LABEL_37:
  v58 = &v64;
  v59 = v5;
  if ((~*(v6 + 8) & 7) != 0)
  {
    v21 = v6;
  }

  else
  {
    v21 = 0;
  }

  if (!v21)
  {
    goto LABEL_52;
  }

  v22 = *(v21 + 8) & 7;
  if (v22 != 6)
  {
    v24 = v21 + 16 * v22 + 16;
LABEL_45:
    if (*(*(v24 + 48) + 16) != &mlir::detail::TypeIDResolver<mlir::arith::AddIOp,void>::id || (*(v24 + 46) & 0x80) == 0 || *(v24 + 68) != 2)
    {
      goto LABEL_52;
    }

    if (!mlir::detail::matchOperandOrValueAtIndex<mlir::detail::constant_int_value_binder>(v24, 0, &v58) || v59 != *(*(v24 + 72) + 56))
    {
      goto LABEL_52;
    }

LABEL_65:
    if (v65 > 0x40)
    {
      v37 = *v64;
    }

    else if (v65)
    {
      v37 = (v64 << -v65) >> -v65;
    }

    else
    {
      v37 = 0;
    }

    v28 = v37 & 0xFFFFFFFFFFFFFF00;
    v26 = v37;
    v27 = 1;
    goto LABEL_53;
  }

  v23 = v21 + 24 * *(v21 + 16);
  v24 = v23 + 120;
  if (v23 != -120)
  {
    goto LABEL_45;
  }

LABEL_52:
  v26 = 0;
  v27 = 0;
  v28 = 0;
LABEL_53:
  if (v65 >= 0x41 && v64)
  {
    MEMORY[0x25F891010](v64, 0x1000C8000313F17);
  }

  if (!v27)
  {
    return 0;
  }

  v29 = v28 | v26;
LABEL_58:
  if (v29 <= 0)
  {
LABEL_62:
    v32 = v57;
    ODSOperands = mlir::scf::ForOp::getODSOperands(&v57, 3u);
    (**a3)(a3, v32, ODSOperands & 0xFFFFFFFFFFFFFFF9 | 2, v34);
    return 1;
  }

  mlir::scf::ForOp::getConstantStep(&__src, &v57);
  if (v56 != 1)
  {
    return 0;
  }

  v30 = v55;
  LODWORD(v61) = v55;
  if (v55 > 0x40)
  {
    operator new[]();
  }

  v31 = __src;
  v60 = __src;
  v38 = llvm::APInt::slt(&v60, v29);
  if (v38)
  {
    v39 = *(((v57 + 16 * ((*(v57 + 44) >> 23) & 1) + ((*(v57 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(v57 + 40) + 8);
    v40 = v39 - 8;
    if (!v39)
    {
      v40 = 0;
    }

    v41 = *(v40 + 40);
    v42 = v40 + 32;
    {
      v35 = 0;
      goto LABEL_82;
    }

    v51 = v57;
    v52 = mlir::detail::LoopLikeOpInterfaceTrait<mlir::scf::ForOp>::getYieldedValues(v57);
    (**a3)(a3, v51, v52, v53);
  }

  else
  {
    v64 = v66;
    v65 = 0x400000000;
    mlir::scf::ForOp::getODSOperands(&v57, 3u);
    if (v45 + 1 > HIDWORD(v65))
    {
      llvm::SmallVectorBase<unsigned int>::grow_pod(&v64, v66, v45 + 1, 8);
    }

    v46 = mlir::scf::ForOp::getODSOperands(&v57, 0);
    llvm::SmallVectorTemplateBase<mlir::Value,true>::push_back(&v64, *(v46 + 24));
    v47 = mlir::scf::ForOp::getODSOperands(&v57, 3u);
    llvm::SmallVectorImpl<mlir::Value>::insert<llvm::detail::indexed_accessor_range_base<mlir::OperandRange,mlir::OpOperand *,mlir::Value,mlir::Value,mlir::Value>::iterator,void>(&v64, v64 + 8 * v65, v47, 0, v47, v48);
    replaceOpWithRegion(a3, v57, *(((v57 + 16 * ((*(v57 + 44) >> 23) & 1) + ((*(v57 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(v57 + 40) + 8));
    if (v64 != v66)
    {
      free(v64);
    }
  }

  v35 = 1;
LABEL_82:
  if (v61 >= 0x41 && v60)
  {
    MEMORY[0x25F891010](v60, 0x1000C8000313F17);
  }

  if (v30 >= 0x41 && v31)
  {
    MEMORY[0x25F891010](v31, 0x1000C8000313F17);
  }

  return v35;
}

BOOL llvm::any_of<mlir::ValueRange,anonymous namespace::SimplifyTrivialLoops::matchAndRewrite(mlir::scf::ForOp,mlir::PatternRewriter &)::{lambda(mlir::Value)#1}>(uint64_t a1, uint64_t a2, uint64_t *a3)
{
  v11 = *MEMORY[0x277D85DE8];
  v9 = a1;
  v10 = 0;
  if (!a2)
  {
    return 0;
  }

  for (i = 0; i != a2; v10 = i)
  {
    v6 = mlir::ValueRange::dereference_iterator(&v9, i);
    isDefinedOutsideOfLoop = mlir::detail::LoopLikeOpInterfaceTrait<mlir::scf::ForOp>::isDefinedOutsideOfLoop(*a3, v6);
    if (!isDefinedOutsideOfLoop)
    {
      break;
    }

    ++i;
  }

  return !isDefinedOutsideOfLoop;
}

const char *llvm::detail::getTypeNameImpl<anonymous namespace::SimplifyTrivialLoops>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = (anonymous namespace)::SimplifyTrivialLoops]";
  v6 = 105;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void anonymous namespace::ForOpTensorCastFolder::~ForOpTensorCastFolder(_anonymous_namespace_::ForOpTensorCastFolder *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t anonymous namespace::ForOpTensorCastFolder::matchAndRewrite(uint64_t a1, unsigned int *a2, void (***a3)(void, uint64_t, unint64_t, void))
{
  v38[5] = *MEMORY[0x277D85DE8];
  v33 = a2;
  ODSOperandIndexAndLength = mlir::scf::ForOp::getODSOperandIndexAndLength(&v33, 3u);
  v34[0] = a2;
  v34[1] = ODSOperandIndexAndLength;
  v6 = a2[9];
  v35 = *v34;
  v36 = v38;
  v37 = 0x100000000;
  if (v6)
  {
    v7 = a2 - 4;
  }

  else
  {
    v7 = 0;
  }

  v38[3] = v7;
  v38[4] = v6;
  if ((*(v35 + 46) & 0x80) != 0)
  {
    v8 = *(v35 + 72);
  }

  else
  {
    v8 = 0;
  }

  if (HIDWORD(v35))
  {
    v29 = a3;
    v30 = a2;
    if (v6)
    {
      v9 = 0;
      v10 = 0;
      v11 = v8 + 32 * DWORD2(v35);
      v12 = 32 * v6 - 32;
      v13 = 32 * HIDWORD(v35) - 32;
      v14 = v7;
      while (1)
      {
        if (v9)
        {
          v15 = *(v7 + 1) & 7;
          v16 = v7;
          v17 = v10;
          if (v15 != 6)
          {
            v18 = (5 - v15);
            v19 = v14;
            v17 = v10 - v18;
            if (v10 <= v18)
            {
              goto LABEL_15;
            }

            v16 = &v7[-4 * v18];
          }

          v19 = &v16[-6 * v17];
        }

        else
        {
          v19 = v7;
        }

LABEL_15:
        v20 = *(v11 + v9 + 24);
        if ((~*(v20 + 8) & 7) == 0)
        {
          v20 = 0;
        }

        if (!v20)
        {
          goto LABEL_30;
        }

        v21 = *(v20 + 8) & 7;
        if (v21 != 6)
        {
          v23 = v20 + 16 * v21 + 16;
LABEL_22:
          if (*(*(v23 + 48) + 16) == &mlir::detail::TypeIDResolver<mlir::tensor::CastOp,void>::id)
          {
            v24 = *(*(*(v23 + 72) + 24) + 8);
            if ((*(v23 - 8) ^ v24) >= 8)
            {
              v25 = *(v23 + 36) ? v23 - 16 : 0;
              if (mlir::tensor::preservesStaticInformation((*(v25 + 8) & 0xFFFFFFFFFFFFFFF8), (v24 & 0xFFFFFFFFFFFFFFF8)) && *v19 && !**v19)
              {
                v28 = *(*(v23 + 72) + 24);
                v32[1] = &v31;
                mlir::scf::replaceAndCastForOpIterArg(v34, v29, v30, v11 + v9, v28, v32);
              }
            }
          }

          goto LABEL_30;
        }

        v22 = v20 + 24 * *(v20 + 16);
        v23 = v22 + 120;
        if (v22 != -120)
        {
          goto LABEL_22;
        }

LABEL_30:
        if (v13 != v9)
        {
          ++v10;
          v14 -= 4;
          v26 = v12 == v9;
          v9 += 32;
          if (!v26)
          {
            continue;
          }
        }

        break;
      }
    }
  }

  if (v36 != v38)
  {
    free(v36);
  }

  return 0;
}

uint64_t llvm::function_ref<mlir::Value ()(mlir::OpBuilder &,mlir::Location,mlir::Type,mlir::Value)>::callback_fn<anonymous namespace::ForOpTensorCastFolder::matchAndRewrite(mlir::scf::ForOp,mlir::PatternRewriter &)::{lambda(mlir::OpBuilder &,mlir::Location,mlir::Type,mlir::Value)#1}>(uint64_t a1, mlir::OpBuilder *a2, uint64_t a3, uint64_t a4, uint64_t a5)
{
  v6 = a5;
  v7 = a4;
  return mlir::OpBuilder::create<mlir::tensor::CastOp,mlir::Type &,mlir::Value &>(a2, a3, &v7, &v6) - 16;
}

mlir::Operation *mlir::OpBuilder::create<mlir::tensor::CastOp,mlir::Type &,mlir::Value &>(mlir::OpBuilder *a1, uint64_t a2, uint64_t *a3, uint64_t *a4)
{
  v17[8] = *MEMORY[0x277D85DE8];
  v8 = mlir::OpBuilder::getCheckRegisteredInfo<mlir::tensor::CastOp>(a1, *(**a2 + 32));
  v12[0] = a2;
  v12[1] = v8;
  v12[2] = v13;
  v12[3] = 0x400000000;
  v13[4] = v14;
  v13[5] = 0x400000000;
  v14[4] = v15;
  v14[5] = 0x400000000;
  v15[8] = 4;
  v15[9] = v16;
  v15[10] = 0x100000000;
  v16[1] = v17;
  v16[2] = 0x100000000;
  v17[1] = 0;
  v17[2] = 0;
  v17[3] = &mlir::detail::TypeIDResolver<void,void>::id;
  v17[4] = 0;
  v17[6] = 0;
  mlir::tensor::CastOp::build(a1, v12, *a3, *a4);
  v9 = mlir::Operation::create(v12);
  mlir::OpBuilder::insert(a1, v9);
  if (*(*(v9 + 6) + 16) == &mlir::detail::TypeIDResolver<mlir::tensor::CastOp,void>::id)
  {
    v10 = v9;
  }

  else
  {
    v10 = 0;
  }

  mlir::OperationState::~OperationState(v12);
  return v10;
}

uint64_t mlir::OpBuilder::getCheckRegisteredInfo<mlir::tensor::CastOp>(uint64_t a1, uint64_t *a2)
{
  result = mlir::RegisteredOperationName::lookup(&mlir::detail::TypeIDResolver<mlir::tensor::CastOp,void>::id, a2);
  if ((v3 & 1) == 0)
  {
    v7 = 1283;
    v6[2] = "tensor.cast";
    v6[3] = 11;
    v5 = 259;
    llvm::operator+(v6, &v4, v8);
    llvm::report_fatal_error(v8, 1);
  }

  return result;
}

const char *llvm::detail::getTypeNameImpl<anonymous namespace::ForOpTensorCastFolder>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = (anonymous namespace)::ForOpTensorCastFolder]";
  v6 = 106;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

uint64_t mlir::detail::TypeIDResolver<mlir::DeviceMappingAttrInterface,void>::resolveTypeID()
{
  if ((atomic_load_explicit(&qword_27FC23168, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23168))
  {
    v1 = llvm::getTypeName<mlir::DeviceMappingAttrInterface>();
    qword_27FC23160 = mlir::detail::FallbackTypeIDResolver::registerImplicitTypeID(v1, v2);
    __cxa_guard_release(&qword_27FC23168);
  }

  return qword_27FC23160;
}

uint64_t llvm::getTypeName<mlir::DeviceMappingAttrInterface>()
{
  if ((atomic_load_explicit(&qword_27FC23180, memory_order_acquire) & 1) == 0 && __cxa_guard_acquire(&qword_27FC23180))
  {
    qword_27FC23170 = llvm::detail::getTypeNameImpl<mlir::DeviceMappingAttrInterface>();
    *algn_27FC23178 = v1;
    __cxa_guard_release(&qword_27FC23180);
  }

  return qword_27FC23170;
}

const char *llvm::detail::getTypeNameImpl<mlir::DeviceMappingAttrInterface>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = mlir::DeviceMappingAttrInterface]";
  v6 = 94;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void llvm::SmallVectorImpl<mlir::Type>::assign(_DWORD *result, unint64_t a2, uint64_t a3)
{
  if (result[3] >= a2)
  {
    v3 = result[2];
    if (v3 >= a2)
    {
      v4 = a2;
    }

    else
    {
      v4 = result[2];
    }

    if (v4)
    {
      v5 = 0;
      v6 = (v4 + 1) & 0x1FFFFFFFELL;
      v7 = vdupq_n_s64(v4 - 1);
      v8 = (*result + 8);
      do
      {
        v9 = vmovn_s64(vcgeq_u64(v7, vorrq_s8(vdupq_n_s64(v5), xmmword_25D0A0500)));
        if (v9.i8[0])
        {
          *(v8 - 1) = a3;
        }

        if (v9.i8[4])
        {
          *v8 = a3;
        }

        v5 += 2;
        v8 += 2;
      }

      while (v6 != v5);
    }

    v10 = a2 - v3;
    if (a2 > v3)
    {
      v11 = 0;
      v12 = vdupq_n_s64(v10 - 1);
      v13 = (*result + 8 * v3 + 8);
      do
      {
        v14 = vmovn_s64(vcgeq_u64(v12, vorrq_s8(vdupq_n_s64(v11), xmmword_25D0A0500)));
        if (v14.i8[0])
        {
          *(v13 - 1) = a3;
        }

        if (v14.i8[4])
        {
          *v13 = a3;
        }

        v11 += 2;
        v13 += 2;
      }

      while (((v10 + 1) & 0xFFFFFFFFFFFFFFFELL) != v11);
    }

    result[2] = a2;
  }

  else
  {
    llvm::SmallVectorTemplateBase<mlir::Type,true>::growAndAssign(result, a2, a3);
  }
}

void llvm::SmallVectorTemplateBase<mlir::Type,true>::growAndAssign(_DWORD *a1, unint64_t a2, uint64_t a3)
{
  a1[2] = 0;
  llvm::SmallVectorBase<unsigned int>::grow_pod(a1, a1 + 4, a2, 8);
  if (a2)
  {
    v6 = 0;
    v7 = vdupq_n_s64(a2 - 1);
    v8 = (*a1 + 8);
    do
    {
      v9 = vmovn_s64(vcgeq_u64(v7, vorrq_s8(vdupq_n_s64(v6), xmmword_25D0A0500)));
      if (v9.i8[0])
      {
        *(v8 - 1) = a3;
      }

      if (v9.i8[4])
      {
        *v8 = a3;
      }

      v6 += 2;
      v8 += 2;
    }

    while (((a2 + 1) & 0xFFFFFFFFFFFFFFFELL) != v6);
  }

  a1[2] = a2;
}

void llvm::SmallVectorImpl<mlir::OpFoldResult>::assign(_DWORD *result, unint64_t a2, uint64_t a3)
{
  if (result[3] >= a2)
  {
    v3 = result[2];
    if (v3 >= a2)
    {
      v4 = a2;
    }

    else
    {
      v4 = result[2];
    }

    if (v4)
    {
      v5 = 0;
      v6 = vdupq_n_s64(v4 - 1);
      v7 = (*result + 8);
      do
      {
        v8 = vmovn_s64(vcgeq_u64(v6, vorrq_s8(vdupq_n_s64(v5), xmmword_25D0A0500)));
        if (v8.i8[0])
        {
          *(v7 - 1) = a3;
        }

        if (v8.i8[4])
        {
          *v7 = a3;
        }

        v5 += 2;
        v7 += 2;
      }

      while (((v4 + 1) & 0x1FFFFFFFELL) != v5);
      v3 = result[2];
    }

    v9 = a2 - v3;
    if (a2 > v3)
    {
      v10 = 0;
      v11 = vdupq_n_s64(v9 - 1);
      v12 = (*result + 8 * v3 + 8);
      do
      {
        v13 = vmovn_s64(vcgeq_u64(v11, vorrq_s8(vdupq_n_s64(v10), xmmword_25D0A0500)));
        if (v13.i8[0])
        {
          *(v12 - 1) = a3;
        }

        if (v13.i8[4])
        {
          *v12 = a3;
        }

        v10 += 2;
        v12 += 2;
      }

      while (((v9 + 1) & 0xFFFFFFFFFFFFFFFELL) != v10);
    }

    result[2] = a2;
  }

  else
  {
    llvm::SmallVectorTemplateBase<mlir::OpFoldResult,true>::growAndAssign(result, a2, a3);
  }
}

void llvm::SmallVectorTemplateBase<mlir::OpFoldResult,true>::growAndAssign(_DWORD *a1, unint64_t a2, uint64_t a3)
{
  a1[2] = 0;
  llvm::SmallVectorBase<unsigned int>::grow_pod(a1, a1 + 4, a2, 8);
  if (a2)
  {
    v6 = 0;
    v7 = vdupq_n_s64(a2 - 1);
    v8 = (*a1 + 8);
    do
    {
      v9 = vmovn_s64(vcgeq_u64(v7, vorrq_s8(vdupq_n_s64(v6), xmmword_25D0A0500)));
      if (v9.i8[0])
      {
        *(v8 - 1) = a3;
      }

      if (v9.i8[4])
      {
        *v8 = a3;
      }

      v6 += 2;
      v8 += 2;
    }

    while (((a2 + 1) & 0xFFFFFFFFFFFFFFFELL) != v6);
  }

  a1[2] = a2;
}

void mlir::OpTrait::SingleBlockImplicitTerminator<mlir::scf::InParallelOp>::Impl<mlir::scf::ForallOp>::buildTerminator(uint64_t a1, uint64_t a2)
{
  v2[38] = *MEMORY[0x277D85DE8];
  mlir::OperationState::OperationState(v2, a2, "scf.forall.in_parallel", 0x16);
  mlir::OperationState::addRegion(v2);
}

void anonymous namespace::DimOfForallOp::~DimOfForallOp(_anonymous_namespace_::DimOfForallOp *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t anonymous namespace::DimOfForallOp::matchAndRewrite(uint64_t a1, uint64_t a2, uint64_t a3)
{
  v4 = *(*(a2 + 72) + 24);
  if ((~*(v4 + 8) & 7) != 0)
  {
    v5 = v4;
  }

  else
  {
    v5 = 0;
  }

  if (!v5)
  {
    return 0;
  }

  v7 = *(v5 + 8) & 7;
  if (v7 == 6)
  {
    v8 = v5 + 24 * *(v5 + 16);
    result = v8 + 120;
    if (v8 == -120)
    {
      return result;
    }
  }

  else
  {
    result = v5 + 16 * v7 + 16;
  }

  if (*(*(result + 48) + 16) != &mlir::detail::TypeIDResolver<mlir::scf::ForallOp,void>::id)
  {
    return 0;
  }

  v10 = *(mlir::scf::ForallOp::getTiedOpOperand(result, v4) + 24);
  (*(*a3 + 40))(a3, a2);
  v11 = *(a2 + 72);
  v12 = v11[1];
  if (v12)
  {
    v13 = *v11;
    *v12 = *v11;
    if (v13)
    {
      *(v13 + 8) = v11[1];
    }
  }

  v11[3] = v10;
  v14 = *v10;
  *v11 = *v10;
  v11[1] = v10;
  if (v14)
  {
    *(v14 + 8) = v11;
  }

  *v10 = v11;
  (*(*a3 + 48))(a3, a2);
  return 1;
}

uint64_t mlir::scf::ForallOp::getTiedOpOperand(uint64_t a1, uint64_t a2)
{
  v2 = (a1 + 16 * ((*(a1 + 44) >> 23) & 1));
  v3 = v2[24];
  v4 = v2[25];
  v5 = v2[26];
  if (a2 && (*(a2 + 8) & 7) == 6)
  {
    v6 = *(a2 + 16) + 6;
  }

  else
  {
    v6 = *(a2 + 8) & 7;
  }

  return *(a1 + 72) + 32 * (v4 + v3 + v5 + v6);
}

const char *llvm::detail::getTypeNameImpl<anonymous namespace::DimOfForallOp>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = (anonymous namespace)::DimOfForallOp]";
  v6 = 98;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void anonymous namespace::FoldTensorCastOfOutputIntoForallOp::~FoldTensorCastOfOutputIntoForallOp(_anonymous_namespace_::FoldTensorCastOfOutputIntoForallOp *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t anonymous namespace::FoldTensorCastOfOutputIntoForallOp::matchAndRewrite(uint64_t a1, uint64_t a2, uint64_t a3)
{
  v62[8] = *MEMORY[0x277D85DE8];
  v38 = a2;
  v48 = 1;
  LODWORD(v49) = -1;
  v50 = -1;
  v51 = v53;
  v52 = 0x200000000;
  v4 = *(a2 + 44);
  v5 = (a2 + 16 * ((v4 >> 23) & 1));
  v6 = v5[27];
  v7 = (v5[25] + v5[24] + v5[26]);
  if ((v4 & 0x800000) != 0)
  {
    v8 = *(a2 + 72);
  }

  else
  {
    v8 = 0;
  }

  v45 = v47;
  v46 = 0x600000000;
  llvm::SmallVectorImpl<mlir::Value>::append<llvm::detail::indexed_accessor_range_base<mlir::OperandRange,mlir::OpOperand *,mlir::Value,mlir::Value,mlir::Value>::iterator,void>(&v45, v8 + 32 * v7, 0, v8 + 32 * v7, (v6 + v7) - v7);
  if (v46)
  {
    v9 = 0;
    v10 = v45;
    v11 = 8 * v46;
    while (1)
    {
      v12 = v10[v9];
      if ((~*(v12 + 8) & 7) == 0)
      {
        v12 = 0;
      }

      if (!v12)
      {
        goto LABEL_30;
      }

      v13 = *(v12 + 8) & 7;
      if (v13 == 6)
      {
        v14 = v12 + 24 * *(v12 + 16);
        v15 = v14 + 120;
        if (v14 == -120)
        {
          goto LABEL_30;
        }
      }

      else
      {
        v15 = v12 + 16 * v13 + 16;
      }

      if (*(*(v15 + 48) + 16) != &mlir::detail::TypeIDResolver<mlir::tensor::CastOp,void>::id)
      {
        goto LABEL_30;
      }

      v16 = *(v15 + 36) ? v15 - 16 : 0;
      if (!mlir::tensor::preservesStaticInformation((*(v16 + 8) & 0xFFFFFFFFFFFFFFF8), (*(*(*(v15 + 72) + 24) + 8) & 0xFFFFFFFFFFFFFFF8)))
      {
        goto LABEL_30;
      }

      v17 = *(*(*(v15 + 72) + 24) + 8);
      v18 = *(v15 - 8);
      v43 = 0;
      v19 = llvm::DenseMapBase<llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>,unsigned int,unsigned int,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::LookupBucketFor<unsigned int>(&v48, v9, &v43);
      v20 = v43;
      if (!v19)
      {
        break;
      }

      v21 = *(v43 + 1);
LABEL_29:
      v30 = v51 + 24 * v21;
      *(v30 + 1) = v17 & 0xFFFFFFFFFFFFFFF8;
      *(v30 + 2) = v18 & 0xFFFFFFFFFFFFFFF8;
      *(v45 + v9) = *(*(v15 + 72) + 24);
LABEL_30:
      ++v9;
      v11 -= 8;
      if (!v11)
      {
        goto LABEL_38;
      }
    }

    v54 = v43;
    v22 = v48;
    v23 = v48 >> 1;
    v24 = v48 & 1;
    if (v48)
    {
      v25 = 2;
    }

    else
    {
      v25 = v50;
    }

    if (4 * v23 + 4 >= 3 * v25)
    {
      v25 *= 2;
    }

    else if (v25 + ~v23 - HIDWORD(v48) > v25 >> 3)
    {
LABEL_24:
      LODWORD(v48) = (v22 & 0xFFFFFFFE) + v24 + 2;
      if (*v20 != -1)
      {
        --HIDWORD(v48);
      }

      *v20 = v9;
      v20[1] = 0;
      v55 = 0;
      v56 = 0;
      LODWORD(v54) = v9;
      v26 = v51;
      if (v52 >= HIDWORD(v52))
      {
        if (v51 <= &v54 && v51 + 24 * v52 > &v54)
        {
          v35 = &v54 - v51;
          llvm::SmallVectorBase<unsigned int>::grow_pod(&v51, v53, v52 + 1, 24);
          v26 = v51;
          v27 = (v51 + v35);
        }

        else
        {
          llvm::SmallVectorBase<unsigned int>::grow_pod(&v51, v53, v52 + 1, 24);
          v27 = &v54;
          v26 = v51;
        }
      }

      else
      {
        v27 = &v54;
      }

      v28 = &v26[24 * v52];
      v29 = *v27;
      *(v28 + 2) = v27[2];
      *v28 = v29;
      v21 = v52;
      LODWORD(v52) = v52 + 1;
      v20[1] = v21;
      goto LABEL_29;
    }

    llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::grow(&v48, v25);
    llvm::DenseMapBase<llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>,unsigned int,unsigned int,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::LookupBucketFor<unsigned int>(&v48, v9, &v54);
    v22 = v48;
    v20 = v54;
    v24 = v48 & 1;
    goto LABEL_24;
  }

LABEL_38:
  if (v52)
  {
    v31 = *(a2 + 24);
    mlir::scf::ForallOp::getMixedLowerBound(&v38, &v43);
    mlir::scf::ForallOp::getMixedUpperBound(&v38, &v41);
    mlir::scf::ForallOp::getMixedStep(&v38, &v39);
    v32 = *(v38 + 16 * ((*(v38 + 44) >> 23) & 1) + 64);
    v37[0] = &v38;
    v37[1] = &v48;
    v37[2] = a3;
    v33 = mlir::OpBuilder::getCheckRegisteredInfo<mlir::scf::ForallOp>(*(**v31 + 32));
    v54 = v31;
    v55 = v33;
    v56 = v58;
    v57 = 0x400000000;
    v58[4] = v59;
    v58[5] = 0x400000000;
    v59[4] = v60;
    v59[5] = 0x400000000;
    v60[8] = 4;
    v60[9] = v61;
    v60[10] = 0x100000000;
    v61[1] = v62;
    v61[2] = 0x100000000;
    v62[2] = 0;
    v62[1] = 0;
    v62[3] = &mlir::detail::TypeIDResolver<void,void>::id;
    v62[4] = 0;
    v62[6] = 0;
  }

  if (v45 != v47)
  {
    free(v45);
  }

  if (v51 != v53)
  {
    free(v51);
  }

  if ((v48 & 1) == 0)
  {
    MEMORY[0x25F891030](v49, 4);
  }

  return 0;
}

uint64_t llvm::DenseMapBase<llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>,unsigned int,unsigned int,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::LookupBucketFor<unsigned int>(uint64_t a1, int a2, void *a3)
{
  v3 = a1 + 8;
  if (*a1)
  {
    v4 = 2;
  }

  else
  {
    v4 = *(a1 + 16);
    if (!v4)
    {
      v7 = 0;
      result = 0;
      goto LABEL_7;
    }

    v3 = *(a1 + 8);
  }

  v5 = v4 - 1;
  v6 = (v4 - 1) & (37 * a2);
  v7 = (v3 + 8 * v6);
  v8 = *v7;
  if (*v7 == a2)
  {
    result = 1;
  }

  else
  {
    v10 = 0;
    v11 = 1;
    result = 1;
    while (v8 != -1)
    {
      if (v10)
      {
        v12 = 0;
      }

      else
      {
        v12 = v8 == -2;
      }

      if (v12)
      {
        v10 = v7;
      }

      v13 = v6 + v11++;
      v6 = v13 & v5;
      v7 = (v3 + 8 * (v13 & v5));
      v8 = *v7;
      if (*v7 == a2)
      {
        goto LABEL_7;
      }
    }

    result = 0;
    if (v10)
    {
      v7 = v10;
    }
  }

LABEL_7:
  *a3 = v7;
  return result;
}

int *llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::grow(uint64_t a1, unsigned int a2)
{
  v15 = *MEMORY[0x277D85DE8];
  if (a2 >= 3)
  {
    v3 = (a2 - 1) | ((a2 - 1) >> 1);
    v4 = v3 | (v3 >> 2) | ((v3 | (v3 >> 2)) >> 4);
    v5 = ((v4 | (v4 >> 8)) >> 16) | v4 | (v4 >> 8);
    if ((v5 + 1) > 0x40)
    {
      a2 = v5 + 1;
    }

    else
    {
      a2 = 64;
    }
  }

  if ((*a1 & 1) == 0)
  {
    v6 = *(a1 + 8);
    v7 = *(a1 + 16);
    if (a2 > 2)
    {
      v13 = a2;
      *(a1 + 8) = llvm::allocate_buffer((8 * a2), 4uLL);
      *(a1 + 16) = v13;
    }

    else
    {
      *a1 |= 1u;
    }

    llvm::DenseMapBase<llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>,unsigned int,unsigned int,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::moveFromOldBuckets(a1, v6, &v6[2 * v7]);

    JUMPOUT(0x25F891030);
  }

  v8 = 0;
  v9 = v14;
  do
  {
    v10 = *(a1 + v8 + 8);
    if (v10 <= 0xFFFFFFFD)
    {
      *v9 = v10;
      v9[1] = *(a1 + v8 + 12);
      v9 += 2;
    }

    v8 += 8;
  }

  while (v8 != 16);
  if (a2 > 2)
  {
    *a1 &= ~1u;
    v11 = a2;
    *(a1 + 8) = llvm::allocate_buffer((8 * a2), 4uLL);
    *(a1 + 16) = v11;
  }

  return llvm::DenseMapBase<llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>,unsigned int,unsigned int,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::moveFromOldBuckets(a1, v14, v9);
}

int *llvm::DenseMapBase<llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>,unsigned int,unsigned int,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::moveFromOldBuckets(int *result, int *a2, int *a3)
{
  v5 = result;
  v6 = *result;
  *result = *result & 1;
  if (v6)
  {
    v8 = result + 2;
    v9 = result + 6;
  }

  else
  {
    v7 = result[4];
    if (!v7)
    {
      goto LABEL_17;
    }

    v8 = *(result + 1);
    v9 = &v8[2 * v7];
  }

  v10 = 0;
  v11 = (v9 - v8 - 8) >> 3;
  v12 = vdupq_n_s64(v11);
  v13 = v8 + 4;
  do
  {
    v14 = vdupq_n_s64(v10);
    v15 = vmovn_s64(vcgeq_u64(v12, vorrq_s8(v14, xmmword_25D0A0500)));
    if (vuzp1_s16(v15, *v12.i8).u8[0])
    {
      *(v13 - 4) = -1;
    }

    if (vuzp1_s16(v15, *&v12).i8[2])
    {
      *(v13 - 2) = -1;
    }

    if (vuzp1_s16(*&v12, vmovn_s64(vcgeq_u64(v12, vorrq_s8(v14, xmmword_25D0A04F0)))).i32[1])
    {
      *v13 = -1;
      v13[2] = -1;
    }

    v10 += 4;
    v13 += 8;
  }

  while (((v11 + 4) & 0x3FFFFFFFFFFFFFFCLL) != v10);
LABEL_17:
  while (a2 != a3)
  {
    v16 = *a2;
    if (*a2 <= 0xFFFFFFFD)
    {
      v18 = 0;
      result = llvm::DenseMapBase<llvm::SmallDenseMap<unsigned int,unsigned int,2u,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>,unsigned int,unsigned int,llvm::DenseMapInfo<unsigned int,void>,llvm::detail::DenseMapPair<unsigned int,unsigned int>>::LookupBucketFor<unsigned int>(v5, v16, &v18);
      v17 = v18;
      *v18 = *a2;
      v17[1] = a2[1];
      *v5 += 2;
    }

    a2 += 2;
  }

  return result;
}

uint64_t mlir::OpBuilder::getCheckRegisteredInfo<mlir::scf::ForallOp>(uint64_t *a1)
{
  result = mlir::RegisteredOperationName::lookup(&mlir::detail::TypeIDResolver<mlir::scf::ForallOp,void>::id, a1);
  if ((v2 & 1) == 0)
  {
    v6 = 1283;
    v5[2] = "scf.forall";
    v5[3] = 10;
    v4 = 259;
    llvm::operator+(v5, &v3, v7);
    llvm::report_fatal_error(v7, 1);
  }

  return result;
}

void llvm::function_ref<void ()(mlir::OpBuilder &,mlir::Location,mlir::ValueRange)>::callback_fn<anonymous namespace::FoldTensorCastOfOutputIntoForallOp::matchAndRewrite(mlir::scf::ForallOp,mlir::PatternRewriter &)::{lambda(mlir::OpBuilder,mlir::Location,mlir::ValueRange)#1}>(uint64_t a1, _OWORD *a2, uint64_t a3, unint64_t a4, unint64_t a5)
{
  v31[2] = *MEMORY[0x277D85DE8];
  v9 = a2[1];
  v25[0] = *a2;
  v25[1] = v9;
  v31[0] = a4;
  v31[1] = a5;
  v10 = *(**a1 + 36);
  if (a5 <= v10)
  {
    v11 = a4;
    v10 = a5;
  }

  else
  {
    v11 = mlir::ValueRange::offset_base(v31, a5 - v10);
  }

  __src = v30;
  v29 = 0x600000000;
  llvm::SmallVectorImpl<mlir::Value>::append<llvm::detail::indexed_accessor_range_base<mlir::ValueRange,llvm::PointerUnion<mlir::Value const*,mlir::OpOperand *,mlir::detail::OpResultImpl *>,mlir::Value,mlir::Value,mlir::Value>::iterator,void>(&__src, v11, 0, v11, v10);
  v12 = *(a1 + 8);
  v13 = *(v12 + 32);
  if (v13)
  {
    v14 = *(v12 + 24);
    v15 = 24 * v13;
    do
    {
      *v26 = *v14;
      v27[0] = *(v14 + 16);
      v16 = (__src + 8 * LODWORD(v26[0]));
      *v16 = mlir::OpBuilder::create<mlir::tensor::CastOp,mlir::Type &,mlir::Value &>(v25, a3, v27, v16) - 16;
      v14 += 24;
      v15 -= 24;
    }

    while (v15);
  }

  v17 = *(*(**a1 + 16 * ((*(**a1 + 44) >> 23) & 1) + 72) + 32);
  if (a5 >= v17 >> 3)
  {
    v18 = v17 >> 3;
  }

  else
  {
    v18 = a5;
  }

  v26[0] = v27;
  v26[1] = 0x600000000;
  llvm::SmallVectorImpl<mlir::Value>::append<llvm::detail::indexed_accessor_range_base<mlir::ValueRange,llvm::PointerUnion<mlir::Value const*,mlir::OpOperand *,mlir::detail::OpResultImpl *>,mlir::Value,mlir::Value,mlir::Value>::iterator,void>(v26, a4, 0, a4, v18);
  llvm::SmallVectorImpl<mlir::Value>::append<mlir::Value const*,void>(v26, __src, __src + 8 * v29);
  v19 = *(((**a1 + 16 * ((*(**a1 + 44) >> 23) & 1) + ((*(**a1 + 44) >> 21) & 0x7F8) + 71) & 0xFFFFFFFFFFFFFFF8) + 32 * *(**a1 + 40) + 8);
  if (v19)
  {
    v20 = v19 - 8;
  }

  else
  {
    v20 = 0;
  }

  v21 = a4 & 0xFFFFFFFFFFFFFFF8;
  if ((a4 & 6) != 0 || !v21)
  {
    if ((a4 & 6) == 2 && v21)
    {
      v21 = *(v21 + 24);
    }
  }

  else
  {
    v21 = *v21;
  }

  if ((~*(v21 + 8) & 7) != 0)
  {
    v22 = v21;
  }

  else
  {
    v22 = 0;
  }

  if (v22)
  {
    v23 = *(v22 + 8) & 7;
    if (v23 == 6)
    {
      v24 = v22 + 24 * *(v22 + 16) + 120;
      if (v24)
      {
        v21 = v24;
      }
    }

    else
    {
      v21 = v22 + 16 * v23 + 16;
    }
  }

  (*(**(a1 + 16) + 32))(*(a1 + 16), v20, *(v21 + 16), *(v21 + 16) + 32, v26[0] & 0xFFFFFFFFFFFFFFF9, LODWORD(v26[1]));
  if (v26[0] != v27)
  {
    free(v26[0]);
  }

  if (__src != v30)
  {
    free(__src);
  }
}

const char *llvm::detail::getTypeNameImpl<anonymous namespace::FoldTensorCastOfOutputIntoForallOp>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = (anonymous namespace)::FoldTensorCastOfOutputIntoForallOp]";
  v6 = 119;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void anonymous namespace::ForallOpControlOperandsFolder::~ForallOpControlOperandsFolder(_anonymous_namespace_::ForallOpControlOperandsFolder *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t anonymous namespace::ForallOpControlOperandsFolder::matchAndRewrite(uint64_t a1, uint64_t a2, uint64_t **a3)
{
  v74[6] = *MEMORY[0x277D85DE8];
  v39 = a2;
  mlir::scf::ForallOp::getMixedLowerBound(&v39, &v49);
  mlir::scf::ForallOp::getMixedUpperBound(&v39, &v46);
  mlir::scf::ForallOp::getMixedStep(&v39, &v43);
  if (mlir::foldDynamicIndexList(&v49, 0, 0) & 1) != 0 || (mlir::foldDynamicIndexList(&v46, 0, 0) & 1) != 0 || (v4 = 0, (mlir::foldDynamicIndexList(&v43, 0, 0)))
  {
    v38 = v39;
    ((*a3)[5])(a3);
    v72 = v74;
    v73 = 0x600000000;
    v69 = v71;
    v70 = 0x600000000;
    v66 = v68;
    *v67 = 0x600000000;
    v63 = v65;
    v64 = 0x600000000;
    v60 = v62;
    v61 = 0x600000000;
    v57 = v59;
    v58 = 0x600000000;
    if (v50)
    {
      v5 = v49;
      v6 = 8 * v50;
      do
      {
        v7 = *v5++;
        mlir::dispatchIndexOpFoldResult(v7, &v72, &v63);
        v6 -= 8;
      }

      while (v6);
    }

    v8 = v39;
    v9 = v39 + 16 * ((*(v39 + 44) >> 23) & 1);
    v10 = *(v9 + 96);
    v11 = *(*(*(v39 + 48) + 96) + 8 * *(*(v39 + 48) + 104) - 8);
    v12 = mlir::detail::DenseArrayAttrImpl<int>::get(*(***(v39 + 24) + 32), v9 + 96, 4);
    __src = 0;
    v41 = v11;
    v42 = v12;
    v52 = v8;
    LODWORD(v53) = 0;
    HIDWORD(v53) = v10;
    v54 = v56;
    v55 = 0x100000000;
    llvm::SmallVectorImpl<std::pair<unsigned int,mlir::NamedAttribute>>::append<std::pair<unsigned int,mlir::NamedAttribute> const*,void>(&v54, &__src, &v43);
    mlir::MutableOperandRange::assign(&v52, v72 & 0xFFFFFFFFFFFFFFF9, v73);
    if (v54 != v56)
    {
      free(v54);
    }

    v13 = mlir::detail::DenseArrayAttrImpl<long long>::get(*(***(v39 + 24) + 32), v63, v64);
    *(v39 + 16 * ((*(v39 + 44) >> 23) & 1) + 72) = v13;
    if (v47)
    {
      v14 = v46;
      v15 = 8 * v47;
      do
      {
        v16 = *v14++;
        mlir::dispatchIndexOpFoldResult(v16, &v69, &v60);
        v15 -= 8;
      }

      while (v15);
    }

    v17 = v39;
    v18 = v39 + 16 * ((*(v39 + 44) >> 23) & 1);
    v19 = *(v18 + 96);
    v20 = *(*(*(v39 + 48) + 96) + 8 * *(*(v39 + 48) + 104) - 8);
    v21 = mlir::detail::DenseArrayAttrImpl<int>::get(*(***(v39 + 24) + 32), v18 + 96, 4);
    __src = 1;
    v41 = v20;
    v42 = v21;
    v52 = v17;
    v53 = v19;
    v54 = v56;
    v55 = 0x100000000;
    llvm::SmallVectorImpl<std::pair<unsigned int,mlir::NamedAttribute>>::append<std::pair<unsigned int,mlir::NamedAttribute> const*,void>(&v54, &__src, &v43);
    mlir::MutableOperandRange::assign(&v52, v69 & 0xFFFFFFFFFFFFFFF9, v70);
    if (v54 != v56)
    {
      free(v54);
    }

    v22 = mlir::detail::DenseArrayAttrImpl<long long>::get(*(***(v39 + 24) + 32), v60, v61);
    *(v39 + 16 * ((*(v39 + 44) >> 23) & 1) + 88) = v22;
    if (v44)
    {
      v23 = v43;
      v24 = 8 * v44;
      do
      {
        v25 = *v23++;
        mlir::dispatchIndexOpFoldResult(v25, &v66, &v57);
        v24 -= 8;
      }

      while (v24);
    }

    v26 = v39;
    v27 = (v39 + 16 * ((*(v39 + 44) >> 23) & 1));
    v28 = v27[24];
    v29 = v27[25];
    v27 += 24;
    v30 = v27[2];
    v31 = v29 + v28;
    v32 = *(*(*(v39 + 48) + 96) + 8 * *(*(v39 + 48) + 104) - 8);
    v33 = mlir::detail::DenseArrayAttrImpl<int>::get(*(***(v39 + 24) + 32), v27, 4);
    __src = 2;
    v41 = v32;
    v42 = v33;
    v52 = v26;
    v53 = __PAIR64__(v30, v31);
    v54 = v56;
    v55 = 0x100000000;
    llvm::SmallVectorImpl<std::pair<unsigned int,mlir::NamedAttribute>>::append<std::pair<unsigned int,mlir::NamedAttribute> const*,void>(&v54, &__src, &v43);
    mlir::MutableOperandRange::assign(&v52, v66 & 0xFFFFFFFFFFFFFFF9, v67[0]);
    if (v54 != v56)
    {
      free(v54);
    }

    v34 = mlir::detail::DenseArrayAttrImpl<long long>::get(*(***(v39 + 24) + 32), v57, v58);
    *(v39 + 16 * ((*(v39 + 44) >> 23) & 1) + 80) = v34;
    v35 = v39;
    v52 = __PAIR64__(v70, v73);
    v53 = __PAIR64__(*(v39 + 36), v67[0]);
    v36 = mlir::detail::DenseArrayAttrImpl<int>::get(a3[1], &v52, 4);
    mlir::Operation::setAttr(v35, "operandSegmentSizes", 0x13, v36);
    if (v57 != v59)
    {
      free(v57);
    }

    if (v60 != v62)
    {
      free(v60);
    }

    if (v63 != v65)
    {
      free(v63);
    }

    if (v66 != v68)
    {
      free(v66);
    }

    if (v69 != v71)
    {
      free(v69);
    }

    if (v72 != v74)
    {
      free(v72);
    }

    ((*a3)[6])(a3, v38);
    v4 = 1;
  }

  if (v43 != &v45)
  {
    free(v43);
  }

  if (v46 != &v48)
  {
    free(v46);
  }

  if (v49 != &v51)
  {
    free(v49);
  }

  return v4;
}

const char *llvm::detail::getTypeNameImpl<anonymous namespace::ForallOpControlOperandsFolder>()
{
  v5 = "StringRef llvm::detail::getTypeNameImpl() [DesiredTypeName = (anonymous namespace)::ForallOpControlOperandsFolder]";
  v6 = 114;
  v0 = llvm::StringRef::find(&v5, "DesiredTypeName = ", 0x12uLL, 0);
  if (v6 >= v0)
  {
    v1 = v0;
  }

  else
  {
    v1 = v6;
  }

  v2 = &v5[v1];
  if (v6 - v1 >= 0x12)
  {
    v3 = 18;
  }

  else
  {
    v3 = v6 - v1;
  }

  return &v2[v3];
}

void anonymous namespace::ForallOpIterArgsFolder::~ForallOpIterArgsFolder(_anonymous_namespace_::ForallOpIterArgsFolder *this)
{
  mlir::RewritePattern::~RewritePattern(this);

  JUMPOUT(0x25F891040);
}

uint64_t anonymous namespace::ForallOpIterArgsFolder::matchAndRewrite(uint64_t a1, uint64_t a2, uint64_t **a3)
{
  v58[8] = *MEMORY[0x277D85DE8];
  v38 = 0;
  v39 = a2;
  v36 = 0;
  v35 = 0u;
  v37 = &v39;
  v49[0] = v50;
  v49[1] = 0x600000000;
  v46 = v48;
  v47 = 0x600000000;
  v3 = *(a2 + 36);
  v4 = (a2 - 16);
  if (v3)
  {
    v5 = (a2 - 16);
  }

  else
  {
    v5 = 0;
  }

  if (!v3)
  {
    goto LABEL_36;
  }

  v8 = 0;
  v9 = v5;
  do
  {
    v10 = v5;
    if (v8)
    {
      v11 = *(a2 - 8) & 7;
      v12 = v4;
      v13 = v8;
      if (v11 == 6)
      {
        goto LABEL_10;
      }

      v14 = (5 - v11);
      v10 = v9;
      v13 = v8 - v14;
      if (v8 > v14)
      {
        v12 = &v5[-2 * v14];
LABEL_10:
        v10 = &v12[-3 * v13];
      }
    }

    v15 = v39;
    TiedOpOperand = mlir::scf::ForallOp::getTiedOpOperand(v39, v10);
    TiedBlockArgument = mlir::scf::ForallOp::getTiedBlockArgument(v15, TiedOpOperand);
    if (*v10)
    {
      mlir::scf::ForallOp::getCombiningOps(&v51, v15, TiedBlockArgument);
      v18 = v52;
      if (v51 != v53)
      {
        free(v51);
      }

      if (v18)
      {
        llvm::SmallVectorTemplateBase<mlir::Value,true>::push_back(v49, v10);
        llvm::SmallVectorTemplateBase<mlir::Value,true>::push_back(&v46, *(TiedOpOperand + 24));
        goto LABEL_22;
      }
    }

    v44 = 0;
    if ((llvm::DenseMapBase<llvm::DenseMap<mlir::OpResult,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo<mlir::OpResult,void>,llvm::detail::DenseSetPair<mlir::OpResult>>,mlir::OpResult,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo<mlir::OpResult,void>,llvm::detail::DenseSetPair<mlir::OpResult>>::LookupBucketFor<mlir::OpResult>(v35, v36, v10, &v44) & 1) == 0)
    {
      v19 = v44;
      v51 = v44;
      v20 = DWORD2(v35);
      v21 = v36;
      if (4 * DWORD2(v35) + 4 >= 3 * v36)
      {
        v21 = 2 * v36;
      }

      else if (v36 + ~DWORD2(v35) - HIDWORD(v35) > v36 >> 3)
      {
LABEL_19:
        DWORD2(v35) = v20 + 1;
        if (*v19 != -4096)
        {
          --HIDWORD(v35);
        }

        *v19 = v10;
        llvm::SmallVectorTemplateBase<mlir::OpResult,true>::push_back(&v37, v10);
        goto LABEL_22;
      }

      llvm::DenseMap<mlir::OpResult,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo<mlir::OpResult,void>,llvm::detail::DenseSetPair<mlir::OpResult>>::grow(&v35, v21);
      llvm::DenseMapBase<llvm::DenseMap<mlir::OpResult,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo<mlir::OpResult,void>,llvm::detail::DenseSetPair<mlir::OpResult>>,mlir::OpResult,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo<mlir::OpResult,void>,llvm::detail::DenseSetPair<mlir::OpResult>>::LookupBucketFor<mlir::OpResult>(v35, v36, v10, &v51);
      v20 = DWORD2(v35);
      v19 = v51;
      goto LABEL_19;
    }

LABEL_22:
    ++v8;
    v9 -= 2;
  }

  while (v3 != v8);
  if (v38)
  {
    v22 = v37;
    v23 = (v37 + 8 * v38);
    while (1)
    {
      v24 = v39;
      v25 = mlir::scf::ForallOp::getTiedOpOperand(v39, *v22);
      v26 = mlir::scf::ForallOp::getTiedBlockArgument(v24, v25);
      mlir::scf::ForallOp::getCombiningOps(&v51, v24, v26);
      v27 = v51;
      if (v52)
      {
        v28 = 8 * v52;
        do
        {
          v29 = *v27++;
          ((*a3)[2])(a3, v29);
          v28 -= 8;
        }

        while (v28);
        v27 = v51;
      }

      if (v27 != v53)
      {
        free(v27);
      }

      if (++v22 == v23)
      {
        v30 = *(v39 + 24);
        mlir::scf::ForallOp::getMixedLowerBound(&v39, &v44);
        mlir::scf::ForallOp::getMixedUpperBound(&v39, &v42);
        mlir::scf::ForallOp::getMixedStep(&v39, &v40);
        v31 = *(v39 + 16 * ((*(v39 + 44) >> 23) & 1) + 64);
        v32 = mlir::OpBuilder::getCheckRegisteredInfo<mlir::scf::ForallOp>(*(**v30 + 32));
        v51 = v30;
        v52 = v32;
        v53[0] = v54;
        v53[1] = 0x400000000;
        v54[4] = v55;
        v54[5] = 0x400000000;
        v55[4] = v56;
        v55[5] = 0x400000000;
        v56[8] = 4;
        v56[9] = v57;
        v56[10] = 0x100000000;
        v57[1] = v58;
        v57[2] = 0x100000000;
        v58[1] = 0;
        v58[2] = 0;
        v58[3] = &mlir::detail::TypeIDResolver<void,void>::id;
        v58[4] = 0;
        v58[6] = 0;
      }
    }
  }

LABEL_36:
  if (v46 != v48)
  {
    free(v46);
  }

  if (v49[0] != v50)
  {
    free(v49[0]);
  }

  if (v37 != &v39)
  {
    free(v37);
  }

  MEMORY[0x25F891030](v35, 8);
  return 0;
}