Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 10 20:55:00 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 5.113ns (54.550%)  route 4.260ns (45.450%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           1.626     3.085    e_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.209 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.634     5.843    d1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.372 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     9.372    d1
    E19                                                               r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.972ns  (logic 5.324ns (59.334%)  route 3.649ns (40.666%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           1.628     3.087    e_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.152     3.239 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.020     5.260    d0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.713     8.972 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     8.972    d0
    U16                                                               r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 5.322ns (59.969%)  route 3.553ns (40.031%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           1.626     3.085    e_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.152     3.237 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.927     5.163    d3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.711     8.874 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     8.874    d3
    V19                                                               r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 5.084ns (57.959%)  route 3.688ns (42.042%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  e_IBUF_inst/O
                         net (fo=8, routed)           1.628     3.087    e_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.211 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.059     5.271    d2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.772 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     8.772    d2
    U19                                                               r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 5.327ns (61.413%)  route 3.347ns (38.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF_inst/O
                         net (fo=8, routed)           1.272     2.735    a_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.154     2.889 r  d6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.075     4.965    d6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.709     8.674 r  d6_OBUF_inst/O
                         net (fo=0)                   0.000     8.674    d6
    U14                                                               r  d6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 5.321ns (62.469%)  route 3.197ns (37.531%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF_inst/O
                         net (fo=8, routed)           1.273     2.737    a_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.149     2.886 r  d7_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.924     4.810    d7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.709     8.519 r  d7_OBUF_inst/O
                         net (fo=0)                   0.000     8.519    d7
    V14                                                               r  d7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 5.096ns (60.824%)  route 3.283ns (39.176%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF_inst/O
                         net (fo=8, routed)           1.272     2.735    a_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.859 r  d4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.011     4.870    d4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.379 r  d4_OBUF_inst/O
                         net (fo=0)                   0.000     8.379    d4
    W18                                                               r  d4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 5.102ns (61.842%)  route 3.148ns (38.158%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF_inst/O
                         net (fo=8, routed)           1.273     2.737    a_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.861 r  d5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.875     4.736    d5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.251 r  d5_OBUF_inst/O
                         net (fo=0)                   0.000     8.251    d5
    U15                                                               r  d5 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.490ns (64.067%)  route 0.836ns (35.933%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  b_IBUF_inst/O
                         net (fo=8, routed)           0.410     0.640    b_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.685 r  d5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.425     1.110    d5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.326 r  d5_OBUF_inst/O
                         net (fo=0)                   0.000     2.326    d5
    U15                                                               r  d5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.484ns (62.514%)  route 0.890ns (37.486%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  b_IBUF_inst/O
                         net (fo=8, routed)           0.414     0.643    b_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.688 r  d4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.476     1.164    d4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.374 r  d4_OBUF_inst/O
                         net (fo=0)                   0.000     2.374    d4
    W18                                                               r  d4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.547ns (64.260%)  route 0.861ns (35.740%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF_inst/O
                         net (fo=8, routed)           0.410     0.640    b_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.049     0.689 r  d7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.450     1.139    d7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.269     2.408 r  d7_OBUF_inst/O
                         net (fo=0)                   0.000     2.408    d7
    V14                                                               r  d7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.479ns (61.364%)  route 0.931ns (38.636%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.434     0.666    a_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.711 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.497     1.208    d2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.410 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     2.410    d2
    U19                                                               r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.546ns (63.551%)  route 0.887ns (36.449%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.445     0.677    a_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.042     0.719 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.442     1.160    d3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.433 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     2.433    d3
    V19                                                               r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.548ns (63.303%)  route 0.897ns (36.697%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.434     0.666    a_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.043     0.709 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.463     1.172    d0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.445 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     2.445    d0
    U16                                                               r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.553ns (63.036%)  route 0.910ns (36.964%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF_inst/O
                         net (fo=8, routed)           0.414     0.643    b_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.051     0.694 r  d6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.496     1.191    d6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.272     2.463 r  d6_OBUF_inst/O
                         net (fo=0)                   0.000     2.463    d6
    U14                                                               r  d6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.507ns (56.367%)  route 1.167ns (43.633%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.445     0.677    a_IBUF
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.722 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.722     1.444    d1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.674 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     2.674    d1
    E19                                                               r  d1 (OUT)
  -------------------------------------------------------------------    -------------------





