/work/CSE291/project/CSE291_PROJECT/new_workspace/flow/util/preprocessLib.py -i /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz -o objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
Opening file for replace: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
/work/CSE291/project/CSE291_PROJECT/new_workspace/flow/util/preprocessLib.py -i /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz -o objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
Opening file for replace: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
/work/CSE291/project/CSE291_PROJECT/new_workspace/flow/util/preprocessLib.py -i /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz -o objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
Opening file for replace: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
/work/CSE291/project/CSE291_PROJECT/new_workspace/flow/util/preprocessLib.py -i /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz -o objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
Opening file for replace: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
/work/CSE291/project/CSE291_PROJECT/new_workspace/flow/util/preprocessLib.py -i /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib -o objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Opening file for replace: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
mkdir -p results/asap7/gcd/asap7_gcd_test/
echo 310 > results/asap7/gcd/asap7_gcd_test/clock_period.txt
/work/CSE291/project/CSE291_PROJECT/new_workspace/flow/util/mergeLib.pl asap7_merged  ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib  ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib  ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib  ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib > objects/asap7/gcd/asap7_gcd_test/lib/merged.lib
mkdir -p ./results/asap7/gcd/asap7_gcd_test ./logs/asap7/gcd/asap7_gcd_test ./reports/asap7/gcd/asap7_gcd_test ./objects/asap7/gcd/asap7_gcd_test
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/oss-cad-suite/bin/yosys -v 3 -c /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/logs/asap7/gcd/asap7_gcd_test/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/gcd/gcd.v
2. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
8. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
9. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
10. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
11. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
12. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/gcd/asap7_gcd_test/clock_period.txt
Setting clock period to 310
13. Executing HIERARCHY pass (managing design hierarchy).
14. Executing AST frontend in derive mode using pre-parsed AST for module `\gcd'.
14.1. Analyzing design hierarchy..
14.2. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
14.3. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
14.4. Analyzing design hierarchy..
14.5. Executing AST frontend in derive mode using pre-parsed AST for module `\RegRst_0x9f365fdf6c8998a'.
14.6. Executing AST frontend in derive mode using pre-parsed AST for module `\RegEn_0x68db79c4ec1d6e5b'.
14.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Subtractor_0x422b1f52edd46a85'.
14.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0xdd6473406d1a99a'.
14.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0x683fa1a418b072c9'.
14.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ZeroComparator_0x422b1f52edd46a85'.
14.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LtComparator_0x422b1f52edd46a85'.
14.12. Analyzing design hierarchy..
14.13. Analyzing design hierarchy..
15. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module ZeroComparator_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
Warning: Ignoring module Mux_0x683fa1a418b072c9 because it contains processes (run 'proc' command first).
Warning: Ignoring module Mux_0xdd6473406d1a99a because it contains processes (run 'proc' command first).
Warning: Ignoring module Subtractor_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
Warning: Ignoring module RegEn_0x68db79c4ec1d6e5b because it contains processes (run 'proc' command first).
Warning: Ignoring module RegRst_0x9f365fdf6c8998a because it contains processes (run 'proc' command first).
Warning: Ignoring module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e because it contains processes (run 'proc' command first).
Warning: Ignoring module LtComparator_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
16. Executing RTLIL backend.
Warnings: 8 unique messages, 8 total
End of script. Logfile hash: 569c582377, CPU: user 1.35s system 0.06s, MEM: 70.82 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 98% 12x read_liberty (1 sec), 0% 2x write_rtlil (0 sec), ...
Elapsed time: 0:01.44[h:]min:sec. CPU time: user 1.40 sys 0.07 (102%). Peak memory: 74248KB.
mkdir -p ./results/asap7/gcd/asap7_gcd_test ./logs/asap7/gcd/asap7_gcd_test ./reports/asap7/gcd/asap7_gcd_test ./objects/asap7/gcd/asap7_gcd_test
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/oss-cad-suite/bin/yosys -v 3 -c /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/scripts/synth.tcl) 2>&1 | tee /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/logs/asap7/gcd/asap7_gcd_test/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
8. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
9. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
10. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
11. Executing Liberty frontend: ./objects/asap7/gcd/asap7_gcd_test/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
12. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/gcd/asap7_gcd_test/clock_period.txt
Setting clock period to 310
13. Executing HIERARCHY pass (managing design hierarchy).
13.1. Analyzing design hierarchy..
13.2. Analyzing design hierarchy..
14. Executing SYNTH pass.
14.1. Executing HIERARCHY pass (managing design hierarchy).
14.1.1. Analyzing design hierarchy..
14.1.2. Analyzing design hierarchy..
14.2. Executing PROC pass (convert processes to netlists).
14.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
14.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
14.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
14.2.4. Executing PROC_INIT pass (extract init attributes).
14.2.5. Executing PROC_ARST pass (detect async resets in processes).
14.2.6. Executing PROC_ROM pass (convert switches to ROMs).
14.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
14.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
14.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
14.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
14.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
14.2.12. Executing OPT_EXPR pass (perform const folding).
14.3. Executing FLATTEN pass (flatten design).
14.4. Executing OPT_EXPR pass (perform const folding).
14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
14.6. Executing CHECK pass (checking for obvious problems).
14.7. Executing OPT pass (performing simple optimizations).
14.7.1. Executing OPT_EXPR pass (perform const folding).
14.7.2. Executing OPT_MERGE pass (detect identical cells).
14.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.7.5. Executing OPT_MERGE pass (detect identical cells).
14.7.6. Executing OPT_DFF pass (perform DFF optimizations).
14.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.7.8. Executing OPT_EXPR pass (perform const folding).
14.7.9. Rerunning OPT passes. (Maybe there is more to do..)
14.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.7.12. Executing OPT_MERGE pass (detect identical cells).
14.7.13. Executing OPT_DFF pass (perform DFF optimizations).
14.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
14.7.15. Executing OPT_EXPR pass (perform const folding).
14.7.16. Finished OPT passes. (There is nothing left to do.)
14.8. Executing FSM pass (extract and optimize FSM).
14.8.1. Executing FSM_DETECT pass (finding FSMs in design).
14.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
14.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
14.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
14.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
14.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
14.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
14.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
14.9. Executing OPT pass (performing simple optimizations).
14.9.1. Executing OPT_EXPR pass (perform const folding).
14.9.2. Executing OPT_MERGE pass (detect identical cells).
14.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.9.5. Executing OPT_MERGE pass (detect identical cells).
14.9.6. Executing OPT_DFF pass (perform DFF optimizations).
14.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.9.8. Executing OPT_EXPR pass (perform const folding).
14.9.9. Rerunning OPT passes. (Maybe there is more to do..)
14.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.9.12. Executing OPT_MERGE pass (detect identical cells).
14.9.13. Executing OPT_DFF pass (perform DFF optimizations).
14.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
14.9.15. Executing OPT_EXPR pass (perform const folding).
14.9.16. Finished OPT passes. (There is nothing left to do.)
14.10. Executing WREDUCE pass (reducing word size of cells).
14.11. Executing PEEPOPT pass (run peephole optimizers).
14.12. Executing OPT_CLEAN pass (remove unused cells and wires).
14.13. Executing ALUMACC pass (create $alu and $macc cells).
14.14. Executing SHARE pass (SAT-based resource sharing).
14.15. Executing OPT pass (performing simple optimizations).
14.15.1. Executing OPT_EXPR pass (perform const folding).
14.15.2. Executing OPT_MERGE pass (detect identical cells).
14.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.15.5. Executing OPT_MERGE pass (detect identical cells).
14.15.6. Executing OPT_DFF pass (perform DFF optimizations).
14.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.15.8. Executing OPT_EXPR pass (perform const folding).
14.15.9. Rerunning OPT passes. (Maybe there is more to do..)
14.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.15.12. Executing OPT_MERGE pass (detect identical cells).
14.15.13. Executing OPT_DFF pass (perform DFF optimizations).
14.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
14.15.15. Executing OPT_EXPR pass (perform const folding).
14.15.16. Finished OPT passes. (There is nothing left to do.)
14.16. Executing MEMORY pass.
14.16.1. Executing OPT_MEM pass (optimize memories).
14.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
14.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
14.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
14.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
14.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
14.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
14.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
14.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
14.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
15. Executing SYNTH pass.
15.1. Executing OPT pass (performing simple optimizations).
15.1.1. Executing OPT_EXPR pass (perform const folding).
15.1.2. Executing OPT_MERGE pass (detect identical cells).
15.1.3. Executing OPT_DFF pass (perform DFF optimizations).
15.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
15.1.5. Finished fast OPT passes.
15.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
15.3. Executing OPT pass (performing simple optimizations).
15.3.1. Executing OPT_EXPR pass (perform const folding).
15.3.2. Executing OPT_MERGE pass (detect identical cells).
15.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
15.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
15.3.5. Executing OPT_MERGE pass (detect identical cells).
15.3.6. Executing OPT_SHARE pass.
15.3.7. Executing OPT_DFF pass (perform DFF optimizations).
15.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
15.3.9. Executing OPT_EXPR pass (perform const folding).
15.3.10. Finished OPT passes. (There is nothing left to do.)
15.4. Executing TECHMAP pass (map to technology primitives).
15.4.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
15.4.2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/common/lcu_kogge_stone.v
15.4.3. Continuing TECHMAP pass.
15.5. Executing OPT pass (performing simple optimizations).
15.5.1. Executing OPT_EXPR pass (perform const folding).
15.5.2. Executing OPT_MERGE pass (detect identical cells).
15.5.3. Executing OPT_DFF pass (perform DFF optimizations).
15.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
15.5.5. Finished fast OPT passes.
15.6. Executing ABC pass (technology mapping using ABC).
15.6.1. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
15.7. Executing OPT pass (performing simple optimizations).
15.7.1. Executing OPT_EXPR pass (perform const folding).
15.7.2. Executing OPT_MERGE pass (detect identical cells).
15.7.3. Executing OPT_DFF pass (perform DFF optimizations).
15.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
15.7.5. Finished fast OPT passes.
15.8. Executing HIERARCHY pass (managing design hierarchy).
15.8.1. Analyzing design hierarchy..
15.8.2. Analyzing design hierarchy..
15.9. Printing statistics.
15.10. Executing CHECK pass (checking for obvious problems).
16. Executing OPT pass (performing simple optimizations).
16.1. Executing OPT_EXPR pass (perform const folding).
16.2. Executing OPT_MERGE pass (detect identical cells).
16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
16.5. Executing OPT_MERGE pass (detect identical cells).
16.6. Executing OPT_DFF pass (perform DFF optimizations).
16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
16.8. Executing OPT_EXPR pass (perform const folding).
16.9. Rerunning OPT passes. (Maybe there is more to do..)
16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
16.12. Executing OPT_MERGE pass (detect identical cells).
16.13. Executing OPT_DFF pass (perform DFF optimizations).
16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
16.15. Executing OPT_EXPR pass (perform const folding).
16.16. Finished OPT passes. (There is nothing left to do.)
17. Executing EXTRACT_FA pass (find and extract full/half adders).
18. Executing TECHMAP pass (map to technology primitives).
18.1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/yoSys/cells_adders_R.v
18.2. Continuing TECHMAP pass.
19. Executing TECHMAP pass (map to technology primitives).
19.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
19.2. Continuing TECHMAP pass.
20. Executing OPT pass (performing simple optimizations).
20.1. Executing OPT_EXPR pass (perform const folding).
20.2. Executing OPT_MERGE pass (detect identical cells).
20.3. Executing OPT_DFF pass (perform DFF optimizations).
20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
20.5. Finished fast OPT passes.
21. Executing TECHMAP pass (map to technology primitives).
21.1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/yoSys/cells_latch_R.v
21.2. Continuing TECHMAP pass.
22. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
22.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
23. Executing OPT pass (performing simple optimizations).
23.1. Executing OPT_EXPR pass (perform const folding).
23.2. Executing OPT_MERGE pass (detect identical cells).
23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
23.5. Executing OPT_MERGE pass (detect identical cells).
23.6. Executing OPT_DFF pass (perform DFF optimizations).
23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
23.8. Executing OPT_EXPR pass (perform const folding).
23.9. Rerunning OPT passes. (Maybe there is more to do..)
23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
23.12. Executing OPT_MERGE pass (detect identical cells).
23.13. Executing OPT_DFF pass (perform DFF optimizations).
23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
23.15. Executing OPT_EXPR pass (perform const folding).
23.16. Finished OPT passes. (There is nothing left to do.)
abc -script /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/scripts/abc_speed.script -liberty ./objects/asap7/gcd/asap7_gcd_test/lib/merged.lib -constr ./objects/asap7/gcd/asap7_gcd_test/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 310
24. Executing ABC pass (technology mapping using ABC).
24.1. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
24.1.1. Executing ABC.
24.1.2. Re-integrating ABC results.
25. Executing SETUNDEF pass (replace undef values with defined constants).
26. Executing SPLITNETS pass (splitting up multi-bit signals).
27. Executing OPT_CLEAN pass (remove unused cells and wires).
28. Executing HILOMAP pass (mapping to constant drivers).
29. Executing INSBUF pass (insert buffer cells for connected wires).
30. Executing CHECK pass (checking for obvious problems).
31. Printing statistics.
32. Executing CHECK pass (checking for obvious problems).
33. Executing Verilog backend.
33.1. Executing BMUXMAP pass.
33.2. Executing DEMUXMAP pass.
exec cp /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/asap7/gcd/constraint.sdc ./results/asap7/gcd/asap7_gcd_test/1_synth.sdc
End of script. Logfile hash: c5e6bd3d8a, CPU: user 3.04s system 0.07s, MEM: 140.42 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 36% 12x read_liberty (1 sec), 17% 2x abc (0 sec), ...
Elapsed time: 0:03.70[h:]min:sec. CPU time: user 3.68 sys 0.14 (103%). Peak memory: 144284KB.
mkdir -p ./results/asap7/gcd/asap7_gcd_test ./logs/asap7/gcd/asap7_gcd_test ./reports/asap7/gcd/asap7_gcd_test
cp ./results/asap7/gcd/asap7_gcd_test/1_1_yosys.v ./results/asap7/gcd/asap7_gcd_test/1_synth.v
OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
mkdir -p ./objects/asap7/gcd/asap7_gcd_test
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 315
[INFO IFP-0001] Added 52 rows of 260 site asap7sc7p5t.
repair_timing -verbose -setup_margin 0 -repair_tns 100 -skip_last_gasp
[WARNING RSZ-0021] no estimated parasitics. Using wire load models.
[INFO RSZ-0094] Found 1 endpoints with setup violations.
[INFO RSZ-0099] Repairing 1 out of 1 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -10.759 |      -10.8 |      1 | resp_msg[13]
[WARNING RSZ-0075] makeBufferedNet failed for driver _572_/SN
[WARNING RSZ-0075] makeBufferedNet failed for driver dpath.b_reg.out\[4\]$_DFFE_PP_/QN
[WARNING RSZ-0075] makeBufferedNet failed for driver _572_/SN
[WARNING RSZ-0075] makeBufferedNet failed for driver dpath.b_reg.out\[4\]$_DFFE_PP_/QN
[WARNING RSZ-0075] makeBufferedNet failed for driver _572_/SN
[WARNING RSZ-0075] makeBufferedNet failed for driver dpath.b_reg.out\[4\]$_DFFE_PP_/QN
[WARNING RSZ-0075] makeBufferedNet failed for driver _402_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _572_/SN
[WARNING RSZ-0075] makeBufferedNet failed for driver dpath.b_reg.out\[4\]$_DFFE_PP_/QN
[WARNING RSZ-0075] makeBufferedNet failed for driver _402_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _395_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _572_/SN
[WARNING RSZ-0075] makeBufferedNet failed for driver dpath.b_reg.out\[4\]$_DFFE_PP_/QN
[WARNING RSZ-0075] makeBufferedNet failed for driver _402_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _395_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _572_/SN
[WARNING RSZ-0075] makeBufferedNet failed for driver dpath.b_reg.out\[4\]$_DFFE_PP_/QN
[WARNING RSZ-0075] makeBufferedNet failed for driver _402_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _400_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _395_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _572_/SN
[WARNING RSZ-0075] makeBufferedNet failed for driver dpath.b_reg.out\[4\]$_DFFE_PP_/QN
[WARNING RSZ-0075] makeBufferedNet failed for driver _402_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _400_/Y
[WARNING RSZ-0075] makeBufferedNet failed for driver _395_/Y
        8 |       0 |       0 |        0 |      0 |     4 |    +0.0% |   -7.078 |       -7.1 |      1 | resp_msg[13]
    final |       0 |       0 |        0 |      0 |     4 |    +0.0% |   -7.078 |       -7.1 |      1 | resp_msg[13]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0043] Swapped pins on 4 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 38 u^2 19% utilization.
Elapsed time: 0:01.14[h:]min:sec. CPU time: user 1.10 sys 0.07 (102%). Peak memory: 214408KB.
Running macro_place.tcl, stage 2_2_floorplan_macro
No macros found: Skipping macro_placement
Elapsed time: 0:00.97[h:]min:sec. CPU time: user 0.91 sys 0.10 (105%). Peak memory: 209716KB.
Running tapcell.tcl, stage 2_3_floorplan_tapcell
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 104 endcaps.
[INFO TAP-0005] Inserted 0 tapcells.
Elapsed time: 0:00.95[h:]min:sec. CPU time: user 0.94 sys 0.06 (105%). Peak memory: 210128KB.
Running pdn.tcl, stage 2_4_floorplan_pdn
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:01.01[h:]min:sec. CPU time: user 0.98 sys 0.08 (104%). Peak memory: 212072KB.
cp ./results/asap7/gcd/asap7_gcd_test/2_4_floorplan_pdn.odb ./results/asap7/gcd/asap7_gcd_test/2_floorplan.odb
cp ./results/asap7/gcd/asap7_gcd_test/2_1_floorplan.sdc ./results/asap7/gcd/asap7_gcd_test/2_floorplan.sdc
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
global_placement -skip_io -density 0.35 -pad_left 0 -pad_right 0
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: (  1.080  1.080 ) ( 15.120 15.120 ) um
[INFO GPL-0006] NumInstances:               419
[INFO GPL-0007] NumPlaceInstances:          315
[INFO GPL-0008] NumFixedInstances:          104
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    368
[INFO GPL-0011] NumPins:                   1117
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 16.200 16.200 ) um
[INFO GPL-0013] CoreBBox: (  1.080  1.080 ) ( 15.120 15.120 ) um
[INFO GPL-0016] CoreArea:               197.122 um^2
[INFO GPL-0017] NonPlaceInstsArea:        3.033 um^2
[INFO GPL-0018] PlaceInstsArea:          37.718 um^2
[INFO GPL-0019] Util:                    19.434 %
[INFO GPL-0020] StdInstsArea:            37.718 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:       580
[INFO GPL-0032] FillerInit:NumGNets:        368
[INFO GPL-0033] FillerInit:NumGPins:       1117
[INFO GPL-0023] TargetDensity:            0.350
[INFO GPL-0024] AvrgPlaceInstArea:        0.120 um^2
[INFO GPL-0025] IdealBinArea:             0.342 um^2
[INFO GPL-0026] IdealBinCnt:                576
[INFO GPL-0027] TotalBinArea:           197.122 um^2
[INFO GPL-0028] BinCnt:        16     16
[INFO GPL-0029] BinSize: (  0.878  0.878 )
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter:    1 overflow: 0.909 HPWL: 235799
[NesterovSolve] Iter:   10 overflow: 0.968 HPWL: 68019
[NesterovSolve] Iter:   20 overflow: 0.968 HPWL: 65776
[NesterovSolve] Iter:   30 overflow: 0.968 HPWL: 65554
[NesterovSolve] Iter:   40 overflow: 0.968 HPWL: 65694
[NesterovSolve] Iter:   50 overflow: 0.968 HPWL: 65891
[NesterovSolve] Iter:   60 overflow: 0.968 HPWL: 66246
[NesterovSolve] Iter:   70 overflow: 0.968 HPWL: 66910
[NesterovSolve] Iter:   80 overflow: 0.968 HPWL: 67862
[NesterovSolve] Iter:   90 overflow: 0.968 HPWL: 68817
[NesterovSolve] Iter:  100 overflow: 0.967 HPWL: 69796
[NesterovSolve] Iter:  110 overflow: 0.966 HPWL: 70212
[NesterovSolve] Iter:  120 overflow: 0.958 HPWL: 70599
[NesterovSolve] Iter:  130 overflow: 0.940 HPWL: 83284
[NesterovSolve] Iter:  140 overflow: 0.921 HPWL: 128572
[NesterovSolve] Iter:  150 overflow: 0.909 HPWL: 136224
[NesterovSolve] Iter:  160 overflow: 0.835 HPWL: 217841
[NesterovSolve] Iter:  170 overflow: 0.803 HPWL: 253202
[NesterovSolve] Iter:  180 overflow: 0.770 HPWL: 292072
[NesterovSolve] Iter:  190 overflow: 0.725 HPWL: 330110
[NesterovSolve] Iter:  200 overflow: 0.681 HPWL: 360130
[NesterovSolve] Iter:  210 overflow: 0.635 HPWL: 399515
[NesterovSolve] Iter:  220 overflow: 0.586 HPWL: 435188
[NesterovSolve] Iter:  230 overflow: 0.532 HPWL: 469772
[NesterovSolve] Iter:  240 overflow: 0.480 HPWL: 502318
[NesterovSolve] Iter:  250 overflow: 0.424 HPWL: 529130
[NesterovSolve] Iter:  260 overflow: 0.366 HPWL: 555277
[NesterovSolve] Iter:  270 overflow: 0.315 HPWL: 572223
[NesterovSolve] Iter:  280 overflow: 0.266 HPWL: 580994
[NesterovSolve] Iter:  290 overflow: 0.229 HPWL: 593790
[NesterovSolve] Iter:  300 overflow: 0.193 HPWL: 604763
[NesterovSolve] Iter:  310 overflow: 0.164 HPWL: 613713
[NesterovSolve] Iter:  320 overflow: 0.142 HPWL: 621208
[NesterovSolve] Iter:  330 overflow: 0.113 HPWL: 626253
[NesterovSolve] Finished with Overflow: 0.099770
Elapsed time: 0:02.77[h:]min:sec. CPU time: user 30.88 sys 0.13 (1118%). Peak memory: 208584KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 612
[INFO PPL-0002] Number of I/O             54
[INFO PPL-0003] Number of I/O w/sink      54
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 297.85 um.
Elapsed time: 0:00.93[h:]min:sec. CPU time: user 0.93 sys 0.05 (105%). Peak memory: 208228KB.
Running global_place.tcl, stage 3_3_place_gp
global_placement -density 0.35 -pad_left 0 -pad_right 0
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: (  1.080  1.080 ) ( 15.120 15.120 ) um
[INFO GPL-0006] NumInstances:               419
[INFO GPL-0007] NumPlaceInstances:          315
[INFO GPL-0008] NumFixedInstances:          104
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    368
[INFO GPL-0011] NumPins:                   1171
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 16.200 16.200 ) um
[INFO GPL-0013] CoreBBox: (  1.080  1.080 ) ( 15.120 15.120 ) um
[INFO GPL-0016] CoreArea:               197.122 um^2
[INFO GPL-0017] NonPlaceInstsArea:        3.033 um^2
[INFO GPL-0018] PlaceInstsArea:          37.718 um^2
[INFO GPL-0019] Util:                    19.434 %
[INFO GPL-0020] StdInstsArea:            37.718 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000009 HPWL: 1151587
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 919088
[InitialPlace]  Iter: 3 CG residual: 0.00000007 HPWL: 925565
[InitialPlace]  Iter: 4 CG residual: 0.00000010 HPWL: 935357
[InitialPlace]  Iter: 5 CG residual: 0.00000011 HPWL: 932036
[INFO GPL-0031] FillerInit:NumGCells:       580
[INFO GPL-0032] FillerInit:NumGNets:        368
[INFO GPL-0033] FillerInit:NumGPins:       1171
[INFO GPL-0023] TargetDensity:            0.350
[INFO GPL-0024] AvrgPlaceInstArea:        0.120 um^2
[INFO GPL-0025] IdealBinArea:             0.342 um^2
[INFO GPL-0026] IdealBinCnt:                576
[INFO GPL-0027] TotalBinArea:           197.122 um^2
[INFO GPL-0028] BinCnt:        16     16
[INFO GPL-0029] BinSize: (  0.878  0.878 )
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter:    1 overflow: 0.717 HPWL: 793391
[NesterovSolve] Iter:   10 overflow: 0.576 HPWL: 815211
[NesterovSolve] Iter:   20 overflow: 0.570 HPWL: 812733
[NesterovSolve] Iter:   30 overflow: 0.574 HPWL: 812361
[NesterovSolve] Iter:   40 overflow: 0.572 HPWL: 812422
[NesterovSolve] Iter:   50 overflow: 0.572 HPWL: 812226
[NesterovSolve] Iter:   60 overflow: 0.572 HPWL: 812300
[NesterovSolve] Iter:   70 overflow: 0.572 HPWL: 812431
[NesterovSolve] Iter:   80 overflow: 0.571 HPWL: 812650
[NesterovSolve] Iter:   90 overflow: 0.570 HPWL: 812951
[NesterovSolve] Iter:  100 overflow: 0.569 HPWL: 813506
[NesterovSolve] Iter:  110 overflow: 0.568 HPWL: 814252
[NesterovSolve] Iter:  120 overflow: 0.565 HPWL: 815017
[NesterovSolve] Iter:  130 overflow: 0.561 HPWL: 815619
[NesterovSolve] Iter:  140 overflow: 0.556 HPWL: 816204
[NesterovSolve] Iter:  150 overflow: 0.548 HPWL: 817786
[NesterovSolve] Iter:  160 overflow: 0.538 HPWL: 819945
[NesterovSolve] Iter:  170 overflow: 0.524 HPWL: 823015
[NesterovSolve] Iter:  180 overflow: 0.502 HPWL: 825332
[NesterovSolve] Iter:  190 overflow: 0.476 HPWL: 827955
[NesterovSolve] Iter:  200 overflow: 0.444 HPWL: 831093
[NesterovSolve] Iter:  210 overflow: 0.411 HPWL: 835265
[NesterovSolve] Iter:  220 overflow: 0.365 HPWL: 835880
[NesterovSolve] Iter:  230 overflow: 0.317 HPWL: 834781
[NesterovSolve] Iter:  240 overflow: 0.279 HPWL: 839703
[NesterovSolve] Iter:  250 overflow: 0.247 HPWL: 846390
[NesterovSolve] Iter:  260 overflow: 0.214 HPWL: 851650
[NesterovSolve] Iter:  270 overflow: 0.189 HPWL: 857179
[NesterovSolve] Iter:  280 overflow: 0.165 HPWL: 861490
[NesterovSolve] Iter:  290 overflow: 0.143 HPWL: 864854
[NesterovSolve] Iter:  300 overflow: 0.123 HPWL: 868150
[NesterovSolve] Iter:  310 overflow: 0.107 HPWL: 871212
[NesterovSolve] Finished with Overflow: 0.098986
Report metrics stage 3, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 38 u^2 19% utilization.
Elapsed time: 0:04.25[h:]min:sec. CPU time: user 26.12 sys 0.11 (616%). Peak memory: 215556KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement         62.7 u
average displacement        0.1 u
max displacement            0.8 u
original HPWL             874.8 u
legalized HPWL            926.9 u
delta HPWL                    6 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 419 cells, 54 terminals, 368 edges, 1171 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 473, edges 368, pins 1171
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 158 fixed cells.
[INFO DPO-0318] Collected 315 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (1080, 1080) - (15120, 15120)
[INFO DPO-0310] Assigned 315 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 9.264235e+05.
[INFO DPO-0302] End of matching; objective is 9.263145e+05, improvement is 0.01 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 9.122525e+05.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 9.113125e+05.
[INFO DPO-0307] End of global swaps; objective is 9.113125e+05, improvement is 1.62 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 9.063975e+05.
[INFO DPO-0309] End of vertical swaps; objective is 9.063975e+05, improvement is 0.54 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 9.054465e+05.
[INFO DPO-0305] End of reordering; objective is 9.054465e+05, improvement is 0.10 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 6300 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 6300, swaps 495, moves  2465 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 9.054465e+05, Scratch cost 8.933625e+05, Incremental cost 8.933625e+05, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.933625e+05.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.33 percent.
[INFO DPO-0332] End of pass, Generator displacement called 6300 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 12600, swaps 966, moves  4927 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.933625e+05, Scratch cost 8.910805e+05, Incremental cost 8.910805e+05, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.910805e+05.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.26 percent.
[INFO DPO-0328] End of random improver; improvement is 1.586621 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 153 cell orientations for row compatibility.
[INFO DPO-0383] Performed 98 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.715965e+05, improvement is 2.19 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL              926.9 u
Final HPWL                 870.5 u
Delta HPWL                  -6.1 %

[INFO DPL-0020] Mirrored 30 instances
[INFO DPL-0021] HPWL before             870.5 u
[INFO DPL-0022] HPWL after              870.0 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 38 u^2 19% utilization.
Elapsed time: 0:01.12[h:]min:sec. CPU time: user 1.10 sys 0.07 (104%). Peak memory: 214256KB.
cp ./results/asap7/gcd/asap7_gcd_test/3_5_place_dp.odb ./results/asap7/gcd/asap7_gcd_test/3_place.odb
cp ./results/asap7/gcd/asap7_gcd_test/2_floorplan.sdc ./results/asap7/gcd/asap7_gcd_test/3_place.sdc
