$comment
	File created using the following command:
		vcd file SerialEncoder.msim.vcd -direction
$end
$date
	Sun Nov 13 20:35:55 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module serialencoder_vhd_vec_tst $end
$var wire 1 ! busy $end
$var wire 1 " clk $end
$var wire 1 # GRst $end
$var wire 1 $ mI $end
$var wire 1 % y [7] $end
$var wire 1 & y [6] $end
$var wire 1 ' y [5] $end
$var wire 1 ( y [4] $end
$var wire 1 ) y [3] $end
$var wire 1 * y [2] $end
$var wire 1 + y [1] $end
$var wire 1 , y [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_clk $end
$var wire 1 7 ww_mI $end
$var wire 1 8 ww_GRst $end
$var wire 1 9 ww_busy $end
$var wire 1 : ww_y [7] $end
$var wire 1 ; ww_y [6] $end
$var wire 1 < ww_y [5] $end
$var wire 1 = ww_y [4] $end
$var wire 1 > ww_y [3] $end
$var wire 1 ? ww_y [2] $end
$var wire 1 @ ww_y [1] $end
$var wire 1 A ww_y [0] $end
$var wire 1 B \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 C \clk~input_o\ $end
$var wire 1 D \clk~inputCLKENA0_outclk\ $end
$var wire 1 E \counter3|ff0|nQ~0_combout\ $end
$var wire 1 F \GRst~input_o\ $end
$var wire 1 G \control|rom|Mux5~0_combout\ $end
$var wire 1 H \counter3|ff1|Q~q\ $end
$var wire 1 I \counter3|ff2|nQ~q\ $end
$var wire 1 J \counter3|or21|y~0_combout\ $end
$var wire 1 K \counter3|ff2|Q~q\ $end
$var wire 1 L \control|or20|y~combout\ $end
$var wire 1 M \counter3|ff0|nQ~q\ $end
$var wire 1 N \counter3|ff0|Q~0_combout\ $end
$var wire 1 O \counter3|ff0|Q~q\ $end
$var wire 1 P \control|nor20|y~0_combout\ $end
$var wire 1 Q \control|xor20|y~combout\ $end
$var wire 1 R \register80|ff0|Q~feeder_combout\ $end
$var wire 1 S \register80|ff0|Q~q\ $end
$var wire 1 T \mI~input_o\ $end
$var wire 1 U \ff0|Q~q\ $end
$var wire 1 V \xor20|y~combout\ $end
$var wire 1 W \register81|ff0|Q~q\ $end
$var wire 1 X \register80|ff1|Q~q\ $end
$var wire 1 Y \xor21|y~combout\ $end
$var wire 1 Z \register81|ff1|Q~q\ $end
$var wire 1 [ \register80|ff2|Q~q\ $end
$var wire 1 \ \xor22|y~combout\ $end
$var wire 1 ] \register81|ff2|Q~q\ $end
$var wire 1 ^ \register80|ff3|Q~feeder_combout\ $end
$var wire 1 _ \register80|ff3|Q~q\ $end
$var wire 1 ` \xor23|y~combout\ $end
$var wire 1 a \register81|ff3|Q~q\ $end
$var wire 1 b \register80|ff4|Q~feeder_combout\ $end
$var wire 1 c \register80|ff4|Q~q\ $end
$var wire 1 d \xor24|y~combout\ $end
$var wire 1 e \register81|ff4|Q~q\ $end
$var wire 1 f \register80|ff5|Q~q\ $end
$var wire 1 g \xor25|y~combout\ $end
$var wire 1 h \register81|ff5|Q~q\ $end
$var wire 1 i \register80|ff6|Q~q\ $end
$var wire 1 j \xor26|y~combout\ $end
$var wire 1 k \register81|ff6|Q~q\ $end
$var wire 1 l \register80|ff7|Q~q\ $end
$var wire 1 m \xor27|y~combout\ $end
$var wire 1 n \register81|ff7|Q~q\ $end
$var wire 1 o \ALT_INV_GRst~input_o\ $end
$var wire 1 p \ALT_INV_clk~input_o\ $end
$var wire 1 q \register80|ff7|ALT_INV_Q~q\ $end
$var wire 1 r \register80|ff6|ALT_INV_Q~q\ $end
$var wire 1 s \register80|ff5|ALT_INV_Q~q\ $end
$var wire 1 t \xor24|ALT_INV_y~combout\ $end
$var wire 1 u \register80|ff4|ALT_INV_Q~q\ $end
$var wire 1 v \xor23|ALT_INV_y~combout\ $end
$var wire 1 w \register80|ff3|ALT_INV_Q~q\ $end
$var wire 1 x \register80|ff2|ALT_INV_Q~q\ $end
$var wire 1 y \register80|ff1|ALT_INV_Q~q\ $end
$var wire 1 z \xor20|ALT_INV_y~combout\ $end
$var wire 1 { \ff0|ALT_INV_Q~q\ $end
$var wire 1 | \register80|ff0|ALT_INV_Q~q\ $end
$var wire 1 } \control|nor20|ALT_INV_y~0_combout\ $end
$var wire 1 ~ \counter3|ff1|ALT_INV_Q~q\ $end
$var wire 1 !! \counter3|ff2|ALT_INV_nQ~q\ $end
$var wire 1 "! \control|or20|ALT_INV_y~combout\ $end
$var wire 1 #! \counter3|ff0|ALT_INV_nQ~q\ $end
$var wire 1 $! \control|xor20|ALT_INV_y~combout\ $end
$var wire 1 %! \counter3|ff2|ALT_INV_Q~q\ $end
$var wire 1 &! \counter3|ff0|ALT_INV_Q~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
1$
0-
1.
x/
10
11
12
13
14
15
06
17
18
19
xB
0C
0D
1E
1F
0G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
0%
0&
0'
0(
0)
0*
0+
0,
0:
0;
0<
0=
0>
0?
0@
0A
$end
#40000
1"
16
1C
1D
0p
1M
1O
1U
0{
0&!
0#!
0E
0N
1G
1V
1\
1d
1j
0t
0z
1R
1b
#80000
0"
0$
06
07
0T
0C
0D
1p
#120000
1"
16
1C
1D
0p
1H
0M
0O
1S
0U
1[
1c
1i
0r
0u
0x
1{
0|
1&!
1#!
0~
1E
1N
#160000
0"
1$
06
17
1T
0C
0D
1p
#200000
1"
16
1C
1D
0p
1M
1O
1U
0{
0&!
0#!
0E
0N
0G
1J
0V
1Y
0\
1`
0v
1z
0R
1^
#240000
0"
0$
06
07
0T
0C
0D
1p
#280000
1"
16
1C
1D
0p
0H
1I
1K
0M
0O
0S
0U
1X
0[
1_
0w
1x
0y
1{
1|
1&!
1#!
0%!
0!!
1~
1E
1N
#320000
0"
06
0C
0D
1p
1P
0}
1Z
1a
1e
1k
1Q
0$!
1;
1=
1>
1@
1+
1)
1(
1&
09
0!
#360000
1"
16
1C
1D
0p
0P
1M
1O
0&!
0#!
1}
0E
0N
1G
#400000
0"
06
0C
0D
1p
1L
0"!
0I
0K
0M
0O
0X
0Z
0_
0a
0c
0e
0i
0k
1r
1u
1w
1y
1&!
1#!
1%!
1!!
1E
1N
0G
0J
0L
0Q
0Y
0`
0d
0j
1t
1v
1$!
1"!
0;
0=
0>
0@
0^
0b
0+
0)
0(
0&
19
1!
#440000
1"
16
1C
1D
0p
1M
1O
0&!
0#!
0E
0N
1G
#480000
0"
06
0C
0D
1p
#520000
1"
16
1C
1D
0p
1H
0M
0O
1&!
1#!
0~
1E
1N
#560000
0"
1$
0#
06
17
08
0F
1T
0C
0D
1p
1o
1L
0"!
0H
1~
0G
#600000
1"
16
1C
1D
0p
0L
1"!
#640000
0"
1#
06
18
1F
0C
0D
1p
0o
#680000
1"
16
1C
1D
0p
1M
1O
1U
0{
0&!
0#!
0E
0N
1G
1V
1\
1d
1j
0t
0z
1R
1b
#720000
0"
0$
06
07
0T
0C
0D
1p
#760000
1"
16
1C
1D
0p
1H
0M
0O
1S
0U
1[
1c
1i
0r
0u
0x
1{
0|
1&!
1#!
0~
1E
1N
#800000
0"
1$
06
17
1T
0C
0D
1p
#840000
1"
16
1C
1D
0p
1M
1O
1U
0{
0&!
0#!
0E
0N
0G
1J
0V
1Y
0\
1`
0v
1z
0R
1^
#880000
0"
06
0C
0D
1p
#920000
1"
16
1C
1D
0p
0H
1I
1K
0M
0O
0S
1X
0[
1_
0w
1x
0y
1|
1&!
1#!
0%!
0!!
1~
1E
1N
0d
1g
0j
1m
1V
0Y
1\
0`
1v
0z
1t
0b
1R
0^
#960000
0"
06
0C
0D
1p
1P
0}
1W
1]
1h
1n
1Q
0$!
1:
1<
1?
1A
1,
1*
1'
1%
09
0!
#1000000
