{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708717406892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708717406892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:43:26 2024 " "Processing started: Fri Feb 23 16:43:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708717406892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708717406892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_matrix -c led_matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_matrix -c led_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708717406892 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708717407192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix " "Found entity 1: led_matrix" {  } { { "led_matrix.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708717407245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708717407245 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dif_freq.v " "Can't analyze file -- file dif_freq.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1708717407250 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor_frequencia_1_segundo.v " "Can't analyze file -- file divisor_frequencia_1_segundo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1708717407252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_1_second.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_1_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_1_second " "Found entity 1: frequency_divider_1_second" {  } { { "frequency_divider_1_second.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/frequency_divider_1_second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708717407257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708717407257 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/DeBounce.v " "Can't analyze file -- file output_files/DeBounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1708717407257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708717407262 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_dff " "Found entity 2: my_dff" {  } { { "DeBounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/DeBounce.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708717407262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708717407262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_100_hz.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_100_hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_100_Hz " "Found entity 1: frequency_divider_100_Hz" {  } { { "frequency_divider_100_Hz.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/frequency_divider_100_Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708717407262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708717407262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_matrix " "Elaborating entity \"led_matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708717407291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_100_Hz frequency_divider_100_Hz:frequency_divider_100_Hz " "Elaborating entity \"frequency_divider_100_Hz\" for hierarchy \"frequency_divider_100_Hz:frequency_divider_100_Hz\"" {  } { { "led_matrix.v" "frequency_divider_100_Hz" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708717407291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_1_second frequency_divider_1_second:frequency_divider_1_second " "Elaborating entity \"frequency_divider_1_second\" for hierarchy \"frequency_divider_1_second:frequency_divider_1_second\"" {  } { { "led_matrix.v" "frequency_divider_1_second" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708717407306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:DeBounce " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:DeBounce\"" {  } { { "led_matrix.v" "DeBounce" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708717407320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff DeBounce:DeBounce\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"DeBounce:DeBounce\|my_dff:d0\"" {  } { { "DeBounce.v" "d0" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/DeBounce.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708717407323 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708717407323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1708717407323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "led_matrix.v" "display" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708717407340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out GND " "Pin \"clk_out\" is stuck at GND" {  } { { "led_matrix.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708717407922 "|led_matrix|clk_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1708717407922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708717408024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708717408423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708717408423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708717408491 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708717408491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708717408491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708717408491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708717408511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:43:28 2024 " "Processing ended: Fri Feb 23 16:43:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708717408511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708717408511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708717408511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708717408511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708717409907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708717409907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:43:29 2024 " "Processing started: Fri Feb 23 16:43:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708717409907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708717409907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off led_matrix -c led_matrix " "Command: quartus_fit --read_settings_files=off --write_settings_files=off led_matrix -c led_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708717409907 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708717409991 ""}
{ "Info" "0" "" "Project  = led_matrix" {  } {  } 0 0 "Project  = led_matrix" 0 0 "Fitter" 0 0 1708717409991 ""}
{ "Info" "0" "" "Revision = led_matrix" {  } {  } 0 0 "Revision = led_matrix" 0 0 "Fitter" 0 0 1708717409991 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1708717410041 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "led_matrix EP3C25F256C8 " "Selected device EP3C25F256C8 for design \"led_matrix\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708717410059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708717410100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708717410100 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708717410177 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708717410193 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C8 " "Device EP3C5F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708717410410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C8 " "Device EP3C10F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708717410410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C8 " "Device EP3C16F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708717410410 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708717410410 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708717410412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708717410412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708717410412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708717410412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708717410412 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708717410412 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708717410412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "led_matrix.sdc " "Synopsys Design Constraints File file not found: 'led_matrix.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708717411043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708717411043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708717411043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1708717411043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708717411043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_in~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708717411060 ""}  } { { "led_matrix.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708717411060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "Automatically promoted node frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708717411060 ""}  } { { "frequency_divider_100_Hz.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/frequency_divider_100_Hz.v" 9 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider_100_Hz:frequency_divider_100_Hz|slow_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708717411060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DeBounce:DeBounce\|pb_out  " "Automatically promoted node DeBounce:DeBounce\|pb_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708717411060 ""}  } { { "DeBounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/DeBounce.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DeBounce:DeBounce|pb_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708717411060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "Automatically promoted node frequency_divider_1_second:frequency_divider_1_second\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708717411060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DeBounce:DeBounce\|my_dff:d2\|Q " "Destination node DeBounce:DeBounce\|my_dff:d2\|Q" {  } { { "DeBounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/DeBounce.v" 25 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DeBounce:DeBounce|my_dff:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1708717411060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1708717411060 ""}  } { { "frequency_divider_1_second.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/frequency_divider_1_second.v" 9 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider_1_second:frequency_divider_1_second|slow_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708717411060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708717411208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708717411208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708717411208 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708717411222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708717411223 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708717411224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708717411224 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708717411224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708717411227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1708717411227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708717411227 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708717411244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708717412492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708717412576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708717412594 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708717413193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708717413193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708717413359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1708717414153 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708717414153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708717414929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1708717414929 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708717414929 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1708717414940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708717414976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708717415243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708717415276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708717415439 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708717415759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/output_files/led_matrix.fit.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/output_files/led_matrix.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708717416276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708717416573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:43:36 2024 " "Processing ended: Fri Feb 23 16:43:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708717416573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708717416573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708717416573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708717416573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708717417811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708717417811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:43:37 2024 " "Processing started: Fri Feb 23 16:43:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708717417811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708717417811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off led_matrix -c led_matrix " "Command: quartus_asm --read_settings_files=off --write_settings_files=off led_matrix -c led_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708717417811 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708717418741 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708717418788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708717419127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:43:39 2024 " "Processing ended: Fri Feb 23 16:43:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708717419127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708717419127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708717419127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708717419127 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708717419736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708717420525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708717420525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:43:40 2024 " "Processing started: Fri Feb 23 16:43:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708717420525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708717420525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta led_matrix -c led_matrix " "Command: quartus_sta led_matrix -c led_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708717420525 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1708717420609 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708717420742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1708717420791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1708717420791 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "led_matrix.sdc " "Synopsys Design Constraints File file not found: 'led_matrix.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1708717420942 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1708717420955 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " "create_clock -period 1.000 -name frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708717420957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708717420957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DeBounce:DeBounce\|my_dff:d1\|Q DeBounce:DeBounce\|my_dff:d1\|Q " "create_clock -period 1.000 -name DeBounce:DeBounce\|my_dff:d1\|Q DeBounce:DeBounce\|my_dff:d1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708717420957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_1_second:frequency_divider_1_second\|slow_clk frequency_divider_1_second:frequency_divider_1_second\|slow_clk " "create_clock -period 1.000 -name frequency_divider_1_second:frequency_divider_1_second\|slow_clk frequency_divider_1_second:frequency_divider_1_second\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708717420957 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708717420957 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1708717421092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421093 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1708717421093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1708717421093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708717421122 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708717421122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.655 " "Worst-case setup slack is -3.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.655            -217.965 clk_in  " "   -3.655            -217.965 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421             -14.614 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "   -1.421             -14.614 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166              -4.361 DeBounce:DeBounce\|my_dff:d1\|Q  " "   -1.166              -4.361 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "    0.040               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717421124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "    0.146               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 DeBounce:DeBounce\|my_dff:d1\|Q  " "    0.455               0.000 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "    0.455               0.000 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 clk_in  " "    0.623               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717421127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708717421132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708717421132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.142 clk_in  " "   -3.000            -101.142 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "   -1.487             -25.279 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DeBounce:DeBounce\|my_dff:d1\|Q  " "   -1.487              -7.435 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "   -1.487              -4.461 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717421140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1708717421232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1708717421243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1708717421692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708717421759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708717421759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.400 " "Worst-case setup slack is -3.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.400            -200.402 clk_in  " "   -3.400            -200.402 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234             -12.255 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "   -1.234             -12.255 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964              -3.462 DeBounce:DeBounce\|my_dff:d1\|Q  " "   -0.964              -3.462 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "    0.126               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717421759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "    0.176               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 DeBounce:DeBounce\|my_dff:d1\|Q  " "    0.403               0.000 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "    0.403               0.000 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 clk_in  " "    0.553               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717421774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708717421774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708717421790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.142 clk_in  " "   -3.000            -101.142 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "   -1.487             -25.279 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DeBounce:DeBounce\|my_dff:d1\|Q  " "   -1.487              -7.435 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "   -1.487              -4.461 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717421791 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1708717421907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708717421992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708717422007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708717422007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.908 " "Worst-case setup slack is -0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908             -51.826 clk_in  " "   -0.908             -51.826 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.035 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "   -0.030              -0.035 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 DeBounce:DeBounce\|my_dff:d1\|Q  " "    0.062               0.000 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "    0.248               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.003 " "Worst-case hold slack is 0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "    0.003               0.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 DeBounce:DeBounce\|my_dff:d1\|Q  " "    0.187               0.000 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "    0.187               0.000 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 clk_in  " "    0.254               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717422009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708717422024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708717422024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.872 clk_in  " "   -3.000             -72.872 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk  " "   -1.000             -17.000 frequency_divider_100_Hz:frequency_divider_100_Hz\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DeBounce:DeBounce\|my_dff:d1\|Q  " "   -1.000              -5.000 DeBounce:DeBounce\|my_dff:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk  " "   -1.000              -3.000 frequency_divider_1_second:frequency_divider_1_second\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708717422040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708717422040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1708717422292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1708717422292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708717422399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:43:42 2024 " "Processing ended: Fri Feb 23 16:43:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708717422399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708717422399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708717422399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708717422399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708717423718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708717423718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:43:43 2024 " "Processing started: Fri Feb 23 16:43:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708717423718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708717423718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off led_matrix -c led_matrix " "Command: quartus_eda --read_settings_files=off --write_settings_files=off led_matrix -c led_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708717423718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_matrix_8_1200mv_85c_slow.vo C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/ simulation " "Generated file led_matrix_8_1200mv_85c_slow.vo in folder \"C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708717424084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_matrix_8_1200mv_0c_slow.vo C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/ simulation " "Generated file led_matrix_8_1200mv_0c_slow.vo in folder \"C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708717424125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_matrix_min_1200mv_0c_fast.vo C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/ simulation " "Generated file led_matrix_min_1200mv_0c_fast.vo in folder \"C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708717424159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_matrix.vo C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/ simulation " "Generated file led_matrix.vo in folder \"C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708717424190 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_matrix_8_1200mv_85c_v_slow.sdo C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/ simulation " "Generated file led_matrix_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708717424225 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_matrix_8_1200mv_0c_v_slow.sdo C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/ simulation " "Generated file led_matrix_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708717424261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_matrix_min_1200mv_0c_v_fast.sdo C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/ simulation " "Generated file led_matrix_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708717424290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_matrix_v.sdo C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/ simulation " "Generated file led_matrix_v.sdo in folder \"C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708717424309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708717424373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:43:44 2024 " "Processing ended: Fri Feb 23 16:43:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708717424373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708717424373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708717424373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708717424373 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708717424982 ""}
