// Seed: 4111298763
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  task id_3;
    begin
      id_2 <= 1;
      id_1 <= 1;
      id_1 <= id_3;
      #1;
      id_3 = 1;
    end
  endtask
  type_5(
      1, id_0, id_1
  );
  assign id_1 = id_3;
  assign id_1 = 1;
  reg id_4 = 1'd0 && id_0;
  initial begin
    id_1 = id_4;
  end
endmodule
