// Seed: 1636093460
module module_0;
  wire id_2;
  assign module_2.type_17 = 0;
  assign module_1.type_0  = 0;
endmodule
module module_1 (
    input logic id_0,
    input wire id_1
    , id_5,
    input uwire id_2,
    output supply1 id_3
);
  always @(id_2) id_5 <= {1{id_0}};
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input wire id_1,
    output uwire id_2
    , id_15,
    input tri0 id_3,
    input supply0 id_4,
    output tri id_5,
    input uwire id_6,
    input wire id_7,
    input wand id_8,
    input tri id_9,
    output tri1 id_10,
    input tri1 id_11,
    output wand id_12,
    input uwire id_13
);
  assign id_15 = id_1;
  module_0 modCall_1 ();
endmodule
