
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002464                       # Number of seconds simulated
sim_ticks                                  2464226500                       # Number of ticks simulated
final_tick                                 2464226500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37285                       # Simulator instruction rate (inst/s)
host_op_rate                                    57780                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16471721                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                   149.60                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2193792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2244864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                250                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          20725368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         890255827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             910981194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     20725368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20725368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6492910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6492910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6492910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         20725368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        890255827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            917474104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000520288250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        250                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      250                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2244736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   14720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2244864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2464154000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35076                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  250                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     71.803487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.614582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    56.076135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29495     93.85%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1700      5.41%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           69      0.22%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      0.12%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      0.07%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      0.06%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.05%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.02%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31428                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2491.428571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    644.482199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7212.424309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           12     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.428571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.405344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11     78.57%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      7.14%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      7.14%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2193664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 20725367.574774477631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 890203883.449837088585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5973476.869922468439                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          250                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24458000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1874893750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9520419250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30649.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54696.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  38081677.00                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1241714250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1899351750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175370000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35402.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54152.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       910.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    910.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3676                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      69754.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    10.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                112604940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 59824380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125578320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1127520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            294928260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1923360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       203785830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4294080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        325599840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1216945410                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            493.844787                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1812465750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       858500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      36920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1354365000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11177750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     613940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    446965250                       # Time in different power states
system.mem_ctrls_1.actEnergy                111862380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59444880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124850040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  73080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            293613270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2794080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       202891500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5260800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        325614240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1213683150                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            492.520939                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1812957000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3081250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      36920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1354424500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     13698250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     611138250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    444964250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  529966                       # Number of BP lookups
system.cpu.branchPred.condPredicted            529966                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2628                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527265                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527265                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508110                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19155                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1730                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1949372                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13062                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439151                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            85                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17054                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4928454                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              42355                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5654572                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      529966                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509488                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4827287                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5356                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        151                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           345                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17009                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1022                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4872866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.803288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.074823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3328553     68.31%     68.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   248577      5.10%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    89884      1.84%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    94416      1.94%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    76794      1.58%     78.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75492      1.55%     80.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95370      1.96%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    91506      1.88%     84.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   772274     15.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4872866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.107532                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.147332                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   367063                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3402680                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    357205                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                743240                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2678                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8764664                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2678                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   520286                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2365777                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2811                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    840220                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1141094                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8754215                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                452190                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 459175                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1002                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23814                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16305870                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20147778                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13385631                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11357                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   128399                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3520788                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               533925                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15719                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1038                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              429                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8735151                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10123610                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               625                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           91126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       133616                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4872866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.077547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.916834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1503632     30.86%     30.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              591366     12.14%     42.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              859718     17.64%     60.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              839463     17.23%     77.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              537455     11.03%     88.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              263487      5.41%     94.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              155409      3.19%     97.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               83978      1.72%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               38358      0.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4872866                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7949      5.31%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%      5.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 141232     94.38%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   402      0.27%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               21      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2175      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8153048     80.53%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1158      0.01%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 144      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  370      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  784      0.01%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  920      0.01%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 592      0.01%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                204      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1949249     19.25%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13143      0.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1406      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            387      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10123610                       # Type of FU issued
system.cpu.iq.rate                           2.054115                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      149642                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014781                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25260496                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8816634                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8690041                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9857                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9758                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4424                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10266144                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4933                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2307                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        13653                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5964                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1420573                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2678                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   65209                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6304                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8735226                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                94                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                533925                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15719                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    660                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5429                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             42                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            701                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2648                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3349                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10118230                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1949347                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5380                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1962407                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518288                       # Number of branches executed
system.cpu.iew.exec_stores                      13060                       # Number of stores executed
system.cpu.iew.exec_rate                     2.053023                       # Inst execution rate
system.cpu.iew.wb_sent                        8695827                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8694465                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7637735                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14074943                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.764136                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.542648                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           91225                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2647                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4859141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.778936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.212234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3368917     69.33%     69.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       438892      9.03%     78.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18533      0.38%     78.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10803      0.22%     78.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6465      0.13%     79.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3564      0.07%     79.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1326      0.03%     79.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1032      0.02%     79.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009609     20.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4859141                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009609                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12584856                       # The number of ROB reads
system.cpu.rob.rob_writes                    17484544                       # The number of ROB writes
system.cpu.timesIdled                             490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.883568                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.883568                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.131775                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.131775                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16125375                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8161270                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6984                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3668                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5100414                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068050                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3003473                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1003.807423                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            497558                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.068406                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1003.807423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1569304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1569304                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        24712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           24712                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9324                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        34036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        34036                       # number of overall hits
system.cpu.dcache.overall_hits::total           34036                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       501406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        501406                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          431                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       501837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         501837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       501837                       # number of overall misses
system.cpu.dcache.overall_misses::total        501837                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9776163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9776163500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33179500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33179500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9809343000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9809343000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9809343000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9809343000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       535873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       535873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       535873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       535873                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.953030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.953030                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044182                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.936485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.936485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.936485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.936485                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19497.500030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19497.500030                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76982.598608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76982.598608                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19546.870797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19546.870797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19546.870797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19546.870797                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3928310                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            489535                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.024574                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          319                       # number of writebacks
system.cpu.dcache.writebacks::total               319                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4274                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4274                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4279                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4279                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       497132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       497132                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          426                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       497558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       497558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       497558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       497558                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9022828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9022828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32472000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32472000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9055300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9055300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9055300000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9055300000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.944906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.944906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.928500                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.928500                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.928500                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.928500                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18149.763041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18149.763041                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76225.352113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76225.352113                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18199.486291                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18199.486291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18199.486291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18199.486291                       # average overall mshr miss latency
system.cpu.dcache.replacements                 496534                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           689.722701                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16714                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.634568                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   689.722701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.673557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.673557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34828                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34828                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        15904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15904                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        15904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15904                       # number of overall hits
system.cpu.icache.overall_hits::total           15904                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1105                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1105                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1105                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1105                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1105                       # number of overall misses
system.cpu.icache.overall_misses::total          1105                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79955999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79955999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     79955999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79955999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79955999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79955999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17009                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064966                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064966                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064966                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72358.370136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72358.370136                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72358.370136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72358.370136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72358.370136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72358.370136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           84                       # number of writebacks
system.cpu.icache.writebacks::total                84                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          295                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          295                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          295                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          295                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          295                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          295                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          810                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          810                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62293499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62293499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62293499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62293499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62293499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62293499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047622                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047622                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047622                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047622                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047622                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047622                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76905.554321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76905.554321                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76905.554321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76905.554321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76905.554321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76905.554321                       # average overall mshr miss latency
system.cpu.icache.replacements                     84                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26051.649498                       # Cycle average of tags in use
system.l2.tags.total_refs                      994979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.346172                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.016729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       256.918938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25794.713831                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.787192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.795033                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32649                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7994933                       # Number of tag accesses
system.l2.tags.data_accesses                  7994933                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          319                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              319                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        463267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            463267                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               463280                       # number of demand (read+write) hits
system.l2.demand_hits::total                   463292                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              463280                       # number of overall hits
system.l2.overall_hits::total                  463292                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 413                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              798                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33865                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34278                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               798                       # number of overall misses
system.l2.overall_misses::.cpu.data             34278                       # number of overall misses
system.l2.overall_misses::total                 35076                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     31683500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31683500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60943500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60943500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3410255500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3410255500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     60943500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3441939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3502882500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60943500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3441939000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3502882500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       497132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        497132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           497558                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               498368                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          497558                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              498368                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.969484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969484                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985185                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068121                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.068892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070382                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.068892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070382                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76715.496368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76715.496368                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76370.300752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76370.300752                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100701.476451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100701.476451                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 76370.300752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100412.480308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99865.506329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76370.300752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100412.480308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99865.506329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 250                       # number of writebacks
system.l2.writebacks::total                       250                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            413                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33865                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35076                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35076                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27553500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27553500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3071605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3071605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     52963500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3099159000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3152122500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52963500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3099159000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3152122500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068121                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.068892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.068892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070382                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66715.496368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66715.496368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66370.300752                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66370.300752                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90701.476451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90701.476451                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66370.300752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90412.480308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89865.506329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66370.300752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90412.480308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89865.506329                       # average overall mshr miss latency
system.l2.replacements                           2333                       # number of replacements
system.membus.snoop_filter.tot_requests         36197                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34663                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          250                       # Transaction distribution
system.membus.trans_dist::CleanEvict              871                       # Transaction distribution
system.membus.trans_dist::ReadExReq               413                       # Transaction distribution
system.membus.trans_dist::ReadExResp              413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2260864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2260864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2260864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35076                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18598500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95269750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       994986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       496621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1211                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2464226500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            497942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           84                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          498298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             426                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           810                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       497132                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1491650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1493354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31864128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31921344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2333                       # Total snoops (count)
system.tol2bus.snoopTraffic                     16000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           500701                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002443                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 499480     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1219      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             500701                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          497896000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1215000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         746337000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            30.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
