Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/samue/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheOtter_tb_behav xil_defaultlib.CacheOtter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/samue/OneDrive/Desktop/CPE_333/CacheOtter/Sources/FiveStageOtter.sv:179]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_2986252900
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CacheFSM
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.BranchUnit
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.DataCacheFSM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataCache_default
Compiling module xil_defaultlib.CacheOtter
Compiling module xil_defaultlib.CacheOtter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheOtter_tb_behav
