strict digraph "" {
	node [label="\N"];
	"1494:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a38da7fd0>",
		def_var="['dma_out_cnt_is_zero']",
		fillcolor=deepskyblue,
		label="1494:AS
dma_out_cnt_is_zero = dma_out_cnt == 12'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dma_out_cnt']"];
}
