

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
b359dd4a17aa4427ee9b529ab104cefc  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=Reduction.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction "
Parsing file _cuobjdump_complete_output_8CGgnD
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: Reduction.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_j : hostFun 0x0x4062c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:79) @%p1 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x110 (_1.ptx:101) @%p2 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:107) @%p3 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:115) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:118) @%p4 bra $Lt_0_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:125) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b0 (_1.ptx:128) @%p5 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278 (_1.ptx:160) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x288 (_1.ptx:162) @%p6 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:172) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:204) @%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3d8 (_1.ptx:226) @%p2 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3f8 (_1.ptx:232) @%p3 bra $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420 (_1.ptx:240) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x438 (_1.ptx:243) @%p4 bra $Lt_1_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:250) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x478 (_1.ptx:253) @%p5 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:285) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x550 (_1.ptx:287) @%p6 bra $Lt_1_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:297) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_c7Tlnc"
Running: cat _ptx_c7Tlnc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_qvbsZL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_qvbsZL --output-file  /dev/null 2> _ptx_c7Tlncinfo"
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_j' : regs=14, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_j' : regs=11, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_c7Tlnc _ptx2_qvbsZL _ptx_c7Tlncinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_j : hostFun 0x0x406240, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test
Initializing host memory.
Running benchmark.
event update
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(44,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 147168 (ipc=294.3) sim_rate=49056 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 12:59:02 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(31,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(38,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 354976 (ipc=236.7) sim_rate=70995 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 12:59:04 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(17,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 449216 (ipc=224.6) sim_rate=74869 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:59:05 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(33,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 772480 (ipc=220.7) sim_rate=110354 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:59:06 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(32,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 998560 (ipc=221.9) sim_rate=124820 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:59:07 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(47,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(17,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1361472 (ipc=226.9) sim_rate=151274 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:59:08 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(47,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(40,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1678272 (ipc=239.8) sim_rate=167827 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:59:09 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7547,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7549,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7551,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7553,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7560,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7562,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7564,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7566,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7568,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7571,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7587,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7587,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7598,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7599,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7601,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7603,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7616,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7628,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7630,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7648,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7650,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7652,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7654,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7656,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7670,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7672,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7674,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7692,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7742,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7809,0), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(39,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8305,0), 2 CTAs running
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(44,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1974122 (ipc=232.2) sim_rate=179465 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:59:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8567,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8599,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8693,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8708,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8721,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8767,0), 1 CTAs running
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(56,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8807,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8847,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8862,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8882,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8898,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8911,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8930,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9001,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9005,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9037,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9124,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9155,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9160,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9163,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9177,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9202,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9230,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9240,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9264,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9266,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9283,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9295,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10550,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10652,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 4.

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 10653
gpu_sim_insn = 2148672
gpu_ipc =     201.6964
gpu_tot_sim_cycle = 10653
gpu_tot_sim_insn = 2148672
gpu_tot_ipc =     201.6964
gpu_tot_issued_cta = 64
gpu_stall_dramfull = 7325
gpu_stall_icnt2sh    = 37613
gpu_total_sim_rate=195333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37632
	L1I_total_cache_misses = 1766
	L1I_total_cache_miss_rate = 0.0469
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3775
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3918
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3921
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3989
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4106
	L1D_cache_core[5]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3700
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3878
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3850
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3710
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3938
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3929
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4004
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4015
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3933
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3978
	L1D_total_cache_accesses = 8256
	L1D_total_cache_misses = 8256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 58644
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.4412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58644
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35866
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1766
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 2207744
gpgpu_n_tot_w_icount = 68992
gpgpu_n_stall_shd_mem = 58644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 352320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58644
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:95400	W0_Idle:42784	W0_Scoreboard:78168	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:68608
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 400 
maxdqlatency = 0 
maxmflatency = 799 
averagemflatency = 356 
max_icnt2mem_latency = 312 
max_icnt2sh_latency = 10652 
mrq_lat_table:4891 	356 	373 	505 	636 	608 	503 	306 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	7518 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7214 	428 	229 	273 	208 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1210 	4837 	2118 	42 	0 	0 	0 	0 	0 	30 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        29        21        18        18        32        32        32        32        26        28        32        28        18        14 
dram[1]:        32        32        23        21        18        18        32        32        32        32        26        28        32        26        19        15 
dram[2]:        32        32        22        30        18        20        32        32        32        32        26        26        30        32        17        16 
dram[3]:        32        32        21        28        18        21        32        32        32        32        26        26        26        32        15        17 
dram[4]:        32        32        29        20        18        20        32        32        32        32        28        26        32        29        16        14 
dram[5]:        32        32        25        20        19        20        32        32        32        32        28        26        32        26        17        14 
maximum service time to same row:
dram[0]:      3059      2644      2882      2850      1749      1917      1850      1893      2044      1939      1914      1828      2212      2229      2276      2289 
dram[1]:      2256      2675      3053      2779      1705      1960      1877      1750      2091      2042      1991      1894      2213      2232      2275      2419 
dram[2]:      2644      2638      2934      2769      1913      1828      1819      1909      1938      2039      1794      2001      2216      2204      2279      2250 
dram[3]:      2629      2735      2759      3037      1706      1831      1746      1798      1963      2191      1856      1954      2222      2234      2293      2253 
dram[4]:      2700      2638      2830      2757      1818      1907      1942      1869      2038      1914      1960      1954      2225      2201      2322      2269 
dram[5]:      2675      2669      2910      2785      2024      1704      1858      1782      2035      2110      1937      1935      2226      2203      2268      2288 
average row accesses per activate:
dram[0]: 12.500000 32.000000 10.666667  4.000000 14.800000  8.222222 19.200001 19.200001 13.714286 10.666667  9.600000  9.600000 13.714286  4.571429  6.400000  3.428571 
dram[1]: 16.500000 32.000000  5.333333  8.000000 10.571428  8.222222 19.200001 13.714286  5.647059 19.200001  6.857143  6.000000  7.384615  6.857143  2.666667  4.800000 
dram[2]: 22.000000 32.000000  4.571429 16.000000  6.727273 15.200000 32.000000 19.200001 10.666667 13.714286  6.857143  8.000000  6.400000 10.666667  3.310345  8.000000 
dram[3]: 32.000000 32.000000 10.666667  8.000000 10.571428  8.444445 13.714286 13.714286 19.200001  4.571429  5.333333  8.000000  6.857143 13.714286  5.333333  4.800000 
dram[4]: 32.000000 32.000000  8.000000  4.571429 14.800000 10.857142 32.000000 19.200001 10.666667 13.714286 16.000000  6.000000 19.200001  8.727273  6.400000  3.428571 
dram[5]: 32.000000 32.000000  6.400000 10.666667 10.571428  8.444445 19.200001 10.666667  5.052631 19.200001  6.000000  5.647059  6.400000  4.571429  4.173913  4.173913 
average row locality = 8207/999 = 8.215216
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        66        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8201
bank skew: 96/64 = 1.50
chip skew: 1369/1366 = 1.00
number of total write accesses:
dram[0]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 6
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        498       320       318       314       310       318       377       391       343       317       318       302       327       332       336       320
dram[1]:        323       327       345       339       321       344       392       400       386       297       350       310       352       329       349       312
dram[2]:        276       379       311       383       316       352       366       430       319       355       316       333       327       376       338       367
dram[3]:        360       388       370       425       350       399       443       495       362       393       358       398       396       457       370       428
dram[4]:        435       361       472       362       407       358       529       440       446       312       458       351       487       391       474       365
dram[5]:        306       285       306       280       294       286       324       345       308       311       298       291       314       302       309       292
maximum mf latency per bank:
dram[0]:        432       464       445       518       586       521       635       585       599       481       558       488       455       492       510       540
dram[1]:        445       413       481       527       549       585       597       677       615       452       681       413       573       419       629       504
dram[2]:        362       456       450       541       469       516       487       680       450       506       453       503       486       527       586       626
dram[3]:        499       487       633       579       529       606       622       725       574       541       559       583       679       773       582       700
dram[4]:        562       483       616       591       599       701       710       799       628       467       645       577       651       725       777       735
dram[5]:        385       317       393       333       427       394       511       553       495       452       399       392       423       430       482       400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14061 n_nop=11011 n_act=161 n_pre=145 n_req=1375 n_rd=2738 n_write=6 bw_util=0.3903
n_activity=9632 dram_eff=0.5698
bk0: 138a 13355i bk1: 128a 13462i bk2: 128a 13167i bk3: 128a 12919i bk4: 148a 13245i bk5: 148a 12890i bk6: 192a 12710i bk7: 192a 12314i bk8: 192a 13266i bk9: 192a 13074i bk10: 192a 12946i bk11: 192a 12749i bk12: 192a 12950i bk13: 192a 12302i bk14: 192a 12295i bk15: 192a 11798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.85456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14061 n_nop=10967 n_act=189 n_pre=173 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3886
n_activity=9532 dram_eff=0.5732
bk0: 132a 13335i bk1: 128a 13376i bk2: 128a 12990i bk3: 128a 12951i bk4: 148a 12932i bk5: 148a 12724i bk6: 192a 12616i bk7: 192a 12044i bk8: 192a 12988i bk9: 192a 13146i bk10: 192a 12825i bk11: 192a 12728i bk12: 192a 12649i bk13: 192a 12503i bk14: 192a 11417i bk15: 192a 12029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.08861
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14061 n_nop=11033 n_act=154 n_pre=138 n_req=1368 n_rd=2736 n_write=0 bw_util=0.3892
n_activity=9249 dram_eff=0.5916
bk0: 132a 13489i bk1: 128a 13380i bk2: 128a 13067i bk3: 128a 12978i bk4: 148a 12825i bk5: 152a 12830i bk6: 192a 12559i bk7: 192a 12413i bk8: 192a 13263i bk9: 192a 13148i bk10: 192a 12837i bk11: 192a 12652i bk12: 192a 12494i bk13: 192a 12262i bk14: 192a 11429i bk15: 192a 12005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.49947
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14061 n_nop=11019 n_act=163 n_pre=147 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3886
n_activity=8922 dram_eff=0.6124
bk0: 128a 13332i bk1: 128a 13220i bk2: 128a 13053i bk3: 128a 12847i bk4: 148a 12847i bk5: 152a 12614i bk6: 192a 12209i bk7: 192a 11994i bk8: 192a 13321i bk9: 192a 12653i bk10: 192a 12357i bk11: 192a 12422i bk12: 192a 12342i bk13: 192a 12239i bk14: 192a 11817i bk15: 192a 11537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.3413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14061 n_nop=11059 n_act=143 n_pre=127 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3886
n_activity=9041 dram_eff=0.6044
bk0: 128a 13376i bk1: 128a 13234i bk2: 128a 12930i bk3: 128a 12630i bk4: 148a 12915i bk5: 152a 12382i bk6: 192a 12489i bk7: 192a 11896i bk8: 192a 13083i bk9: 192a 13062i bk10: 192a 12741i bk11: 192a 12403i bk12: 192a 12454i bk13: 192a 12046i bk14: 192a 11882i bk15: 192a 11373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.62976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14061 n_nop=10967 n_act=189 n_pre=173 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3886
n_activity=9805 dram_eff=0.5573
bk0: 128a 13421i bk1: 128a 13383i bk2: 128a 13267i bk3: 128a 13245i bk4: 148a 13295i bk5: 152a 13003i bk6: 192a 13066i bk7: 192a 12544i bk8: 192a 12925i bk9: 192a 13173i bk10: 192a 12821i bk11: 192a 12626i bk12: 192a 12767i bk13: 192a 12365i bk14: 192a 12212i bk15: 192a 12257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.0027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 791, Miss = 687, Miss_rate = 0.869, Pending_hits = 13, Reservation_fails = 538
L2_cache_bank[1]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 5, Reservation_fails = 205
L2_cache_bank[3]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 213
L2_cache_bank[4]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 183
L2_cache_bank[5]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 186
L2_cache_bank[6]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
L2_cache_bank[7]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
L2_cache_bank[8]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 154
L2_cache_bank[10]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59
L2_total_cache_accesses = 8361
L2_total_cache_misses = 8201
L2_total_cache_miss_rate = 0.9809
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 2772
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2010
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 557
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.257

icnt_total_pkts_mem_to_simt=41519
icnt_total_pkts_simt_to_mem=8425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.3906
	minimum = 6
	maximum = 202
Network latency average = 13.5334
	minimum = 6
	maximum = 202
Slowest packet = 1209
Flit latency average = 12.7545
	minimum = 6
	maximum = 202
Slowest flit = 2707
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.058137
	minimum = 0.0490942 (at node 0)
	maximum = 0.0742514 (at node 15)
Accepted packet rate average = 0.058137
	minimum = 0.0490942 (at node 0)
	maximum = 0.0742514 (at node 15)
Injected flit rate average = 0.173639
	minimum = 0.0494696 (at node 0)
	maximum = 0.34441 (at node 15)
Accepted flit rate average= 0.173639
	minimum = 0.0640195 (at node 16)
	maximum = 0.303952 (at node 1)
Injected packet length average = 2.98672
Accepted packet length average = 2.98672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3906 (1 samples)
	minimum = 6 (1 samples)
	maximum = 202 (1 samples)
Network latency average = 13.5334 (1 samples)
	minimum = 6 (1 samples)
	maximum = 202 (1 samples)
Flit latency average = 12.7545 (1 samples)
	minimum = 6 (1 samples)
	maximum = 202 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.058137 (1 samples)
	minimum = 0.0490942 (1 samples)
	maximum = 0.0742514 (1 samples)
Accepted packet rate average = 0.058137 (1 samples)
	minimum = 0.0490942 (1 samples)
	maximum = 0.0742514 (1 samples)
Injected flit rate average = 0.173639 (1 samples)
	minimum = 0.0494696 (1 samples)
	maximum = 0.34441 (1 samples)
Accepted flit rate average = 0.173639 (1 samples)
	minimum = 0.0640195 (1 samples)
	maximum = 0.303952 (1 samples)
Injected packet size average = 2.98672 (1 samples)
Accepted packet size average = 2.98672 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 195333 (inst/sec)
gpgpu_simulation_rate = 968 (cycle/sec)
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,10653)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,10653)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,10653)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,10653)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,10653)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,10653)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,10653)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,10653)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(18,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(47,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 11153  inst.: 2462528 (ipc=627.7) sim_rate=205210 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:59:11 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(28,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 12153  inst.: 2672480 (ipc=349.2) sim_rate=205575 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:59:12 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(19,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 13153  inst.: 2905888 (ipc=302.9) sim_rate=207563 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:59:13 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(58,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 14153  inst.: 3129888 (ipc=280.3) sim_rate=208659 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:59:14 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(36,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(51,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 15653  inst.: 3492800 (ipc=268.8) sim_rate=218300 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:59:15 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(18,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(23,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5639,10653), 3 CTAs running
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(10,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5739,10653), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5763,10653), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5775,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5778,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5780,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5824,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5850,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5865,10653), 3 CTAs running
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(23,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5883,10653), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5933,10653), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5954,10653), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 16653  inst.: 3855620 (ipc=284.5) sim_rate=226801 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:59:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6016,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6091,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6096,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6138,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6146,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6158,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6169,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6175,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6177,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6179,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6185,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6193,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6290,10653), 3 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(41,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6292,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6332,10653), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6340,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6376,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6419,10653), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(60,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7384,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7386,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7473,10653), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18153  inst.: 4104101 (ipc=260.7) sim_rate=228005 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:59:17 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(44,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7722,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7791,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7798,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7806,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7808,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7848,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7894,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7957,10653), 1 CTAs running
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(49,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8040,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8081,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8083,10653), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8173,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8216,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8260,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8326,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8362,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8373,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8384,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8392,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8439,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8442,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8445,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8450,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8530,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8550,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8567,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8605,10653), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8641,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8724,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8860,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8894,10653), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 8.

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 8895
gpu_sim_insn = 2148672
gpu_ipc =     241.5595
gpu_tot_sim_cycle = 19548
gpu_tot_sim_insn = 4297344
gpu_tot_ipc =     219.8355
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 14830
gpu_stall_icnt2sh    = 70983
gpu_total_sim_rate=238741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75264
	L1I_total_cache_misses = 1766
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7753
	L1D_cache_core[1]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7921
	L1D_cache_core[2]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8012
	L1D_cache_core[3]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8037
	L1D_cache_core[4]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8017
	L1D_cache_core[5]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7827
	L1D_cache_core[6]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7994
	L1D_cache_core[7]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7847
	L1D_cache_core[8]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7870
	L1D_cache_core[9]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7884
	L1D_cache_core[10]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7785
	L1D_cache_core[11]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7880
	L1D_cache_core[12]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7897
	L1D_cache_core[13]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7812
	L1D_cache_core[14]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7895
	L1D_total_cache_accesses = 16512
	L1D_total_cache_misses = 16512
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 118431
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 2176
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2206
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 118431
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1696
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73498
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1766
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 
gpgpu_n_tot_thrd_icount = 4415488
gpgpu_n_tot_w_icount = 137984
gpgpu_n_stall_shd_mem = 118431
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 704640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 65664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:193987	W0_Idle:68953	W0_Scoreboard:138866	W1:768	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:137216
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2228224 {136:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 400 
maxdqlatency = 0 
maxmflatency = 893 
averagemflatency = 356 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 19547 
mrq_lat_table:9580 	678 	742 	1010 	1206 	1268 	1230 	529 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	203 	14781 	1543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13960 	783 	715 	696 	425 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2621 	9868 	3856 	54 	0 	0 	0 	0 	0 	30 	35 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        30        21        18        18        32        32        32        32        26        28        32        28        18        14 
dram[1]:        32        32        27        21        18        18        32        32        32        32        26        28        32        26        19        19 
dram[2]:        32        32        22        30        18        20        32        32        32        32        26        26        30        32        17        16 
dram[3]:        32        32        21        28        18        21        32        32        32        32        26        26        26        32        16        17 
dram[4]:        32        32        30        20        18        20        32        32        32        32        28        26        32        29        16        14 
dram[5]:        32        32        27        21        19        20        32        32        32        32        28        26        32        26        17        15 
maximum service time to same row:
dram[0]:      3059      2644      2882      2850      2210      2363      1850      1893      2044      1939      1914      1828      2212      2229      2276      2289 
dram[1]:      2256      2675      3053      2779      2672      2548      1877      2243      2091      2042      1991      1894      2213      2232      2275      2419 
dram[2]:      2644      2638      2934      2769      2575      2172      1819      1909      1938      2039      1794      2001      2216      2204      2279      2250 
dram[3]:      2629      2735      2759      3037      2547      2303      1746      1844      1963      2191      1856      1954      2222      2234      2293      2253 
dram[4]:      2700      2638      2830      2757      2211      2084      1942      1869      2038      1914      1960      1954      2225      2201      2322      2269 
dram[5]:      2675      2669      2910      2785      2322      2566      1858      1782      2035      2110      1939      1935      2226      2203      2268      2288 
average row accesses per activate:
dram[0]: 13.454545 31.250000 12.800000  4.884615 14.800000 10.571428 23.875000 19.000000  7.600000  6.620690  8.000000  9.600000 15.916667  5.000000  6.129032  4.085106 
dram[1]: 21.166666 30.750000  5.818182  7.875000 12.333333 10.500000 19.100000 16.000000  4.775000 13.571428  8.000000  7.958333  7.269231  5.843750  3.490909  6.400000 
dram[2]: 25.600000 31.500000  6.250000 15.875000  9.250000 12.500000 23.750000 24.000000  5.757576  9.600000  8.727273  8.727273  6.821429 13.571428  4.173913  7.074074 
dram[3]: 30.750000 31.500000  9.071428  7.111111 12.250000 10.857142 13.571428 13.714286  8.636364  4.750000  7.916667  9.600000  6.266667  8.590909  6.366667  5.052631 
dram[4]: 31.750000 31.250000 10.666667  4.500000 12.166667 12.666667 31.833334 15.916667  7.640000  6.333333 12.000000  8.000000 23.750000  7.958333  7.074074  4.085106 
dram[5]: 31.250000 30.250000  5.818182 12.700000 12.333333 10.714286 19.100000  9.500000  4.775000 10.666667  7.384615  7.640000  7.958333  4.972973  5.052631  4.897436 
average row locality = 16282/1907 = 8.538018
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       134       125       128       127       148       148       191       190       190       192       192       192       191       190       190       192 
dram[1]:       127       123       128       126       148       147       191       192       191       190       192       191       189       187       192       192 
dram[2]:       128       126       125       127       148       150       190       192       190       192       192       192       191       190       192       191 
dram[3]:       123       126       127       128       147       152       190       192       190       190       190       192       188       189       191       192 
dram[4]:       127       125       128       126       146       152       191       191       191       190       192       192       190       191       191       192 
dram[5]:       125       121       128       127       148       150       191       190       191       192       192       191       191       184       192       191 
total reads: 16268
bank skew: 192/121 = 1.59
chip skew: 2720/2704 = 1.01
number of total write accesses:
dram[0]:        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 14
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        460       326       313       318       300       315       366       399       337       308       317       305       330       330       331       322
dram[1]:        313       357       320       355       303       345       372       419       344       314       327       327       336       357       318       317
dram[2]:        334       432       344       432       331       380       403       488       333       398       330       389       365       459       360       408
dram[3]:        339       359       335       376       322       351       391       438       326       350       320       360       353       405       333       370
dram[4]:        381       360       413       350       368       348       467       434       406       322       414       345       437       386       414       344
dram[5]:        393       311       401       299       343       307       424       376       376       311       394       317       431       337       356       301
maximum mf latency per bank:
dram[0]:        464       464       445       518       586       521       635       701       599       481       558       488       489       573       538       621
dram[1]:        445       498       481       576       549       585       597       677       615       489       681       501       573       554       629       587
dram[2]:        445       615       533       677       505       628       568       893       471       657       472       683       567       770       673       761
dram[3]:        499       487       633       579       529       606       622       725       574       541       559       583       679       773       582       700
dram[4]:        562       483       616       591       599       701       710       799       628       467       645       577       651       725       777       735
dram[5]:        635       466       697       501       672       555       712       653       623       452       741       482       779       566       765       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25802 n_nop=19724 n_act=319 n_pre=303 n_req=2734 n_rd=5440 n_write=16 bw_util=0.4229
n_activity=18940 dram_eff=0.5761
bk0: 268a 24141i bk1: 250a 24517i bk2: 256a 23972i bk3: 254a 23660i bk4: 296a 24170i bk5: 296a 23369i bk6: 382a 23199i bk7: 380a 22256i bk8: 380a 23875i bk9: 384a 23486i bk10: 384a 23375i bk11: 384a 23224i bk12: 382a 23380i bk13: 380a 22245i bk14: 380a 22267i bk15: 384a 21733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.03868
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25802 n_nop=19724 n_act=341 n_pre=325 n_req=2706 n_rd=5412 n_write=0 bw_util=0.4195
n_activity=18857 dram_eff=0.574
bk0: 254a 24445i bk1: 246a 24370i bk2: 256a 23776i bk3: 252a 23627i bk4: 296a 23864i bk5: 294a 23433i bk6: 382a 22973i bk7: 384a 21746i bk8: 382a 23500i bk9: 380a 23887i bk10: 384a 23301i bk11: 382a 23130i bk12: 378a 22829i bk13: 374a 22398i bk14: 384a 21524i bk15: 384a 22203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.1427
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25802 n_nop=19800 n_act=293 n_pre=277 n_req=2716 n_rd=5432 n_write=0 bw_util=0.4211
n_activity=18089 dram_eff=0.6006
bk0: 256a 24684i bk1: 252a 24411i bk2: 250a 23887i bk3: 254a 23762i bk4: 296a 23474i bk5: 300a 23345i bk6: 380a 22573i bk7: 384a 22288i bk8: 380a 23498i bk9: 384a 23403i bk10: 384a 23290i bk11: 384a 22842i bk12: 382a 22415i bk13: 380a 22162i bk14: 384a 21005i bk15: 382a 21381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.47779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25802 n_nop=19764 n_act=320 n_pre=304 n_req=2707 n_rd=5414 n_write=0 bw_util=0.4197
n_activity=18140 dram_eff=0.5969
bk0: 246a 24559i bk1: 252a 24375i bk2: 254a 23902i bk3: 256a 23362i bk4: 294a 23830i bk5: 304a 23253i bk6: 380a 22452i bk7: 384a 21961i bk8: 380a 23895i bk9: 380a 23132i bk10: 380a 23098i bk11: 384a 22836i bk12: 376a 22575i bk13: 378a 22268i bk14: 382a 22027i bk15: 384a 21566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.67704
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25802 n_nop=19806 n_act=291 n_pre=275 n_req=2715 n_rd=5430 n_write=0 bw_util=0.4209
n_activity=18178 dram_eff=0.5974
bk0: 254a 24537i bk1: 250a 24370i bk2: 256a 23930i bk3: 252a 23314i bk4: 292a 23566i bk5: 304a 22947i bk6: 382a 22643i bk7: 382a 21481i bk8: 382a 23524i bk9: 380a 23264i bk10: 384a 22934i bk11: 384a 22473i bk12: 380a 22623i bk13: 382a 21620i bk14: 382a 21657i bk15: 384a 21070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.35544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25802 n_nop=19724 n_act=343 n_pre=327 n_req=2704 n_rd=5408 n_write=0 bw_util=0.4192
n_activity=18884 dram_eff=0.5728
bk0: 250a 24616i bk1: 242a 24575i bk2: 256a 23918i bk3: 254a 24060i bk4: 296a 23902i bk5: 300a 23649i bk6: 382a 23114i bk7: 380a 22279i bk8: 382a 23205i bk9: 384a 23525i bk10: 384a 22722i bk11: 382a 22627i bk12: 382a 22373i bk13: 368a 21912i bk14: 384a 22070i bk15: 382a 22128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.09592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1537, Miss = 1364, Miss_rate = 0.887, Pending_hits = 17, Reservation_fails = 654
L2_cache_bank[1]: Access = 1364, Miss = 1356, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 76
L2_cache_bank[2]: Access = 1394, Miss = 1358, Miss_rate = 0.974, Pending_hits = 5, Reservation_fails = 296
L2_cache_bank[3]: Access = 1364, Miss = 1348, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 266
L2_cache_bank[4]: Access = 1394, Miss = 1356, Miss_rate = 0.973, Pending_hits = 6, Reservation_fails = 274
L2_cache_bank[5]: Access = 1368, Miss = 1360, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 1355
L2_cache_bank[6]: Access = 1364, Miss = 1346, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 199
L2_cache_bank[7]: Access = 1368, Miss = 1361, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 500
L2_cache_bank[8]: Access = 1364, Miss = 1356, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 930
L2_cache_bank[9]: Access = 1368, Miss = 1359, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 225
L2_cache_bank[10]: Access = 1364, Miss = 1358, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 589
L2_cache_bank[11]: Access = 1368, Miss = 1346, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 116
L2_total_cache_accesses = 16617
L2_total_cache_misses = 16268
L2_total_cache_miss_rate = 0.9790
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 5480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4718
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 557
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.277

icnt_total_pkts_mem_to_simt=82543
icnt_total_pkts_simt_to_mem=16745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9069
	minimum = 6
	maximum = 239
Network latency average = 14.1621
	minimum = 6
	maximum = 239
Slowest packet = 23064
Flit latency average = 12.6405
	minimum = 6
	maximum = 239
Slowest flit = 68090
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0687527
	minimum = 0.0580101 (at node 0)
	maximum = 0.0838673 (at node 15)
Accepted packet rate average = 0.0687527
	minimum = 0.0580101 (at node 0)
	maximum = 0.0838673 (at node 15)
Injected flit rate average = 0.205459
	minimum = 0.0584598 (at node 0)
	maximum = 0.390556 (at node 15)
Accepted flit rate average= 0.205459
	minimum = 0.0766723 (at node 16)
	maximum = 0.360315 (at node 5)
Injected packet length average = 2.98837
Accepted packet length average = 2.98837
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6488 (2 samples)
	minimum = 6 (2 samples)
	maximum = 220.5 (2 samples)
Network latency average = 13.8478 (2 samples)
	minimum = 6 (2 samples)
	maximum = 220.5 (2 samples)
Flit latency average = 12.6975 (2 samples)
	minimum = 6 (2 samples)
	maximum = 220.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0634449 (2 samples)
	minimum = 0.0535521 (2 samples)
	maximum = 0.0790594 (2 samples)
Accepted packet rate average = 0.0634449 (2 samples)
	minimum = 0.0535521 (2 samples)
	maximum = 0.0790594 (2 samples)
Injected flit rate average = 0.189549 (2 samples)
	minimum = 0.0539647 (2 samples)
	maximum = 0.367483 (2 samples)
Accepted flit rate average = 0.189549 (2 samples)
	minimum = 0.0703459 (2 samples)
	maximum = 0.332133 (2 samples)
Injected packet size average = 2.98762 (2 samples)
Accepted packet size average = 2.98762 (2 samples)
Hops average = 1 (2 samples)
