--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml mult_ieee754.twx mult_ieee754.ncd
-o mult_ieee754.twr mult_ieee754.pcf

Design file:              mult_ieee754.ncd
Physical constraint file: mult_ieee754.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
op1<0>      |    1.271(R)|    0.020(R)|clk_BUFGP         |   0.000|
op1<1>      |    1.489(R)|   -0.154(R)|clk_BUFGP         |   0.000|
op1<2>      |    1.248(R)|    0.048(R)|clk_BUFGP         |   0.000|
op1<3>      |    0.923(R)|    0.308(R)|clk_BUFGP         |   0.000|
op1<4>      |    1.232(R)|    0.066(R)|clk_BUFGP         |   0.000|
op1<5>      |    1.178(R)|    0.109(R)|clk_BUFGP         |   0.000|
op1<6>      |    0.283(R)|    0.828(R)|clk_BUFGP         |   0.000|
op1<7>      |    0.790(R)|    0.423(R)|clk_BUFGP         |   0.000|
op1<8>      |    1.470(R)|   -0.124(R)|clk_BUFGP         |   0.000|
op1<9>      |    0.902(R)|    0.330(R)|clk_BUFGP         |   0.000|
op1<10>     |    1.483(R)|   -0.189(R)|clk_BUFGP         |   0.000|
op1<11>     |    1.446(R)|   -0.159(R)|clk_BUFGP         |   0.000|
op1<12>     |    1.511(R)|   -0.222(R)|clk_BUFGP         |   0.000|
op1<13>     |    1.460(R)|   -0.181(R)|clk_BUFGP         |   0.000|
op1<14>     |    1.249(R)|   -0.012(R)|clk_BUFGP         |   0.000|
op1<15>     |    1.472(R)|   -0.190(R)|clk_BUFGP         |   0.000|
op1<16>     |    1.767(R)|   -0.415(R)|clk_BUFGP         |   0.000|
op1<17>     |    1.442(R)|   -0.155(R)|clk_BUFGP         |   0.000|
op1<18>     |    0.902(R)|    0.289(R)|clk_BUFGP         |   0.000|
op1<19>     |    1.956(R)|   -0.554(R)|clk_BUFGP         |   0.000|
op1<20>     |    1.985(R)|   -0.569(R)|clk_BUFGP         |   0.000|
op1<21>     |    0.840(R)|    0.348(R)|clk_BUFGP         |   0.000|
op1<22>     |    1.117(R)|    0.122(R)|clk_BUFGP         |   0.000|
op1<23>     |    2.068(R)|   -0.658(R)|clk_BUFGP         |   0.000|
op1<24>     |    1.998(R)|   -0.602(R)|clk_BUFGP         |   0.000|
op1<25>     |    1.969(R)|   -0.566(R)|clk_BUFGP         |   0.000|
op1<26>     |    1.843(R)|   -0.465(R)|clk_BUFGP         |   0.000|
op1<27>     |    1.119(R)|    0.154(R)|clk_BUFGP         |   0.000|
op1<28>     |    0.694(R)|    0.494(R)|clk_BUFGP         |   0.000|
op1<29>     |    0.939(R)|    0.299(R)|clk_BUFGP         |   0.000|
op1<30>     |    0.533(R)|    0.623(R)|clk_BUFGP         |   0.000|
op1<31>     |    1.567(R)|   -0.205(R)|clk_BUFGP         |   0.000|
op2<0>      |    0.589(R)|    0.576(R)|clk_BUFGP         |   0.000|
op2<1>      |    0.538(R)|    0.617(R)|clk_BUFGP         |   0.000|
op2<2>      |    0.422(R)|    0.664(R)|clk_BUFGP         |   0.000|
op2<3>      |    0.679(R)|    0.459(R)|clk_BUFGP         |   0.000|
op2<4>      |    0.502(R)|    0.585(R)|clk_BUFGP         |   0.000|
op2<5>      |    0.677(R)|    0.446(R)|clk_BUFGP         |   0.000|
op2<6>      |    0.726(R)|    0.408(R)|clk_BUFGP         |   0.000|
op2<7>      |    0.675(R)|    0.449(R)|clk_BUFGP         |   0.000|
op2<8>      |    0.621(R)|    0.493(R)|clk_BUFGP         |   0.000|
op2<9>      |    0.546(R)|    0.553(R)|clk_BUFGP         |   0.000|
op2<10>     |    0.672(R)|    0.452(R)|clk_BUFGP         |   0.000|
op2<11>     |    0.299(R)|    0.751(R)|clk_BUFGP         |   0.000|
op2<12>     |    0.897(R)|    0.272(R)|clk_BUFGP         |   0.000|
op2<13>     |    0.847(R)|    0.312(R)|clk_BUFGP         |   0.000|
op2<14>     |    0.900(R)|    0.269(R)|clk_BUFGP         |   0.000|
op2<15>     |    0.548(R)|    0.551(R)|clk_BUFGP         |   0.000|
op2<16>     |    0.625(R)|    0.488(R)|clk_BUFGP         |   0.000|
op2<17>     |    0.550(R)|    0.548(R)|clk_BUFGP         |   0.000|
op2<18>     |    1.036(R)|    0.159(R)|clk_BUFGP         |   0.000|
op2<19>     |    0.734(R)|    0.400(R)|clk_BUFGP         |   0.000|
op2<20>     |    0.766(R)|    0.374(R)|clk_BUFGP         |   0.000|
op2<21>     |    0.715(R)|    0.415(R)|clk_BUFGP         |   0.000|
op2<22>     |    1.228(R)|    0.018(R)|clk_BUFGP         |   0.000|
op2<23>     |    1.184(R)|    0.102(R)|clk_BUFGP         |   0.000|
op2<24>     |    1.207(R)|    0.083(R)|clk_BUFGP         |   0.000|
op2<25>     |    1.899(R)|   -0.471(R)|clk_BUFGP         |   0.000|
op2<26>     |    1.289(R)|    0.017(R)|clk_BUFGP         |   0.000|
op2<27>     |    1.452(R)|   -0.132(R)|clk_BUFGP         |   0.000|
op2<28>     |    1.558(R)|   -0.216(R)|clk_BUFGP         |   0.000|
op2<29>     |    2.166(R)|   -0.694(R)|clk_BUFGP         |   0.000|
op2<30>     |    1.802(R)|   -0.403(R)|clk_BUFGP         |   0.000|
op2<31>     |    1.608(R)|   -0.245(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
fin         |    6.512(R)|clk_BUFGP         |   0.000|
res<0>      |    9.377(R)|clk_BUFGP         |   0.000|
res<1>      |    8.645(R)|clk_BUFGP         |   0.000|
res<2>      |    8.518(R)|clk_BUFGP         |   0.000|
res<3>      |    8.494(R)|clk_BUFGP         |   0.000|
res<4>      |    8.513(R)|clk_BUFGP         |   0.000|
res<5>      |    8.337(R)|clk_BUFGP         |   0.000|
res<6>      |    8.221(R)|clk_BUFGP         |   0.000|
res<7>      |    8.773(R)|clk_BUFGP         |   0.000|
res<8>      |    9.003(R)|clk_BUFGP         |   0.000|
res<9>      |    8.955(R)|clk_BUFGP         |   0.000|
res<10>     |    8.695(R)|clk_BUFGP         |   0.000|
res<11>     |    8.357(R)|clk_BUFGP         |   0.000|
res<12>     |    8.786(R)|clk_BUFGP         |   0.000|
res<13>     |    8.370(R)|clk_BUFGP         |   0.000|
res<14>     |    8.467(R)|clk_BUFGP         |   0.000|
res<15>     |    8.353(R)|clk_BUFGP         |   0.000|
res<16>     |    8.615(R)|clk_BUFGP         |   0.000|
res<17>     |    8.699(R)|clk_BUFGP         |   0.000|
res<18>     |    8.375(R)|clk_BUFGP         |   0.000|
res<19>     |    8.329(R)|clk_BUFGP         |   0.000|
res<20>     |    8.793(R)|clk_BUFGP         |   0.000|
res<21>     |    8.044(R)|clk_BUFGP         |   0.000|
res<22>     |    8.629(R)|clk_BUFGP         |   0.000|
res<23>     |    8.512(R)|clk_BUFGP         |   0.000|
res<24>     |    8.949(R)|clk_BUFGP         |   0.000|
res<25>     |    8.811(R)|clk_BUFGP         |   0.000|
res<26>     |    8.633(R)|clk_BUFGP         |   0.000|
res<27>     |    8.985(R)|clk_BUFGP         |   0.000|
res<28>     |    8.638(R)|clk_BUFGP         |   0.000|
res<29>     |    9.340(R)|clk_BUFGP         |   0.000|
res<30>     |    8.712(R)|clk_BUFGP         |   0.000|
res<31>     |    8.329(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.119|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 16 13:28:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



