Title: 10 Things I didnt know about VHDL
Date: 2016-08-20
Category: VHDL, Digital Design
Authors: habeebq

I know the title sounds like a Buzzfeed article...and number 7 will blow your mind!

But yeah, the more I read code, the more I see interesting ways people write code.
Some are good, some are bad, but mostly you come across these because some tool fails
to parse or synthesize the code. Tools are getting better as we report bugs, and vendors
are indeed improving things, but the VHDL LRM certainly allows for a lot of ambiguity.

1. Generate statements


2. Declarations within Generate statements


3. Optional parameters in functions

