$comment
	File created using the following command:
		vcd file deToBin.msim.vcd -direction
$end
$date
	Tue Sep 19 20:36:43 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fourbit_rippleCarryAdder_vlg_vec_tst $end
$var reg 1 ! pin_name1 $end
$var reg 1 " X0 $end
$var reg 1 # X1 $end
$var reg 1 $ X2 $end
$var reg 1 % X3 $end
$var reg 1 & Y0 $end
$var reg 1 ' Y1 $end
$var reg 1 ( Y2 $end
$var reg 1 ) Y3 $end
$var wire 1 * Cout $end
$var wire 1 + S0 $end
$var wire 1 , S1 $end
$var wire 1 - S2 $end
$var wire 1 . S3 $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 Y0~input_o $end
$var wire 1 7 X0~input_o $end
$var wire 1 8 pin_name1~input_o $end
$var wire 1 9 inst|inst1|inst2~combout $end
$var wire 1 : Y1~input_o $end
$var wire 1 ; X1~input_o $end
$var wire 1 < inst1|inst1|inst2~combout $end
$var wire 1 = Y2~input_o $end
$var wire 1 > inst1|inst2~combout $end
$var wire 1 ? X2~input_o $end
$var wire 1 @ inst2|inst1|inst2~combout $end
$var wire 1 A X3~input_o $end
$var wire 1 B Y3~input_o $end
$var wire 1 C inst3|inst1|inst2~combout $end
$var wire 1 D inst3|inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
0&
1'
0(
0)
0*
0+
0,
1-
1.
0/
10
x1
12
13
14
05
06
07
08
09
1:
1;
0<
0=
1>
0?
1@
1A
0B
1C
0D
$end
#30000
0%
0#
0'
0A
0;
0:
0>
0C
0.
0@
0-
#70000
1)
1(
1&
1'
1B
1=
16
1:
1<
19
1C
1@
1-
1.
1+
1,
#120000
0)
0(
0&
0'
0B
0=
06
0:
0<
09
0C
0@
0-
0.
0+
0,
#170000
1"
1%
1)
1(
1&
17
1A
1B
1=
16
1<
1D
1@
1-
1*
1,
#200000
0"
0%
0)
0(
0&
07
0A
0B
0=
06
0<
0D
0@
0-
0*
0,
#1000000
