[WARNING]: DELITE_NUM_THREADS undefined, defaulting to 1
Executing with 1 thread(s)
FPGA PID is 97971

Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8192 to 8194 Kbytes.

Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-7_Full64; Runtime version K-2015.09-SP2-7_Full64;  Jun  4 21:20 2021
[SIM] Sim process started!
[SIM] VPD Waveforms DISABLED
[SIM] VCD Waveforms DISABLED
Sent cmd id 1 payload 1. Echoed cmd id 1 payload 1
Connection successful!
== Loading device model file '/home/philpfef/spatial/gen/SHA_PREPROCESSING_LARGE_DATA/verilog/DRAMSim2/ini/DDR3_micron_32M_8B_x4_sg125.ini' == 
== Loading system model file '/home/philpfef/spatial/gen/SHA_PREPROCESSING_LARGE_DATA/verilog/DRAMSim2/spatial.dram.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
[SIM] MALLOC(1024), returning 1000 - 1400 (0x7fa712359000 - 0x7fa712359400)
[SIM] MALLOC(32), returning 2000 - 2020 (0x7fa712358000 - 0x7fa712358020)
Total bytes written: 636
[SIM] Received memcpy request to 0x1000 (0x7fa712359000), size 636
Total bytes read: 636
writing vis file to /home/philpfef/spatial/gen/SHA_PREPROCESSING_LARGE_DATA/verilog/DRAMSim2/results/dramSimVCS/DDR3_micron_32M_8B_x4_sg125/4GB.4Ch.2R.scheme7.open_page.4096TQ.4096CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
	10000 cycles elapsed
Design ran for 11920 cycles, status = 1
 ******* Non-debug regs *******
	R0: 00000001 (00000001)
	R1: 00000001 (00000001)
	R2: 00001000 (00004096)
	R3: 00002000 (00008192)
	R4: 0000027c (00000636)
	R5: 00002e8d (00011917)
	R6: 00000001 (00000001)
	R7: 00001e80 (00007808)
	R8: 00000001 (00000001)
	R9: 00001e7b (00007803)
	R10: 00000001 (00000001)
	R11: 0000000f (00000015)
	R12: 00000003 (00000003)
	R13: 0000046c (00001132)
	R14: 00000003 (00000003)
	R15: 00000015 (00000021)
	R16: 00000003 (00000003)
	R17: 00000000 (00000000)
	R18: 00000000 (00000000)
	R19: 00000460 (00001120)
	R20: 00000003 (00000003)
	R21: 0000001b (00000027)
	R22: 00000003 (00000003)
	R23: 00000000 (00000000)
	R24: 00000015 (00000021)
	R25: 00000436 (00001078)
	R26: 00000003 (00000003)
	R27: 00000000 (00000000)
	R28: 000001f3 (00000499)
	R29: 000019ef (00006639)
	R30: 00000003 (00000003)
	R31: 0000000f (00000015)
	R32: 00000003 (00000003)
	R33: 0000094b (00002379)
	R34: 00000003 (00000003)
	R35: 0000093c (00002364)
	R36: 00000003 (00000003)
	R37: 0000092d (00002349)
	R38: 00000003 (00000003)
	R39: 0000061e (00001566)
	R40: 00000002 (00000002)
	R41: 0000061e (00001566)
	R42: 00000002 (00000002)
	R43: 0000061e (00001566)
	R44: 00000002 (00000002)
	R45: 00001083 (00004227)
	R46: 00000003 (00000003)
	R47: 0000003c (00000060)
	R48: 0000000c (00000012)
	R49: 00001011 (00004113)
	R50: 0000000c (00000012)
	R51: 00000fdb (00004059)
	R52: 0000000a (00000010)
	R53: 0000003c (00000060)
	R54: 0000000a (00000010)
	R55: 00000f6d (00003949)
	R56: 0000000a (00000010)
	R57: 00000f42 (00003906)
	R58: 00000009 (00000009)
	R59: 00000036 (00000054)
	R60: 00000009 (00000009)
	R61: 00000dd1 (00003537)
	R62: 00000009 (00000009)
	R63: 0000006c (00000108)
	R64: 00000009 (00000009)
	R65: 0000003f (00000063)
	R66: 00000009 (00000009)
	R67: 00000036 (00000054)
	R68: 00000009 (00000009)
	R69: 00000048 (00000072)
	R70: 00000009 (00000009)
	R71: 00000000 (00000000)
	R72: 00000000 (00000000)
	R73: 00000048 (00000072)
	R74: 00000009 (00000009)
	R75: 0000003f (00000063)
	R76: 00000009 (00000009)
	R77: 00000003 (00000003)
	R78: 00000001 (00000001)
	R79: 00000006 (00000006)
	R80: 00000002 (00000002)
	R81: 00000004 (00000004)
	R82: 00000001 (00000001)
	R83: 00000005 (00000005)
	R84: 00000001 (00000001)
	R85: 000000fb (00000251)
	R86: 00000001 (00000001)
	R87: 000000f6 (00000246)
	R88: 00000001 (00000001)
	R89: 00000007 (00000007)
	R90: 00000001 (00000001)
	R91: 00000000 (00000000)
	R92: 00000000 (00000000)
	R93: 000000f2 (00000242)
	R94: 00000001 (00000001)
	R95: 00000009 (00000009)
	R96: 00000001 (00000001)
	R97: 00000000 (00000000)
	R98: 00000007 (00000007)
	R99: 000000e4 (00000228)
	R100: 00000001 (00000001)
	R101: 00000000 (00000000)
	R102: 000000a3 (00000163)
	R103: 00000004 (00000004)
	R104: 00000001 (00000001)
	R105: 0000000e (00000014)
	R106: 00000001 (00000001)
	R107: 00000009 (00000009)
	R108: 00000001 (00000001)
	R109: 00000004 (00000004)
	R110: 00000001 (00000001)
	R111: 0000052e (00001326)
	R112: 00000001 (00000001)
	R113: 00000529 (00001321)
	R114: 00000001 (00000001)
	R115: 00000525 (00001317)
	R116: 00000001 (00000001)
	R117: 00000355 (00000853)
	R118: 00000001 (00000001)
	R119: 00000350 (00000848)
	R120: 00000001 (00000001)
	R121: 00000006 (00000006)
	R122: 00000001 (00000001)
	R123: 00000189 (00000393)
	R124: 00000001 (00000001)
	R125: 00000041 (00000065)
	R126: 00000001 (00000001)
	R127: 00000007 (00000007)
	R128: 00000001 (00000001)
	R129: 0000003c (00000060)
	R130: 00000001 (00000001)
	R131: 00000000 (00000000)
	R132: 00000000 (00000000)
	R133: 00000006 (00000006)
	R134: 00000001 (00000001)
	R135: 00000008 (00000008)
	R136: 00000001 (00000001)
	R137: 00000000 (00000000)
	R138: 00000000 (00000000)
	R139: 00000008 (00000008)
	R140: 00000001 (00000001)
	R141: 00000005 (00000005)
	R142: 00000001 (00000001)
	R143: 00000006 (00000006)
	R144: 00000001 (00000001)
	R145: 00000006 (00000006)
	R146: 00000001 (00000001)
	R147: 00000006 (00000006)
	R148: 00000001 (00000001)
	R149: 00000006 (00000006)
	R150: 00000001 (00000001)
	R151: 00000006 (00000006)
	R152: 00000001 (00000001)
	R153: 00000006 (00000006)
	R154: 00000001 (00000001)
	R155: 00000006 (00000006)
	R156: 00000001 (00000001)
	R157: 00000006 (00000006)
	R158: 00000001 (00000001)
	R159: 00000355 (00000853)
	R160: 00000001 (00000001)
	R161: 00000350 (00000848)
	R162: 00000001 (00000001)
	R163: 00000006 (00000006)
	R164: 00000001 (00000001)
	R165: 00000189 (00000393)
	R166: 00000001 (00000001)
	R167: 00000007 (00000007)
	R168: 00000001 (00000001)
	R169: 000003a6 (00000934)
	R170: 00000001 (00000001)
	R171: 00000018 (00000024)
	R172: 00000004 (00000004)
	R173: 00000010 (00000016)
	R174: 00000004 (00000004)
	R175: 0000003c (00000060)
	R176: 00000003 (00000003)
	R177: 00000018 (00000024)
	R178: 00000004 (00000004)
	R179: 00000010 (00000016)
	R180: 00000004 (00000004)
	R181: 0000003c (00000060)
	R182: 00000003 (00000003)
	R183: 00000018 (00000024)
	R184: 00000004 (00000004)
	R185: 00000010 (00000016)
	R186: 00000004 (00000004)
	R187: 0000003c (00000060)
	R188: 00000003 (00000003)
	R189: 00000018 (00000024)
	R190: 00000004 (00000004)
	R191: 00000010 (00000016)
	R192: 00000004 (00000004)
	R193: 0000003c (00000060)
	R194: 00000003 (00000003)
	R195: 00000018 (00000024)
	R196: 00000004 (00000004)
	R197: 00000010 (00000016)
	R198: 00000004 (00000004)
	R199: 0000003c (00000060)
	R200: 00000003 (00000003)
	R201: 00000018 (00000024)
	R202: 00000004 (00000004)
	R203: 00000010 (00000016)
	R204: 00000004 (00000004)
	R205: 0000003c (00000060)
	R206: 00000003 (00000003)
	R207: 00000018 (00000024)
	R208: 00000004 (00000004)
	R209: 00000010 (00000016)
	R210: 00000004 (00000004)
	R211: 0000003c (00000060)
	R212: 00000003 (00000003)
	R213: 00000018 (00000024)
	R214: 00000004 (00000004)
	R215: 00000010 (00000016)
	R216: 00000004 (00000004)
	R217: 0000003c (00000060)
	R218: 00000003 (00000003)
	R219: 00000010 (00000016)
	R220: 00000004 (00000004)
	R221: 000000f2 (00000242)
	R222: 00000001 (00000001)
	R223: 000000ee (00000238)
	R224: 00000001 (00000001)
	R225: 0000004f (00000079)
	R226: 00000001 (00000001)
	R227: 00000004 (00000004)
	R228: 00000001 (00000001)
	R229: 00000000 (00000000)
	R230: 00000000 (00000000)
	R231: 00000046 (00000070)
	R232: 00000001 (00000001)
	R233: 00000001 (00000001)
	R234: 00000000 (00000000)
	R235: 0000009a (00000154)
	R236: 00000001 (00000001)
	R237: 00000000 (00000000)
	R238: 00000098 (00000152)
Allocate mem of size 1024 at 0x1000
Allocate mem of size 32 at 0x2000
Hashing: 0100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a1 (len: 636)
Kernel done, test run time = 2 ms
ArgIns: , ArgIOs:636
  x4365 - 11917 (11917 / 1) [1 iters/parent execution]
    x4357 - 7808 (7808 / 1) [1 iters/parent execution]
      x3010 - 7803 (7803 / 1) [1 iters/parent execution]
        x2075 - 5 (15 / 3) [3 iters/parent execution]
        x2143 - 377 (1132 / 3) [3 iters/parent execution]
          x2095 - 7 (21 / 3) [1 iters/parent execution] <# stalled: 0, #idle: 0>
          x2142 - 373 (1120 / 3) [1 iters/parent execution]
            x2108 - 9 (27 / 3) [1 iters/parent execution] <# stalled: 0, #idle: 21>
            x2141 - 359 (1078 / 3) [1 iters/parent execution] <# stalled: 0, #idle: 499>
        x3009 - 2213 (6639 / 3) [3 iters/parent execution]
          x2156 - 5 (15 / 3) [1 iters/parent execution]
          x2717 - 793 (2379 / 3) [1 iters/parent execution]
            x2716 - 788 (2364 / 3) [1 iters/parent execution]
              x2310 - 783 (2349 / 3) [1 iters/parent execution]
              x2445 - 783 (1566 / 2) [0 iters/parent execution]
              x2580 - 783 (1566 / 2) [0 iters/parent execution]
              x2715 - 783 (1566 / 2) [0 iters/parent execution]
          x3008 - 1409 (4227 / 3) [1 iters/parent execution]
            x2735 - 5 (60 / 12) [4 iters/parent execution]
            x3007 - 342 (4113 / 12) [4 iters/parent execution]
              x3005 - 405 (4059 / 10) [0 iters/parent execution]
                x2757 - 6 (60 / 10) [1 iters/parent execution]
                x3003 - 394 (3949 / 10) [1 iters/parent execution]
                  x4356 - 434 (3906 / 9) [0 iters/parent execution]
                    x2794 - 6 (54 / 9) [1 iters/parent execution]
                    x2866 - 393 (3537 / 9) [1 iters/parent execution]
                    x4355 - 12 (108 / 9) [1 iters/parent execution]
                      x2969 - 7 (63 / 9) [1 iters/parent execution]
                      x2980 - 6 (54 / 9) [1 iters/parent execution]
                    x2992 - 8 (72 / 9) [1 iters/parent execution]
                      x2990 - 0 (0 / 0) [0 iters/parent execution]
                      x2991 - 8 (72 / 9) [1 iters/parent execution]
                    x2999 - 7 (63 / 9) [1 iters/parent execution]
                  x3002 - 3 (3 / 1) [0 iters/parent execution]
              x3006 - 3 (6 / 2) [0 iters/parent execution]
      x3016 - 4 (4 / 1) [1 iters/parent execution]
    x3023 - 5 (5 / 1) [1 iters/parent execution]
    x4358 - 251 (251 / 1) [1 iters/parent execution]
      x3078 - 246 (246 / 1) [1 iters/parent execution]
        x3044 - 7 (7 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 0>
        x3077 - 242 (242 / 1) [1 iters/parent execution]
          x3057 - 9 (9 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 7>
          x3076 - 228 (228 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 163>
      x3084 - 4 (4 / 1) [1 iters/parent execution]
    x4359 - 14 (14 / 1) [1 iters/parent execution]
      x3100 - 9 (9 / 1) [1 iters/parent execution]
      x3110 - 4 (4 / 1) [1 iters/parent execution]
    x4363 - 1326 (1326 / 1) [1 iters/parent execution]
      x3438 - 1321 (1321 / 1) [1 iters/parent execution]
        x4362 - 1317 (1317 / 1) [1 iters/parent execution]
          x4360 - 853 (853 / 1) [1 iters/parent execution]
            x3226 - 848 (848 / 1) [1 iters/parent execution]
            x3260 - 6 (6 / 1) [1 iters/parent execution]
          x3330 - 393 (393 / 1) [1 iters/parent execution]
          x4361 - 65 (65 / 1) [1 iters/parent execution]
            x3424 - 7 (7 / 1) [1 iters/parent execution]
            x3434 - 60 (60 / 1) [1 iters/parent execution]
        x3437 - 0 (0 / 0) [0 iters/parent execution]
      x3455 - 6 (6 / 1) [1 iters/parent execution]
    x3465 - 8 (8 / 1) [1 iters/parent execution]
      x3463 - 0 (0 / 0) [0 iters/parent execution]
      x3464 - 8 (8 / 1) [1 iters/parent execution]
    x3470 - 5 (5 / 1) [1 iters/parent execution]
    x3480 - 6 (6 / 1) [1 iters/parent execution]
    x3491 - 6 (6 / 1) [1 iters/parent execution]
    x3502 - 6 (6 / 1) [1 iters/parent execution]
    x3513 - 6 (6 / 1) [1 iters/parent execution]
    x3523 - 6 (6 / 1) [1 iters/parent execution]
    x3534 - 6 (6 / 1) [1 iters/parent execution]
    x3545 - 6 (6 / 1) [1 iters/parent execution]
    x3556 - 6 (6 / 1) [1 iters/parent execution]
    x4364 - 853 (853 / 1) [1 iters/parent execution]
      x3659 - 848 (848 / 1) [1 iters/parent execution]
      x3692 - 6 (6 / 1) [1 iters/parent execution]
    x3760 - 393 (393 / 1) [1 iters/parent execution]
    x3845 - 7 (7 / 1) [1 iters/parent execution]
    x4203 - 934 (934 / 1) [1 iters/parent execution]
      x3858 - 6 (24 / 4) [4 iters/parent execution]
      x3862 - 4 (16 / 4) [4 iters/parent execution]
      x3871 - 20 (60 / 3) [3 iters/parent execution]
      x3901 - 6 (24 / 4) [4 iters/parent execution]
      x3905 - 4 (16 / 4) [4 iters/parent execution]
      x3914 - 20 (60 / 3) [3 iters/parent execution]
      x3945 - 6 (24 / 4) [4 iters/parent execution]
      x3949 - 4 (16 / 4) [4 iters/parent execution]
      x3958 - 20 (60 / 3) [3 iters/parent execution]
      x3989 - 6 (24 / 4) [4 iters/parent execution]
      x3993 - 4 (16 / 4) [4 iters/parent execution]
      x4002 - 20 (60 / 3) [3 iters/parent execution]
      x4033 - 6 (24 / 4) [4 iters/parent execution]
      x4037 - 4 (16 / 4) [4 iters/parent execution]
      x4046 - 20 (60 / 3) [3 iters/parent execution]
      x4077 - 6 (24 / 4) [4 iters/parent execution]
      x4081 - 4 (16 / 4) [4 iters/parent execution]
      x4090 - 20 (60 / 3) [3 iters/parent execution]
      x4121 - 6 (24 / 4) [4 iters/parent execution]
      x4125 - 4 (16 / 4) [4 iters/parent execution]
      x4134 - 20 (60 / 3) [3 iters/parent execution]
      x4165 - 6 (24 / 4) [4 iters/parent execution]
      x4169 - 4 (16 / 4) [4 iters/parent execution]
      x4178 - 20 (60 / 3) [3 iters/parent execution]
      x4202 - 4 (16 / 4) [4 iters/parent execution]
    x4236 - 242 (242 / 1) [1 iters/parent execution]
      x4235 - 238 (238 / 1) [1 iters/parent execution]
        x4230 - 79 (79 / 1) [1 iters/parent execution]
          x4215 - 4 (4 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 0>
          x4229 - 70 (70 / 1) [1 iters/parent execution] <# stalled: 1, #idle: 0>
        x4234 - 154 (154 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 152>
Total bytes written: 32
Total bytes read: 32
[SIM] FIN received, terminating
Expected: 
148 93 186 114 177 232 120 47 124 31 183 235 146 229 123 17 101 125 120 255 103 220 141 14 89 46 1 145 99 181 252 84 
Got: 
148 93 186 114 177 232 120 47 124 31 183 235 146 229 123 17 101 125 120 255 103 220 141 14 89 46 1 145 99 181 252 84 
PASS: true (SHA PREPROCESS LARGE DATA)
$finish called from file "Top-harness.sv", line 964.
$finish at simulation time             25776000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 25776000 ps
CPU Time:      1.770 seconds;       Data structure size:   3.3Mb
Fri Jun  4 21:20:47 2021
Received SIGHUP (signal 1), exiting.
Realistic DRAM Simulation
