!!!!    2    0    1 1648520184  Vd300                                         
! IPG: rev 09.20p  Mon Mar 21 20:04:08 2022
disconnect all
connect s to "FPGA_CPLD1_SPI_SCK" ;  a to "FPGA_CPLD1_SPI_SCK"
connect i to "SRT_FPGA_CPLD1_SPI_SCK" ;  b to "SRT_FPGA_CPLD1_SPI_SCK"
!B!resistor 33, 25.15, 10.00, re2, ar200m ,sa,sb,ed,en
resistor 33,40.0,20.00,re2,ar200m,sa,sb,ed,en
! "r326" test.
