--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise
C:/Users/Andre/Desktop/carpeta_arquitectura/Assembler_arch/gpc/gpc.ise
-intstyle ise -e 3 -s 4 -xml schematic schematic.ncd -o schematic.twr
schematic.pcf -ucf Constraints.ucf

Design file:              schematic.ncd
Physical constraint file: schematic.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.26 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mainClk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;

 325 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.432ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mainClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mainClk        |    4.432|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 325 paths, 0 nets, and 51 connections

Design statistics:
   Minimum period:   4.432ns   (Maximum frequency: 225.632MHz)


Analysis completed Thu Feb 28 11:35:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 131 MB



