// Seed: 2598478557
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input supply0 id_2,
    input wire id_3,
    input wire id_4
);
  bit id_6;
  always @(posedge id_6) begin : LABEL_0
    $clog2(60);
    ;
  end
  wire id_7;
  assign module_1.id_12 = 0;
  id_8 :
  assert property (@(id_3) -1)
  else id_6 <= id_6;
  assign id_1 = -1;
  parameter id_9 = -1 & -1;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd46
) (
    input wor _id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    output wand id_8,
    input wor id_9,
    input tri id_10,
    output uwire id_11,
    output supply0 id_12,
    output supply0 id_13,
    input supply1 id_14
);
  logic id_16, id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_5,
      id_10
  );
  logic [1 : id_0] id_18;
endmodule
