module top_module (
  input a,
  input b,
  output q
);
  and gate (a, b, q);
endmodule
