#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 02 16:18:22 2016
# Process ID: 14796
# Current directory: C:/Projects/Casioproject/Casio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7612 C:\Projects\Casioproject\Casio\Casio.xpr
# Log file: C:/Projects/Casioproject/Casio/vivado.log
# Journal file: C:/Projects/Casioproject/Casio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Casioproject/Casio/Casio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Projects/Casio' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Projects/Casioproject/Casio/Casio.cache/ip', nor could it be found using path 'C:/Projects/Casio/Casio.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Casio_processing_system7_0_0' generated file not found 'c:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/ip/Casio_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Casio_processing_system7_0_0' generated file not found 'c:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/ip/Casio_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 834.094 ; gain = 162.547
launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/Casio.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Casio> from BD file <C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/Casio.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 878.688 ; gain = 42.289
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
delete_bd_objs [get_bd_cells axi_intc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
set_property location {1 57 232} [get_bd_cells axi_timer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timebase_wdt:3.0 axi_timebase_wdt_0
endgroup
delete_bd_objs [get_bd_cells axi_timebase_wdt_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_timer_0/S_AXI]
</axi_timer_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x42800000 [ 64K ]>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 86 414} [get_bd_cells xlconcat_0]
set_property location {2 163 409} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
set_property location {1 213 385} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_timer_0_interrupt]
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins axi_gpio_0/ip2intc_irpt]
set_property location {4 1293 140} [get_bd_cells axi_timer_0]
save_bd_design
Wrote  : <C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/Casio.bd> 
reset_run synth_1
reset_run Casio_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/hdl/Casio.v
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/hdl/Casio_wrapper.v
Wrote  : <C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/Casio.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] Casio_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/hw_handoff/Casio.hwh
Generated Block Design Tcl file C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/hw_handoff/Casio_bd.tcl
Generated Hardware Definition File C:/Projects/Casioproject/Casio/Casio.srcs/sources_1/bd/Casio/hdl/Casio.hwdef
[Wed Nov 02 17:00:35 2016] Launched Casio_axi_gpio_0_1_synth_1, Casio_processing_system7_0_0_synth_1, Casio_axi_gpio_0_0_synth_1, Casio_xbar_0_synth_1, Casio_rst_ps7_0_100M_0_synth_1, Casio_axi_timer_0_0_synth_1, Casio_xlconcat_0_0_synth_1, Casio_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
Casio_axi_gpio_0_1_synth_1: C:/Projects/Casioproject/Casio/Casio.runs/Casio_axi_gpio_0_1_synth_1/runme.log
Casio_processing_system7_0_0_synth_1: C:/Projects/Casioproject/Casio/Casio.runs/Casio_processing_system7_0_0_synth_1/runme.log
Casio_axi_gpio_0_0_synth_1: C:/Projects/Casioproject/Casio/Casio.runs/Casio_axi_gpio_0_0_synth_1/runme.log
Casio_xbar_0_synth_1: C:/Projects/Casioproject/Casio/Casio.runs/Casio_xbar_0_synth_1/runme.log
Casio_rst_ps7_0_100M_0_synth_1: C:/Projects/Casioproject/Casio/Casio.runs/Casio_rst_ps7_0_100M_0_synth_1/runme.log
Casio_axi_timer_0_0_synth_1: C:/Projects/Casioproject/Casio/Casio.runs/Casio_axi_timer_0_0_synth_1/runme.log
Casio_xlconcat_0_0_synth_1: C:/Projects/Casioproject/Casio/Casio.runs/Casio_xlconcat_0_0_synth_1/runme.log
Casio_auto_pc_0_synth_1: C:/Projects/Casioproject/Casio/Casio.runs/Casio_auto_pc_0_synth_1/runme.log
synth_1: C:/Projects/Casioproject/Casio/Casio.runs/synth_1/runme.log
[Wed Nov 02 17:00:35 2016] Launched impl_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/Casio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1124.211 ; gain = 69.590
open_run impl_1
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_i/axi_gpio_0/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio.runs/impl_1/.Xil/Vivado-15636-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_i/axi_gpio_0/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio.runs/impl_1/.Xil/Vivado-15636-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5837]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_i/axi_gpio_0/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio.runs/impl_1/.Xil/Vivado-15636-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5844]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_i/axi_gpio_0/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio.runs/impl_1/.Xil/Vivado-15636-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5851]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_i/axi_gpio_1/gpio_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio.runs/impl_1/.Xil/Vivado-15636-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_i/axi_gpio_1/gpio_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio.runs/impl_1/.Xil/Vivado-15636-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3860]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_i/axi_gpio_1/gpio_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio.runs/impl_1/.Xil/Vivado-15636-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3867]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_i/axi_gpio_1/gpio_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio.runs/impl_1/.Xil/Vivado-15636-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3874]
Parsing XDC File [C:/Projects/Casioproject/Casio/.Xil/Vivado-14796-Thinkpad/dcp/Casio_wrapper_early.xdc]
Finished Parsing XDC File [C:/Projects/Casioproject/Casio/.Xil/Vivado-14796-Thinkpad/dcp/Casio_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1440.504 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1440.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.770 ; gain = 293.984
file copy -force C:/Projects/Casioproject/Casio/Casio.runs/impl_1/Casio_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf

file copy -force C:/Projects/Casioproject/Casio/Casio.runs/impl_1/Casio_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf

launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Casioproject/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio.sdk/Casio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
create_project Led_test C:/Projects/Led_test -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "first_zync_system"
Wrote  : <C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/first_zync_system.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
set_property location {6.5 1454 23} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( 4 LEDs ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /leds_4bits /axi_gpio_0/GPIO
set_property location {2 919 243} [get_bd_cells processing_system7_0]
set_property location {2 1187 -26} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1478 228} [get_bd_cells axi_gpio_0]
set_property location {1416 -70} [get_bd_intf_ports FIXED_IO]
set_property location {1435 -98} [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1435 -98} [get_bd_intf_ports FIXED_IO]'
undo
INFO: [Common 17-17] undo 'set_property location {1416 -70} [get_bd_intf_ports FIXED_IO]'
set_property location {3 1450 233} [get_bd_cells axi_gpio_0]
regenerate_bd_layout
set_property location {3 811 338} [get_bd_cells axi_gpio_0]
regenerate_bd_layout
startgroup
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_0/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
validate_bd_design
save_bd_design
Wrote  : <C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/first_zync_system.bd> 
Wrote  : <C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/ui/bd_ded9b6cb.ui> 
make_wrapper -files [get_files C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/first_zync_system.bd] -top
INFO: [BD 41-1662] The design 'first_zync_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hdl/first_zync_system.vhd
VHDL Output written to : C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hdl/first_zync_system_wrapper.vhd
add_files -norecurse C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hdl/first_zync_system_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'first_zync_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hdl/first_zync_system.vhd
VHDL Output written to : C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hdl/first_zync_system_wrapper.vhd
WARNING: [xilinx.com:ip:processing_system7:5.5-1] first_zync_system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hw_handoff/first_zync_system.hwh
Generated Block Design Tcl file C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hw_handoff/first_zync_system_bd.tcl
Generated Hardware Definition File C:/Projects/Led_test/Led_test.srcs/sources_1/bd/first_zync_system/hdl/first_zync_system.hwdef
[Wed Nov 02 21:46:37 2016] Launched first_zync_system_axi_gpio_0_0_synth_1, first_zync_system_processing_system7_0_0_synth_1, first_zync_system_auto_pc_0_synth_1, first_zync_system_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
first_zync_system_axi_gpio_0_0_synth_1: C:/Projects/Led_test/Led_test.runs/first_zync_system_axi_gpio_0_0_synth_1/runme.log
first_zync_system_processing_system7_0_0_synth_1: C:/Projects/Led_test/Led_test.runs/first_zync_system_processing_system7_0_0_synth_1/runme.log
first_zync_system_auto_pc_0_synth_1: C:/Projects/Led_test/Led_test.runs/first_zync_system_auto_pc_0_synth_1/runme.log
first_zync_system_rst_ps7_0_100M_0_synth_1: C:/Projects/Led_test/Led_test.runs/first_zync_system_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: C:/Projects/Led_test/Led_test.runs/synth_1/runme.log
[Wed Nov 02 21:46:37 2016] Launched impl_1...
Run output will be captured here: C:/Projects/Led_test/Led_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2055.055 ; gain = 53.848
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'first_zync_system_i/axi_gpio_0/gpio_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Led_test/Led_test.runs/impl_1/.Xil/Vivado-11420-Thinkpad/dcp_3/first_zync_system_axi_gpio_0_0.edf:3853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'first_zync_system_i/axi_gpio_0/gpio_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Led_test/Led_test.runs/impl_1/.Xil/Vivado-11420-Thinkpad/dcp_3/first_zync_system_axi_gpio_0_0.edf:3860]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'first_zync_system_i/axi_gpio_0/gpio_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Led_test/Led_test.runs/impl_1/.Xil/Vivado-11420-Thinkpad/dcp_3/first_zync_system_axi_gpio_0_0.edf:3867]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'first_zync_system_i/axi_gpio_0/gpio_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Led_test/Led_test.runs/impl_1/.Xil/Vivado-11420-Thinkpad/dcp_3/first_zync_system_axi_gpio_0_0.edf:3874]
Parsing XDC File [C:/Projects/Casioproject/Casio/.Xil/Vivado-14796-Thinkpad/dcp/first_zync_system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Projects/Casioproject/Casio/.Xil/Vivado-14796-Thinkpad/dcp/first_zync_system_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 2056.789 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 2056.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2086.914 ; gain = 31.859
file mkdir C:/Projects/Led_test/Led_test.sdk
file copy -force C:/Projects/Led_test/Led_test.runs/impl_1/first_zync_system_wrapper.sysdef C:/Projects/Led_test/Led_test.sdk/first_zync_system_wrapper.hdf

launch_sdk -workspace C:/Projects/Led_test/Led_test.sdk -hwspec C:/Projects/Led_test/Led_test.sdk/first_zync_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Led_test/Led_test.sdk -hwspec C:/Projects/Led_test/Led_test.sdk/first_zync_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 02 22:19:18 2016...
