Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 17 09:39:19 2022
| Host         : PTO0705 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cerrojo_timing_summary_routed.rpt -pb cerrojo_timing_summary_routed.pb -rpx cerrojo_timing_summary_routed.rpx -warn_on_violation
| Design       : cerrojo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.354        0.000                      0                   65        0.242        0.000                      0                   65        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.354        0.000                      0                   65        0.242        0.000                      0                   65        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.890ns (26.060%)  route 2.525ns (73.940%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  mod_conv_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           0.807     6.478    mod_conv_debouncer/count_reg[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  mod_conv_debouncer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.948     7.549    mod_conv_debouncer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.673 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.839    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.963 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.604     8.567    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.511    14.852    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.922    mod_conv_debouncer/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.890ns (26.060%)  route 2.525ns (73.940%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  mod_conv_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           0.807     6.478    mod_conv_debouncer/count_reg[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  mod_conv_debouncer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.948     7.549    mod_conv_debouncer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.673 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.839    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.963 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.604     8.567    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.511    14.852    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.922    mod_conv_debouncer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.890ns (26.060%)  route 2.525ns (73.940%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  mod_conv_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           0.807     6.478    mod_conv_debouncer/count_reg[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  mod_conv_debouncer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.948     7.549    mod_conv_debouncer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.673 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.839    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.963 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.604     8.567    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.511    14.852    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.922    mod_conv_debouncer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.890ns (26.060%)  route 2.525ns (73.940%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  mod_conv_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           0.807     6.478    mod_conv_debouncer/count_reg[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  mod_conv_debouncer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.948     7.549    mod_conv_debouncer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.673 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.839    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.963 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.604     8.567    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.511    14.852    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.922    mod_conv_debouncer/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.890ns (26.499%)  route 2.469ns (73.501%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  mod_conv_debouncer/count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.620    mod_conv_debouncer/count_reg[10]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.744 r  mod_conv_debouncer/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.796     7.540    mod_conv_debouncer/FSM_sequential_state[1]_i_6_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.664 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.830    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.555     8.509    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.513    14.854    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.924    mod_conv_debouncer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.890ns (26.499%)  route 2.469ns (73.501%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  mod_conv_debouncer/count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.620    mod_conv_debouncer/count_reg[10]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.744 r  mod_conv_debouncer/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.796     7.540    mod_conv_debouncer/FSM_sequential_state[1]_i_6_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.664 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.830    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.555     8.509    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.513    14.854    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.924    mod_conv_debouncer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.890ns (26.499%)  route 2.469ns (73.501%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  mod_conv_debouncer/count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.620    mod_conv_debouncer/count_reg[10]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.744 r  mod_conv_debouncer/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.796     7.540    mod_conv_debouncer/FSM_sequential_state[1]_i_6_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.664 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.830    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.555     8.509    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.513    14.854    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.924    mod_conv_debouncer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.890ns (26.499%)  route 2.469ns (73.501%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  mod_conv_debouncer/count_reg[10]/Q
                         net (fo=2, routed)           0.951     6.620    mod_conv_debouncer/count_reg[10]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.744 r  mod_conv_debouncer/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.796     7.540    mod_conv_debouncer/FSM_sequential_state[1]_i_6_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.664 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.830    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.954 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.555     8.509    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.513    14.854    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.924    mod_conv_debouncer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.890ns (26.659%)  route 2.448ns (73.341%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  mod_conv_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           0.807     6.478    mod_conv_debouncer/count_reg[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  mod_conv_debouncer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.948     7.549    mod_conv_debouncer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.673 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.839    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.963 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.527     8.491    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  mod_conv_debouncer/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    mod_conv_debouncer/CLK
    SLICE_X64Y20         FDCE                                         r  mod_conv_debouncer/count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.919    mod_conv_debouncer/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 mod_conv_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.890ns (26.659%)  route 2.448ns (73.341%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  mod_conv_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           0.807     6.478    mod_conv_debouncer/count_reg[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  mod_conv_debouncer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.948     7.549    mod_conv_debouncer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.673 f  mod_conv_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.166     7.839    mod_conv_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.963 r  mod_conv_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.527     8.491    mod_conv_debouncer/count[0]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  mod_conv_debouncer/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    mod_conv_debouncer/CLK
    SLICE_X64Y20         FDCE                                         r  mod_conv_debouncer/count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.919    mod_conv_debouncer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mod_conv_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.722%)  route 0.137ns (35.278%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    mod_conv_debouncer/CLK
    SLICE_X65Y16         FDCE                                         r  mod_conv_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mod_conv_debouncer/XSync_reg/Q
                         net (fo=28, routed)          0.137     1.751    mod_conv_debouncer/XSync
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.796 r  mod_conv_debouncer/count[4]_i_4/O
                         net (fo=1, routed)           0.000     1.796    mod_conv_debouncer/count[4]_i_4_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.862 r  mod_conv_debouncer/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.862    mod_conv_debouncer/count_reg[4]_i_1_n_6
    SLICE_X64Y16         FDCE                                         r  mod_conv_debouncer/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     1.986    mod_conv_debouncer/CLK
    SLICE_X64Y16         FDCE                                         r  mod_conv_debouncer/count_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.134     1.620    mod_conv_debouncer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  FSM_onehot_estado_reg[2]/Q
                         net (fo=6, routed)           0.168     1.781    FSM_onehot_estado_reg_n_0_[2]
    SLICE_X63Y17         LUT2 (Prop_lut2_I0_O)        0.042     1.823 r  FSM_onehot_estado[3]_i_2/O
                         net (fo=1, routed)           0.000     1.823    FSM_onehot_estado[3]_i_2_n_0
    SLICE_X63Y17         FDRE                                         r  FSM_onehot_estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  FSM_onehot_estado_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.107     1.579    FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mod_conv_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.256ns (64.751%)  route 0.139ns (35.249%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    mod_conv_debouncer/CLK
    SLICE_X65Y16         FDCE                                         r  mod_conv_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mod_conv_debouncer/XSync_reg/Q
                         net (fo=28, routed)          0.139     1.753    mod_conv_debouncer/XSync
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  mod_conv_debouncer/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.798    mod_conv_debouncer/count[4]_i_5_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.868 r  mod_conv_debouncer/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    mod_conv_debouncer/count_reg[4]_i_1_n_7
    SLICE_X64Y16         FDCE                                         r  mod_conv_debouncer/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     1.986    mod_conv_debouncer/CLK
    SLICE_X64Y16         FDCE                                         r  mod_conv_debouncer/count_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.134     1.620    mod_conv_debouncer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.563%)  route 0.190ns (57.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y17         FDSE                                         r  FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  FSM_onehot_estado_reg[0]/Q
                         net (fo=23, routed)          0.190     1.803    bloqueado_OBUF[0]
    SLICE_X63Y17         FDRE                                         r  FSM_onehot_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  FSM_onehot_estado_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.070     1.542    FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 mod_conv_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.471    mod_conv_debouncer/CLK
    SLICE_X64Y18         FDCE                                         r  mod_conv_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  mod_conv_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.148     1.783    mod_conv_debouncer/count_reg[15]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  mod_conv_debouncer/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.828    mod_conv_debouncer/count[12]_i_2_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.892 r  mod_conv_debouncer/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    mod_conv_debouncer/count_reg[12]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  mod_conv_debouncer/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.984    mod_conv_debouncer/CLK
    SLICE_X64Y18         FDCE                                         r  mod_conv_debouncer/count_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134     1.605    mod_conv_debouncer/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 mod_conv_debouncer/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    mod_conv_debouncer/CLK
    SLICE_X64Y16         FDCE                                         r  mod_conv_debouncer/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  mod_conv_debouncer/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.785    mod_conv_debouncer/count_reg[7]
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  mod_conv_debouncer/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    mod_conv_debouncer/count[4]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  mod_conv_debouncer/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    mod_conv_debouncer/count_reg[4]_i_1_n_4
    SLICE_X64Y16         FDCE                                         r  mod_conv_debouncer/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     1.986    mod_conv_debouncer/CLK
    SLICE_X64Y16         FDCE                                         r  mod_conv_debouncer/count_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.134     1.607    mod_conv_debouncer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mod_conv_debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  mod_conv_debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.785    mod_conv_debouncer/count_reg[11]
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  mod_conv_debouncer/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.830    mod_conv_debouncer/count[8]_i_2_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  mod_conv_debouncer/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    mod_conv_debouncer/count_reg[8]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    mod_conv_debouncer/CLK
    SLICE_X64Y17         FDCE                                         r  mod_conv_debouncer/count_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134     1.606    mod_conv_debouncer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mod_conv_debouncer/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.470    mod_conv_debouncer/CLK
    SLICE_X64Y19         FDCE                                         r  mod_conv_debouncer/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  mod_conv_debouncer/count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.783    mod_conv_debouncer/count_reg[19]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  mod_conv_debouncer/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.828    mod_conv_debouncer/count[16]_i_2_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.892 r  mod_conv_debouncer/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    mod_conv_debouncer/count_reg[16]_i_1_n_4
    SLICE_X64Y19         FDCE                                         r  mod_conv_debouncer/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     1.983    mod_conv_debouncer/CLK
    SLICE_X64Y19         FDCE                                         r  mod_conv_debouncer/count_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134     1.604    mod_conv_debouncer/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mod_conv_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  mod_conv_debouncer/count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.787    mod_conv_debouncer/count_reg[3]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  mod_conv_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.000     1.832    mod_conv_debouncer/count[0]_i_4_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  mod_conv_debouncer/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.896    mod_conv_debouncer/count_reg[0]_i_2_n_4
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    mod_conv_debouncer/CLK
    SLICE_X64Y15         FDCE                                         r  mod_conv_debouncer/count_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.134     1.608    mod_conv_debouncer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 mod_conv_debouncer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_conv_debouncer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.183ns (44.876%)  route 0.225ns (55.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    mod_conv_debouncer/CLK
    SLICE_X65Y16         FDCE                                         r  mod_conv_debouncer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mod_conv_debouncer/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.225     1.839    mod_conv_debouncer/state[0]
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.042     1.881 r  mod_conv_debouncer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    mod_conv_debouncer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  mod_conv_debouncer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     1.986    mod_conv_debouncer/CLK
    SLICE_X65Y16         FDCE                                         r  mod_conv_debouncer/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.107     1.580    mod_conv_debouncer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   FSM_onehot_estado_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   FSM_onehot_estado_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   FSM_onehot_estado_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   FSM_onehot_estado_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   correct_key_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   correct_key_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   correct_key_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   correct_key_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   correct_key_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   correct_key_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   correct_key_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   correct_key_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   correct_key_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   correct_key_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   correct_key_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   correct_key_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   correct_key_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   mod_conv_debouncer/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   mod_conv_debouncer/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   FSM_onehot_estado_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   FSM_onehot_estado_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   FSM_onehot_estado_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   FSM_onehot_estado_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   correct_key_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   correct_key_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   correct_key_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   correct_key_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   correct_key_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   correct_key_reg[5]/C



