<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:03.539-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'm2s_len' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:03.106-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'first' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:03.085-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARUSER' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.939-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARREGION' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.922-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARQOS' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.900-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARPROT' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.890-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARCACHE' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.875-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARLOCK' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.863-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARBURST' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.846-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARSIZE' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.836-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARLEN' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.827-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARID' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.818-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARADDR' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.805-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARVALID' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.798-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'Img_width_count' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.782-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'final_s2m_len_V' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.568-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'out_sts' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.558-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_BREADY' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.544-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWUSER' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.530-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWREGION' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.520-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWQOS' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.505-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWPROT' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.490-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWCACHE' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.476-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWLOCK' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T13:08:02.470-0400" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
