ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  23              		.type	NVIC_EnableIRQ, %function
  24              	NVIC_EnableIRQ:
  25              	.LFB48:
  26              		.file 1 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V4.30
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     20. October 2015
   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Generated_Source\PSoC5/core_cm3.h **** 
   9:Generated_Source\PSoC5/core_cm3.h ****    All rights reserved.
  10:Generated_Source\PSoC5/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:Generated_Source\PSoC5/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:Generated_Source\PSoC5/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:Generated_Source\PSoC5/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Generated_Source\PSoC5/core_cm3.h ****      to endorse or promote products derived from this software without
  19:Generated_Source\PSoC5/core_cm3.h ****      specific prior written permission.
  20:Generated_Source\PSoC5/core_cm3.h ****    *
  21:Generated_Source\PSoC5/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Generated_Source\PSoC5/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Generated_Source\PSoC5/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Generated_Source\PSoC5/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Generated_Source\PSoC5/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Generated_Source\PSoC5/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Generated_Source\PSoC5/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Generated_Source\PSoC5/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Generated_Source\PSoC5/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Generated_Source\PSoC5/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Generated_Source\PSoC5/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 2


  32:Generated_Source\PSoC5/core_cm3.h ****    ---------------------------------------------------------------------------*/
  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** 
  35:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:Generated_Source\PSoC5/core_cm3.h **** #endif
  40:Generated_Source\PSoC5/core_cm3.h **** 
  41:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  45:Generated_Source\PSoC5/core_cm3.h **** 
  46:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  47:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  48:Generated_Source\PSoC5/core_cm3.h **** #endif
  49:Generated_Source\PSoC5/core_cm3.h **** 
  50:Generated_Source\PSoC5/core_cm3.h **** /**
  51:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Generated_Source\PSoC5/core_cm3.h **** 
  57:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  59:Generated_Source\PSoC5/core_cm3.h **** 
  60:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  62:Generated_Source\PSoC5/core_cm3.h ****  */
  63:Generated_Source\PSoC5/core_cm3.h **** 
  64:Generated_Source\PSoC5/core_cm3.h **** 
  65:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  66:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  67:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  68:Generated_Source\PSoC5/core_cm3.h **** /**
  69:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  70:Generated_Source\PSoC5/core_cm3.h ****   @{
  71:Generated_Source\PSoC5/core_cm3.h ****  */
  72:Generated_Source\PSoC5/core_cm3.h **** 
  73:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  77:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:Generated_Source\PSoC5/core_cm3.h **** 
  79:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** 
  82:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __CC_ARM )
  83:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  86:Generated_Source\PSoC5/core_cm3.h **** 
  87:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 3


  89:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  91:Generated_Source\PSoC5/core_cm3.h **** 
  92:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  93:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  96:Generated_Source\PSoC5/core_cm3.h **** 
  97:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  98:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 101:Generated_Source\PSoC5/core_cm3.h **** 
 102:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
 103:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 105:Generated_Source\PSoC5/core_cm3.h **** 
 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 107:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 112:Generated_Source\PSoC5/core_cm3.h ****   #define __packed
 113:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 116:Generated_Source\PSoC5/core_cm3.h **** 
 117:Generated_Source\PSoC5/core_cm3.h **** #else
 118:Generated_Source\PSoC5/core_cm3.h ****   #error Unknown compiler
 119:Generated_Source\PSoC5/core_cm3.h **** #endif
 120:Generated_Source\PSoC5/core_cm3.h **** 
 121:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
 123:Generated_Source\PSoC5/core_cm3.h **** */
 124:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
 125:Generated_Source\PSoC5/core_cm3.h **** 
 126:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
 127:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 128:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:Generated_Source\PSoC5/core_cm3.h ****   #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
 133:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:Generated_Source\PSoC5/core_cm3.h ****   #endif
 135:Generated_Source\PSoC5/core_cm3.h **** 
 136:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
 137:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Generated_Source\PSoC5/core_cm3.h ****   #endif
 140:Generated_Source\PSoC5/core_cm3.h **** 
 141:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
 142:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
 143:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Generated_Source\PSoC5/core_cm3.h ****   #endif
 145:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 4


 146:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
 147:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 148:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:Generated_Source\PSoC5/core_cm3.h ****   #endif
 150:Generated_Source\PSoC5/core_cm3.h **** 
 151:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 152:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 153:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:Generated_Source\PSoC5/core_cm3.h ****   #endif
 155:Generated_Source\PSoC5/core_cm3.h **** 
 156:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 157:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 158:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:Generated_Source\PSoC5/core_cm3.h ****   #endif
 160:Generated_Source\PSoC5/core_cm3.h **** 
 161:Generated_Source\PSoC5/core_cm3.h **** #endif
 162:Generated_Source\PSoC5/core_cm3.h **** 
 163:Generated_Source\PSoC5/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:Generated_Source\PSoC5/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:Generated_Source\PSoC5/core_cm3.h **** 
 166:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 167:Generated_Source\PSoC5/core_cm3.h **** }
 168:Generated_Source\PSoC5/core_cm3.h **** #endif
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 171:Generated_Source\PSoC5/core_cm3.h **** 
 172:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 173:Generated_Source\PSoC5/core_cm3.h **** 
 174:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 175:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 176:Generated_Source\PSoC5/core_cm3.h **** 
 177:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 178:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 179:Generated_Source\PSoC5/core_cm3.h **** #endif
 180:Generated_Source\PSoC5/core_cm3.h **** 
 181:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 182:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 183:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 184:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 185:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 186:Generated_Source\PSoC5/core_cm3.h ****   #endif
 187:Generated_Source\PSoC5/core_cm3.h **** 
 188:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 189:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 190:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:Generated_Source\PSoC5/core_cm3.h ****   #endif
 192:Generated_Source\PSoC5/core_cm3.h **** 
 193:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 194:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 195:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 196:Generated_Source\PSoC5/core_cm3.h ****   #endif
 197:Generated_Source\PSoC5/core_cm3.h **** 
 198:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 199:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 200:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 201:Generated_Source\PSoC5/core_cm3.h ****   #endif
 202:Generated_Source\PSoC5/core_cm3.h **** #endif
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 5


 203:Generated_Source\PSoC5/core_cm3.h **** 
 204:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 205:Generated_Source\PSoC5/core_cm3.h **** /**
 206:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 207:Generated_Source\PSoC5/core_cm3.h **** 
 208:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 209:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 210:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 211:Generated_Source\PSoC5/core_cm3.h **** */
 212:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 213:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 214:Generated_Source\PSoC5/core_cm3.h **** #else
 215:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC5/core_cm3.h **** #endif
 217:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 218:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 219:Generated_Source\PSoC5/core_cm3.h **** 
 220:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 221:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 222:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 223:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 226:Generated_Source\PSoC5/core_cm3.h **** 
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** 
 229:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 230:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 231:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 232:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 233:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 234:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 235:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 236:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 237:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 238:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 239:Generated_Source\PSoC5/core_cm3.h **** /**
 240:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 241:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 242:Generated_Source\PSoC5/core_cm3.h **** */
 243:Generated_Source\PSoC5/core_cm3.h **** 
 244:Generated_Source\PSoC5/core_cm3.h **** /**
 245:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 246:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 247:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 248:Generated_Source\PSoC5/core_cm3.h ****   @{
 249:Generated_Source\PSoC5/core_cm3.h ****  */
 250:Generated_Source\PSoC5/core_cm3.h **** 
 251:Generated_Source\PSoC5/core_cm3.h **** /**
 252:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 253:Generated_Source\PSoC5/core_cm3.h ****  */
 254:Generated_Source\PSoC5/core_cm3.h **** typedef union
 255:Generated_Source\PSoC5/core_cm3.h **** {
 256:Generated_Source\PSoC5/core_cm3.h ****   struct
 257:Generated_Source\PSoC5/core_cm3.h ****   {
 258:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 259:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 6


 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 264:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 265:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 266:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 267:Generated_Source\PSoC5/core_cm3.h **** 
 268:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 269:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 270:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 271:Generated_Source\PSoC5/core_cm3.h **** 
 272:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 273:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 276:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 277:Generated_Source\PSoC5/core_cm3.h **** 
 278:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 279:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 280:Generated_Source\PSoC5/core_cm3.h **** 
 281:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 282:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 283:Generated_Source\PSoC5/core_cm3.h **** 
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** /**
 286:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:Generated_Source\PSoC5/core_cm3.h ****  */
 288:Generated_Source\PSoC5/core_cm3.h **** typedef union
 289:Generated_Source\PSoC5/core_cm3.h **** {
 290:Generated_Source\PSoC5/core_cm3.h ****   struct
 291:Generated_Source\PSoC5/core_cm3.h ****   {
 292:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 295:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 297:Generated_Source\PSoC5/core_cm3.h **** 
 298:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 299:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:Generated_Source\PSoC5/core_cm3.h **** 
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** /**
 304:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:Generated_Source\PSoC5/core_cm3.h ****  */
 306:Generated_Source\PSoC5/core_cm3.h **** typedef union
 307:Generated_Source\PSoC5/core_cm3.h **** {
 308:Generated_Source\PSoC5/core_cm3.h ****   struct
 309:Generated_Source\PSoC5/core_cm3.h ****   {
 310:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 314:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 315:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 316:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 7


 317:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 318:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 319:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 322:Generated_Source\PSoC5/core_cm3.h **** 
 323:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 324:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 325:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 328:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 329:Generated_Source\PSoC5/core_cm3.h **** 
 330:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 331:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 332:Generated_Source\PSoC5/core_cm3.h **** 
 333:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 334:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 335:Generated_Source\PSoC5/core_cm3.h **** 
 336:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 337:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 338:Generated_Source\PSoC5/core_cm3.h **** 
 339:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 340:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 341:Generated_Source\PSoC5/core_cm3.h **** 
 342:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 343:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 344:Generated_Source\PSoC5/core_cm3.h **** 
 345:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 346:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 347:Generated_Source\PSoC5/core_cm3.h **** 
 348:Generated_Source\PSoC5/core_cm3.h **** 
 349:Generated_Source\PSoC5/core_cm3.h **** /**
 350:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 351:Generated_Source\PSoC5/core_cm3.h ****  */
 352:Generated_Source\PSoC5/core_cm3.h **** typedef union
 353:Generated_Source\PSoC5/core_cm3.h **** {
 354:Generated_Source\PSoC5/core_cm3.h ****   struct
 355:Generated_Source\PSoC5/core_cm3.h ****   {
 356:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 357:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 358:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 359:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 360:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 362:Generated_Source\PSoC5/core_cm3.h **** 
 363:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 364:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 365:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 366:Generated_Source\PSoC5/core_cm3.h **** 
 367:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 368:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 369:Generated_Source\PSoC5/core_cm3.h **** 
 370:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 371:Generated_Source\PSoC5/core_cm3.h **** 
 372:Generated_Source\PSoC5/core_cm3.h **** 
 373:Generated_Source\PSoC5/core_cm3.h **** /**
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 8


 374:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 375:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 376:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 377:Generated_Source\PSoC5/core_cm3.h ****   @{
 378:Generated_Source\PSoC5/core_cm3.h ****  */
 379:Generated_Source\PSoC5/core_cm3.h **** 
 380:Generated_Source\PSoC5/core_cm3.h **** /**
 381:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 382:Generated_Source\PSoC5/core_cm3.h ****  */
 383:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 384:Generated_Source\PSoC5/core_cm3.h **** {
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 386:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 388:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 389:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 390:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 391:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 392:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
 393:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 394:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 395:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 396:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 397:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 398:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 399:Generated_Source\PSoC5/core_cm3.h **** 
 400:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 401:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 402:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 405:Generated_Source\PSoC5/core_cm3.h **** 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** /**
 408:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 410:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 411:Generated_Source\PSoC5/core_cm3.h ****   @{
 412:Generated_Source\PSoC5/core_cm3.h ****  */
 413:Generated_Source\PSoC5/core_cm3.h **** 
 414:Generated_Source\PSoC5/core_cm3.h **** /**
 415:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 416:Generated_Source\PSoC5/core_cm3.h ****  */
 417:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 418:Generated_Source\PSoC5/core_cm3.h **** {
 419:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 420:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 421:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 422:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 423:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 424:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 425:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 426:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 427:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 428:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 429:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 430:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 9


 431:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 432:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 433:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 434:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 435:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 436:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 437:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 438:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 439:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 440:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 441:Generated_Source\PSoC5/core_cm3.h **** 
 442:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 443:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 444:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 445:Generated_Source\PSoC5/core_cm3.h **** 
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** 
 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** 
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** 
 455:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 456:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 457:Generated_Source\PSoC5/core_cm3.h **** 
 458:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 459:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** 
 462:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** 
 465:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** 
 468:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** 
 471:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** 
 474:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** 
 477:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 478:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 479:Generated_Source\PSoC5/core_cm3.h **** 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 482:Generated_Source\PSoC5/core_cm3.h **** 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 485:Generated_Source\PSoC5/core_cm3.h **** 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 10


 488:Generated_Source\PSoC5/core_cm3.h **** 
 489:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 490:Generated_Source\PSoC5/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 491:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** 
 494:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #else
 497:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #endif
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 504:Generated_Source\PSoC5/core_cm3.h **** 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 507:Generated_Source\PSoC5/core_cm3.h **** 
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 526:Generated_Source\PSoC5/core_cm3.h **** 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 529:Generated_Source\PSoC5/core_cm3.h **** 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 532:Generated_Source\PSoC5/core_cm3.h **** 
 533:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 534:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** 
 537:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** 
 540:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** 
 543:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 11


 545:Generated_Source\PSoC5/core_cm3.h **** 
 546:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** 
 549:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 550:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 551:Generated_Source\PSoC5/core_cm3.h **** 
 552:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 553:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** 
 556:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** 
 559:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 560:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 561:Generated_Source\PSoC5/core_cm3.h **** 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 564:Generated_Source\PSoC5/core_cm3.h **** 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 567:Generated_Source\PSoC5/core_cm3.h **** 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 570:Generated_Source\PSoC5/core_cm3.h **** 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 573:Generated_Source\PSoC5/core_cm3.h **** 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 576:Generated_Source\PSoC5/core_cm3.h **** 
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 12


 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 608:Generated_Source\PSoC5/core_cm3.h **** 
 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 611:Generated_Source\PSoC5/core_cm3.h **** 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 614:Generated_Source\PSoC5/core_cm3.h **** 
 615:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 618:Generated_Source\PSoC5/core_cm3.h **** 
 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 620:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 621:Generated_Source\PSoC5/core_cm3.h **** 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC5/core_cm3.h **** 
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 632:Generated_Source\PSoC5/core_cm3.h **** 
 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** /**
 635:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 636:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 637:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 638:Generated_Source\PSoC5/core_cm3.h ****   @{
 639:Generated_Source\PSoC5/core_cm3.h ****  */
 640:Generated_Source\PSoC5/core_cm3.h **** 
 641:Generated_Source\PSoC5/core_cm3.h **** /**
 642:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 643:Generated_Source\PSoC5/core_cm3.h ****  */
 644:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 645:Generated_Source\PSoC5/core_cm3.h **** {
 646:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 647:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 648:Generated_Source\PSoC5/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 649:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 650:Generated_Source\PSoC5/core_cm3.h **** #else
 651:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 652:Generated_Source\PSoC5/core_cm3.h **** #endif
 653:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 654:Generated_Source\PSoC5/core_cm3.h **** 
 655:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 656:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 657:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 658:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 13


 659:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 660:Generated_Source\PSoC5/core_cm3.h **** 
 661:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 662:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 666:Generated_Source\PSoC5/core_cm3.h **** 
 667:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 668:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 671:Generated_Source\PSoC5/core_cm3.h **** 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** /**
 674:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 675:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 676:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 677:Generated_Source\PSoC5/core_cm3.h ****   @{
 678:Generated_Source\PSoC5/core_cm3.h ****  */
 679:Generated_Source\PSoC5/core_cm3.h **** 
 680:Generated_Source\PSoC5/core_cm3.h **** /**
 681:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 682:Generated_Source\PSoC5/core_cm3.h ****  */
 683:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 684:Generated_Source\PSoC5/core_cm3.h **** {
 685:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 686:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 687:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 688:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 689:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 690:Generated_Source\PSoC5/core_cm3.h **** 
 691:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 692:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 693:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 694:Generated_Source\PSoC5/core_cm3.h **** 
 695:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 696:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 697:Generated_Source\PSoC5/core_cm3.h **** 
 698:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 699:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 700:Generated_Source\PSoC5/core_cm3.h **** 
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 706:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 707:Generated_Source\PSoC5/core_cm3.h **** 
 708:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 709:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** 
 712:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 713:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 14


 716:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 717:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 718:Generated_Source\PSoC5/core_cm3.h **** 
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 721:Generated_Source\PSoC5/core_cm3.h **** 
 722:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 723:Generated_Source\PSoC5/core_cm3.h **** 
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** /**
 726:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 727:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 728:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 729:Generated_Source\PSoC5/core_cm3.h ****   @{
 730:Generated_Source\PSoC5/core_cm3.h ****  */
 731:Generated_Source\PSoC5/core_cm3.h **** 
 732:Generated_Source\PSoC5/core_cm3.h **** /**
 733:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 734:Generated_Source\PSoC5/core_cm3.h ****  */
 735:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 736:Generated_Source\PSoC5/core_cm3.h **** {
 737:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
 738:Generated_Source\PSoC5/core_cm3.h ****   {
 739:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 740:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 741:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 742:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 743:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 744:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 745:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 746:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 747:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 748:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 749:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 750:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 751:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 752:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 753:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
 754:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 755:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 758:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 759:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 761:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 762:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 763:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 765:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 769:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 770:Generated_Source\PSoC5/core_cm3.h **** 
 771:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 772:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 15


 773:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 774:Generated_Source\PSoC5/core_cm3.h **** 
 775:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 776:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 777:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 778:Generated_Source\PSoC5/core_cm3.h **** 
 779:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 780:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 781:Generated_Source\PSoC5/core_cm3.h **** 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 784:Generated_Source\PSoC5/core_cm3.h **** 
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 806:Generated_Source\PSoC5/core_cm3.h **** 
 807:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 808:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** 
 811:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 812:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** 
 815:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 816:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** 
 819:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 820:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 821:Generated_Source\PSoC5/core_cm3.h **** 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 824:Generated_Source\PSoC5/core_cm3.h **** 
 825:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 826:Generated_Source\PSoC5/core_cm3.h **** 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** /**
 829:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 16


 830:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 831:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 832:Generated_Source\PSoC5/core_cm3.h ****   @{
 833:Generated_Source\PSoC5/core_cm3.h ****  */
 834:Generated_Source\PSoC5/core_cm3.h **** 
 835:Generated_Source\PSoC5/core_cm3.h **** /**
 836:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 837:Generated_Source\PSoC5/core_cm3.h ****  */
 838:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 839:Generated_Source\PSoC5/core_cm3.h **** {
 840:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 841:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 842:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 843:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 844:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 845:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 846:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 847:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 848:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 851:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 855:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 856:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 859:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 860:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 863:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 864:Generated_Source\PSoC5/core_cm3.h **** 
 865:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 866:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 867:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 868:Generated_Source\PSoC5/core_cm3.h **** 
 869:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 870:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 871:Generated_Source\PSoC5/core_cm3.h **** 
 872:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 873:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 874:Generated_Source\PSoC5/core_cm3.h **** 
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 17


 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 904:Generated_Source\PSoC5/core_cm3.h **** 
 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 922:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 923:Generated_Source\PSoC5/core_cm3.h **** 
 924:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 925:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 927:Generated_Source\PSoC5/core_cm3.h **** 
 928:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 929:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 931:Generated_Source\PSoC5/core_cm3.h **** 
 932:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 933:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 935:Generated_Source\PSoC5/core_cm3.h **** 
 936:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 937:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 939:Generated_Source\PSoC5/core_cm3.h **** 
 940:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 941:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 943:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 18


 944:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 945:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 947:Generated_Source\PSoC5/core_cm3.h **** 
 948:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 949:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 950:Generated_Source\PSoC5/core_cm3.h **** 
 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 952:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 953:Generated_Source\PSoC5/core_cm3.h **** 
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 973:Generated_Source\PSoC5/core_cm3.h **** 
 974:Generated_Source\PSoC5/core_cm3.h **** 
 975:Generated_Source\PSoC5/core_cm3.h **** /**
 976:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 977:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 978:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 979:Generated_Source\PSoC5/core_cm3.h ****   @{
 980:Generated_Source\PSoC5/core_cm3.h ****  */
 981:Generated_Source\PSoC5/core_cm3.h **** 
 982:Generated_Source\PSoC5/core_cm3.h **** /**
 983:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 984:Generated_Source\PSoC5/core_cm3.h ****  */
 985:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 986:Generated_Source\PSoC5/core_cm3.h **** {
 987:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 988:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 989:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 990:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 991:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
 992:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 993:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
 994:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 995:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 996:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 997:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
 998:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 999:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1000:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 19


1001:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
1002:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1005:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1006:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1007:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1008:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1010:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1011:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1012:Generated_Source\PSoC5/core_cm3.h **** 
1013:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1014:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1015:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1016:Generated_Source\PSoC5/core_cm3.h **** 
1017:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1018:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1019:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1020:Generated_Source\PSoC5/core_cm3.h **** 
1021:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1022:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1024:Generated_Source\PSoC5/core_cm3.h **** 
1025:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1026:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1027:Generated_Source\PSoC5/core_cm3.h **** 
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1029:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1030:Generated_Source\PSoC5/core_cm3.h **** 
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1036:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1037:Generated_Source\PSoC5/core_cm3.h **** 
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1039:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1040:Generated_Source\PSoC5/core_cm3.h **** 
1041:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1042:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1043:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1044:Generated_Source\PSoC5/core_cm3.h **** 
1045:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1046:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1048:Generated_Source\PSoC5/core_cm3.h **** 
1049:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1050:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1051:Generated_Source\PSoC5/core_cm3.h **** 
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1053:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1054:Generated_Source\PSoC5/core_cm3.h **** 
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 20


1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1069:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1070:Generated_Source\PSoC5/core_cm3.h **** 
1071:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1072:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** 
1075:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1076:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1077:Generated_Source\PSoC5/core_cm3.h **** 
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1079:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1080:Generated_Source\PSoC5/core_cm3.h **** 
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1095:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1096:Generated_Source\PSoC5/core_cm3.h **** 
1097:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1098:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1100:Generated_Source\PSoC5/core_cm3.h **** 
1101:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1102:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1104:Generated_Source\PSoC5/core_cm3.h **** 
1105:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1106:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1107:Generated_Source\PSoC5/core_cm3.h **** 
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1109:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1110:Generated_Source\PSoC5/core_cm3.h **** 
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 21


1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1122:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1123:Generated_Source\PSoC5/core_cm3.h **** 
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1126:Generated_Source\PSoC5/core_cm3.h **** 
1127:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** 
1130:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1131:Generated_Source\PSoC5/core_cm3.h **** /**
1132:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1133:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1134:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1135:Generated_Source\PSoC5/core_cm3.h ****   @{
1136:Generated_Source\PSoC5/core_cm3.h ****  */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** /**
1139:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1140:Generated_Source\PSoC5/core_cm3.h ****  */
1141:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1142:Generated_Source\PSoC5/core_cm3.h **** {
1143:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1144:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1145:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1146:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1147:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1148:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1149:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1150:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1151:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1152:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1154:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1155:Generated_Source\PSoC5/core_cm3.h **** 
1156:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1157:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1158:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1159:Generated_Source\PSoC5/core_cm3.h **** 
1160:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1161:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1162:Generated_Source\PSoC5/core_cm3.h **** 
1163:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1164:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1165:Generated_Source\PSoC5/core_cm3.h **** 
1166:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1169:Generated_Source\PSoC5/core_cm3.h **** 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 22


1172:Generated_Source\PSoC5/core_cm3.h **** 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1175:Generated_Source\PSoC5/core_cm3.h **** 
1176:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1179:Generated_Source\PSoC5/core_cm3.h **** 
1180:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1181:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** 
1184:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1185:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1186:Generated_Source\PSoC5/core_cm3.h **** 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1189:Generated_Source\PSoC5/core_cm3.h **** 
1190:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1193:Generated_Source\PSoC5/core_cm3.h **** 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1196:Generated_Source\PSoC5/core_cm3.h **** 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1199:Generated_Source\PSoC5/core_cm3.h **** 
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1222:Generated_Source\PSoC5/core_cm3.h **** #endif
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** 
1225:Generated_Source\PSoC5/core_cm3.h **** /**
1226:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1227:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1228:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 23


1229:Generated_Source\PSoC5/core_cm3.h ****   @{
1230:Generated_Source\PSoC5/core_cm3.h ****  */
1231:Generated_Source\PSoC5/core_cm3.h **** 
1232:Generated_Source\PSoC5/core_cm3.h **** /**
1233:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1234:Generated_Source\PSoC5/core_cm3.h ****  */
1235:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1236:Generated_Source\PSoC5/core_cm3.h **** {
1237:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1238:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1239:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1240:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1241:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1242:Generated_Source\PSoC5/core_cm3.h **** 
1243:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1244:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1245:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1246:Generated_Source\PSoC5/core_cm3.h **** 
1247:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1248:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1249:Generated_Source\PSoC5/core_cm3.h **** 
1250:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1251:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1252:Generated_Source\PSoC5/core_cm3.h **** 
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1283:Generated_Source\PSoC5/core_cm3.h **** 
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 24


1286:Generated_Source\PSoC5/core_cm3.h **** 
1287:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1288:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1289:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1290:Generated_Source\PSoC5/core_cm3.h **** 
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1292:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1293:Generated_Source\PSoC5/core_cm3.h **** 
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1296:Generated_Source\PSoC5/core_cm3.h **** 
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1328:Generated_Source\PSoC5/core_cm3.h **** 
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** /**
1331:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1332:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1333:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1334:Generated_Source\PSoC5/core_cm3.h ****   @{
1335:Generated_Source\PSoC5/core_cm3.h ****  */
1336:Generated_Source\PSoC5/core_cm3.h **** 
1337:Generated_Source\PSoC5/core_cm3.h **** /**
1338:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1339:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1340:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field.
1341:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1342:Generated_Source\PSoC5/core_cm3.h **** */
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 25


1343:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1344:Generated_Source\PSoC5/core_cm3.h **** 
1345:Generated_Source\PSoC5/core_cm3.h **** /**
1346:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1347:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register.
1349:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
1350:Generated_Source\PSoC5/core_cm3.h **** */
1351:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1352:Generated_Source\PSoC5/core_cm3.h **** 
1353:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1354:Generated_Source\PSoC5/core_cm3.h **** 
1355:Generated_Source\PSoC5/core_cm3.h **** 
1356:Generated_Source\PSoC5/core_cm3.h **** /**
1357:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1358:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1359:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1360:Generated_Source\PSoC5/core_cm3.h ****   @{
1361:Generated_Source\PSoC5/core_cm3.h ****  */
1362:Generated_Source\PSoC5/core_cm3.h **** 
1363:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1364:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1365:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1366:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1367:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1368:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1369:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1370:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1371:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1372:Generated_Source\PSoC5/core_cm3.h **** 
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1374:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1375:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1376:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1377:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1378:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1379:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1380:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1383:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1384:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1385:Generated_Source\PSoC5/core_cm3.h **** #endif
1386:Generated_Source\PSoC5/core_cm3.h **** 
1387:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1388:Generated_Source\PSoC5/core_cm3.h **** 
1389:Generated_Source\PSoC5/core_cm3.h **** 
1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1392:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1393:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1394:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1395:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1396:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1397:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1398:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1399:Generated_Source\PSoC5/core_cm3.h **** /**
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 26


1400:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1401:Generated_Source\PSoC5/core_cm3.h **** */
1402:Generated_Source\PSoC5/core_cm3.h **** 
1403:Generated_Source\PSoC5/core_cm3.h **** 
1404:Generated_Source\PSoC5/core_cm3.h **** 
1405:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1406:Generated_Source\PSoC5/core_cm3.h **** /**
1407:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1408:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1409:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1410:Generated_Source\PSoC5/core_cm3.h ****   @{
1411:Generated_Source\PSoC5/core_cm3.h ****  */
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** /**
1414:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1415:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1416:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1417:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
1418:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1419:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1420:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1421:Generated_Source\PSoC5/core_cm3.h ****  */
1422:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1423:Generated_Source\PSoC5/core_cm3.h **** {
1424:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1425:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1426:Generated_Source\PSoC5/core_cm3.h **** 
1427:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1428:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1429:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1430:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1431:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1432:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1433:Generated_Source\PSoC5/core_cm3.h **** }
1434:Generated_Source\PSoC5/core_cm3.h **** 
1435:Generated_Source\PSoC5/core_cm3.h **** 
1436:Generated_Source\PSoC5/core_cm3.h **** /**
1437:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1438:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1439:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1440:Generated_Source\PSoC5/core_cm3.h ****  */
1441:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1442:Generated_Source\PSoC5/core_cm3.h **** {
1443:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1444:Generated_Source\PSoC5/core_cm3.h **** }
1445:Generated_Source\PSoC5/core_cm3.h **** 
1446:Generated_Source\PSoC5/core_cm3.h **** 
1447:Generated_Source\PSoC5/core_cm3.h **** /**
1448:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable External Interrupt
1449:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1450:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:Generated_Source\PSoC5/core_cm3.h ****  */
1452:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:Generated_Source\PSoC5/core_cm3.h **** {
  27              		.loc 1 1453 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 27


  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 0346     		mov	r3, r0
  40 0008 FB71     		strb	r3, [r7, #7]
1454:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  41              		.loc 1 1454 0
  42 000a 0849     		ldr	r1, .L2
  43 000c 97F90730 		ldrsb	r3, [r7, #7]
  44 0010 5B09     		lsrs	r3, r3, #5
  45 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  46 0014 02F01F02 		and	r2, r2, #31
  47 0018 0120     		movs	r0, #1
  48 001a 00FA02F2 		lsl	r2, r0, r2
  49 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1455:Generated_Source\PSoC5/core_cm3.h **** }
  50              		.loc 1 1455 0
  51 0022 00BF     		nop
  52 0024 0C37     		adds	r7, r7, #12
  53              		.cfi_def_cfa_offset 4
  54 0026 BD46     		mov	sp, r7
  55              		.cfi_def_cfa_register 13
  56              		@ sp needed
  57 0028 80BC     		pop	{r7}
  58              		.cfi_restore 7
  59              		.cfi_def_cfa_offset 0
  60 002a 7047     		bx	lr
  61              	.L3:
  62              		.align	2
  63              	.L2:
  64 002c 00E100E0 		.word	-536813312
  65              		.cfi_endproc
  66              	.LFE48:
  67              		.size	NVIC_EnableIRQ, .-NVIC_EnableIRQ
  68              		.comm	sniffIDFilter,13,4
  69              		.comm	buffer,4098,4
  70              		.comm	objectList,1704,4
  71              		.section	.text.main,"ax",%progbits
  72              		.align	2
  73              		.global	main
  74              		.thumb
  75              		.thumb_func
  76              		.type	main, %function
  77              	main:
  78              	.LFB68:
  79              		.file 2 "main.c"
   1:main.c        **** /*
   2:main.c        ****     FreeRTOS V9.0.0 - Copyright (C) 2016 Real Time Engineers Ltd.
   3:main.c        ****     All rights reserved
   4:main.c        **** 
   5:main.c        ****     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 28


   6:main.c        **** 
   7:main.c        ****     This file is part of the FreeRTOS distribution.
   8:main.c        **** 
   9:main.c        ****     FreeRTOS is free software; you can redistribute it and/or modify it under
  10:main.c        ****     the terms of the GNU General Public License (version 2) as published by the
  11:main.c        ****     Free Software Foundation >>>> AND MODIFIED BY <<<< the FreeRTOS exception.
  12:main.c        **** 
  13:main.c        ****     ***************************************************************************
  14:main.c        ****     >>!   NOTE: The modification to the GPL is included to allow you to     !<<
  15:main.c        ****     >>!   distribute a combined work that includes FreeRTOS without being   !<<
  16:main.c        ****     >>!   obliged to provide the source code for proprietary components     !<<
  17:main.c        ****     >>!   outside of the FreeRTOS kernel.                                   !<<
  18:main.c        ****     ***************************************************************************
  19:main.c        **** 
  20:main.c        ****     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
  21:main.c        ****     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
  22:main.c        ****     FOR A PARTICULAR PURPOSE.  Full license text is available on the following
  23:main.c        ****     link: http://www.freertos.org/a00114.html
  24:main.c        **** 
  25:main.c        ****     ***************************************************************************
  26:main.c        ****      *                                                                       *
  27:main.c        ****      *    FreeRTOS provides completely free yet professionally developed,    *
  28:main.c        ****      *    robust, strictly quality controlled, supported, and cross          *
  29:main.c        ****      *    platform software that is more than just the market leader, it     *
  30:main.c        ****      *    is the industry's de facto standard.                               *
  31:main.c        ****      *                                                                       *
  32:main.c        ****      *    Help yourself get started quickly while simultaneously helping     *
  33:main.c        ****      *    to support the FreeRTOS project by purchasing a FreeRTOS           *
  34:main.c        ****      *    tutorial book, reference manual, or both:                          *
  35:main.c        ****      *    http://www.FreeRTOS.org/Documentation                              *
  36:main.c        ****      *                                                                       *
  37:main.c        ****     ***************************************************************************
  38:main.c        **** 
  39:main.c        ****     http://www.FreeRTOS.org/FAQHelp.html - Having a problem?  Start by reading
  40:main.c        ****     the FAQ page "My application does not run, what could be wrong?".  Have you
  41:main.c        ****     defined configASSERT()?
  42:main.c        **** 
  43:main.c        ****     http://www.FreeRTOS.org/support - In return for receiving this top quality
  44:main.c        ****     embedded software for free we request you assist our global community by
  45:main.c        ****     participating in the support forum.
  46:main.c        **** 
  47:main.c        ****     http://www.FreeRTOS.org/training - Investing in training allows your team to
  48:main.c        ****     be as productive as possible as early as possible.  Now you can receive
  49:main.c        ****     FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
  50:main.c        ****     Ltd, and the world's leading authority on the world's leading RTOS.
  51:main.c        **** 
  52:main.c        ****     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
  53:main.c        ****     including FreeRTOS+Trace - an indispensable productivity tool, a DOS
  54:main.c        ****     compatible FAT file system, and our tiny thread aware UDP/IP stack.
  55:main.c        **** 
  56:main.c        ****     http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
  57:main.c        ****     Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
  58:main.c        **** 
  59:main.c        ****     http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
  60:main.c        ****     Integrity Systems ltd. to sell under the OpenRTOS brand.  Low cost OpenRTOS
  61:main.c        ****     licenses offer ticketed support, indemnification and commercial middleware.
  62:main.c        **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 29


  63:main.c        ****     http://www.SafeRTOS.com - High Integrity Systems also provide a safety
  64:main.c        ****     engineered and independently SIL3 certified version for use in safety and
  65:main.c        ****     mission critical applications that require provable dependability.
  66:main.c        **** 
  67:main.c        ****     1 tab == 4 spaces!
  68:main.c        **** */
  69:main.c        **** 
  70:main.c        **** #include <device.h>
  71:main.c        **** 
  72:main.c        **** /* RTOS includes. */
  73:main.c        **** #include "FreeRTOS.h"
  74:main.c        **** #include "task.h"
  75:main.c        **** #include "queue.h"
  76:main.c        **** #include "semphr.h"
  77:main.c        **** 
  78:main.c        **** 
  79:main.c        **** /* Common Demo includes. */
  80:main.c        **** #include "serial.h"
  81:main.c        **** #include "BlockQ.h"
  82:main.c        **** #include "blocktim.h"
  83:main.c        **** #include "comtest.h"
  84:main.c        **** #include "countsem.h"
  85:main.c        **** #include "death.h"
  86:main.c        **** #include "dynamic.h"
  87:main.c        **** #include "flash.h"
  88:main.c        **** #include "flop.h"
  89:main.c        **** #include "GenQTest.h"
  90:main.c        **** #include "integer.h"
  91:main.c        **** #include "IntQueue.h"
  92:main.c        **** #include "mevents.h"
  93:main.c        **** #include "partest.h"
  94:main.c        **** #include "PollQ.h"
  95:main.c        **** #include "print.h"
  96:main.c        **** #include "QPeek.h"
  97:main.c        **** #include "semtest.h"
  98:main.c        **** #include "USBSerial.h"
  99:main.c        **** #include "xformatc.h"
 100:main.c        **** 
 101:main.c        **** /*---------------------------------------------------------------------------*/
 102:main.c        **** 
 103:main.c        **** /* The time between cycles of the 'check' functionality (defined within the
 104:main.c        **** tick hook. */
 105:main.c        **** #define mainCHECK_DELAY						( ( TickType_t ) 5000 / portTICK_PERIOD_MS )
 106:main.c        **** #define mainCOM_LED							( 3 )
 107:main.c        **** 
 108:main.c        **** /* The number of nano seconds between each processor clock. */
 109:main.c        **** #define mainNS_PER_CLOCK ( ( unsigned long ) ( ( 1.0 / ( double ) configCPU_CLOCK_HZ ) * 1000000000
 110:main.c        **** 
 111:main.c        **** /* Task priorities. */
 112:main.c        **** #define mainQUEUE_POLL_PRIORITY				( tskIDLE_PRIORITY + 2 )
 113:main.c        **** #define mainCHECK_TASK_PRIORITY				( tskIDLE_PRIORITY + 3 )
 114:main.c        **** #define mainSEM_TEST_PRIORITY				( tskIDLE_PRIORITY + 1 )
 115:main.c        **** #define mainBLOCK_Q_PRIORITY				( tskIDLE_PRIORITY + 2 )
 116:main.c        **** #define mainCREATOR_TASK_PRIORITY           ( tskIDLE_PRIORITY + 3 )
 117:main.c        **** #define mainINTEGER_TASK_PRIORITY           ( tskIDLE_PRIORITY )
 118:main.c        **** #define mainGEN_QUEUE_TASK_PRIORITY			( tskIDLE_PRIORITY )
 119:main.c        **** #define mainCOM_TEST_TASK_PRIORITY			( tskIDLE_PRIORITY + 1 )
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 30


 120:main.c        **** #define mainFLASH_TEST_TASK_PRIORITY		( tskIDLE_PRIORITY + 2 )
 121:main.c        **** #define mainUSBSERIAL_TASK_PRIORITY	        ( tskIDLE_PRIORITY + 1 )
 122:main.c        **** /*---------------------------------------------------------------------------*/
 123:main.c        **** 
 124:main.c        **** /*
 125:main.c        ****  * Configures the timers and interrupts for the fast interrupt test as
 126:main.c        ****  * described at the top of this file.
 127:main.c        ****  */
 128:main.c        **** extern void vSetupTimerTest( void );
 129:main.c        **** /*---------------------------------------------------------------------------*/
 130:main.c        **** 
 131:main.c        **** /*
 132:main.c        ****  * The Check task periodical interrogates each of the running tests to
 133:main.c        ****  * ensure that they are still executing correctly.
 134:main.c        ****  * If all the tests pass, then the LCD is updated with Pass, the number of
 135:main.c        ****  * iterations and the Jitter time calculated but the Fast Interrupt Test.
 136:main.c        ****  * If any one of the tests fail, it is indicated with an error code printed on
 137:main.c        ****  * the display. This indicator won't disappear until the device is reset.
 138:main.c        ****  */
 139:main.c        **** void vCheckTask( void *pvParameters );
 140:main.c        **** 
 141:main.c        **** /*
 142:main.c        ****  * Installs the RTOS interrupt handlers and starts the peripherals.
 143:main.c        ****  */
 144:main.c        **** static void prvHardwareSetup( void );
 145:main.c        **** 
 146:main.c        **** 
 147:main.c        **** /*---------------------------------------------------------------------------*/
 148:main.c        **** 
 149:main.c        **** int main( void )
 150:main.c        **** {
  80              		.loc 2 150 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 1, uses_anonymous_args = 0
  84 0000 80B5     		push	{r7, lr}
  85              		.cfi_def_cfa_offset 8
  86              		.cfi_offset 7, -8
  87              		.cfi_offset 14, -4
  88 0002 00AF     		add	r7, sp, #0
  89              		.cfi_def_cfa_register 7
 151:main.c        ****     /* Place your initialization/startup code here (e.g. MyInst_Start()) */
 152:main.c        **** 	prvHardwareSetup();
  90              		.loc 2 152 0
  91 0004 FFF7FEFF 		bl	prvHardwareSetup
  92              	.LBB8:
  93              	.LBB9:
  94              		.file 3 "Generated_Source\\PSoC5/cmsis_gcc.h"
   1:Generated_Source\PSoC5/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC5/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Generated_Source\PSoC5/cmsis_gcc.h ****  * @version  V4.30
   5:Generated_Source\PSoC5/cmsis_gcc.h ****  * @date     20. October 2015
   6:Generated_Source\PSoC5/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Generated_Source\PSoC5/cmsis_gcc.h **** 
   9:Generated_Source\PSoC5/cmsis_gcc.h ****    All rights reserved.
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 31


  10:Generated_Source\PSoC5/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Generated_Source\PSoC5/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Generated_Source\PSoC5/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Generated_Source\PSoC5/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Generated_Source\PSoC5/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Generated_Source\PSoC5/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Generated_Source\PSoC5/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Generated_Source\PSoC5/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Generated_Source\PSoC5/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Generated_Source\PSoC5/cmsis_gcc.h ****      specific prior written permission.
  20:Generated_Source\PSoC5/cmsis_gcc.h ****    *
  21:Generated_Source\PSoC5/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Generated_Source\PSoC5/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Generated_Source\PSoC5/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Generated_Source\PSoC5/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Generated_Source\PSoC5/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Generated_Source\PSoC5/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Generated_Source\PSoC5/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Generated_Source\PSoC5/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Generated_Source\PSoC5/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Generated_Source\PSoC5/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Generated_Source\PSoC5/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Generated_Source\PSoC5/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Generated_Source\PSoC5/cmsis_gcc.h **** 
  34:Generated_Source\PSoC5/cmsis_gcc.h **** 
  35:Generated_Source\PSoC5/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Generated_Source\PSoC5/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Generated_Source\PSoC5/cmsis_gcc.h **** 
  38:Generated_Source\PSoC5/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Generated_Source\PSoC5/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Generated_Source\PSoC5/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Generated_Source\PSoC5/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Generated_Source\PSoC5/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Generated_Source\PSoC5/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Generated_Source\PSoC5/cmsis_gcc.h **** #endif
  45:Generated_Source\PSoC5/cmsis_gcc.h **** 
  46:Generated_Source\PSoC5/cmsis_gcc.h **** 
  47:Generated_Source\PSoC5/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Generated_Source\PSoC5/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Generated_Source\PSoC5/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Generated_Source\PSoC5/cmsis_gcc.h ****   @{
  51:Generated_Source\PSoC5/cmsis_gcc.h ****  */
  52:Generated_Source\PSoC5/cmsis_gcc.h **** 
  53:Generated_Source\PSoC5/cmsis_gcc.h **** /**
  54:Generated_Source\PSoC5/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Generated_Source\PSoC5/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Generated_Source\PSoC5/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Generated_Source\PSoC5/cmsis_gcc.h ****  */
  58:Generated_Source\PSoC5/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Generated_Source\PSoC5/cmsis_gcc.h **** {
  60:Generated_Source\PSoC5/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  95              		.loc 3 60 0
  96              		.syntax unified
  97              	@ 60 "Generated_Source\PSoC5/cmsis_gcc.h" 1
  98 0008 62B6     		cpsie i
  99              	@ 0 "" 2
 100              		.thumb
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 32


 101              		.syntax unified
 102              	.LBE9:
 103              	.LBE8:
 153:main.c        ****     __enable_irq();
 154:main.c        ****     NVIC_EnableIRQ(UART_1_INIT_TX_INTERRUPTS_MASK);
 104              		.loc 2 154 0
 105 000a 0120     		movs	r0, #1
 106 000c FFF7FEFF 		bl	NVIC_EnableIRQ
 155:main.c        ****     initialiseTraceSniffer();
 107              		.loc 2 155 0
 108 0010 FFF7FEFF 		bl	initialiseTraceSniffer
 156:main.c        **** 	/* Start the standard demo tasks.  These are just here to exercise the
 157:main.c        **** 	kernel port and provide examples of how the FreeRTOS API can be used. */
 158:main.c        **** //	vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY );
 159:main.c        **** //	vCreateBlockTimeTasks();
 160:main.c        **** //	vStartCountingSemaphoreTasks();
 161:main.c        **** //	vStartDynamicPriorityTasks();
 162:main.c        **** //	vStartMathTasks( mainINTEGER_TASK_PRIORITY );
 163:main.c        **** //	vStartGenericQueueTasks( mainGEN_QUEUE_TASK_PRIORITY );
 164:main.c        **** //	vStartIntegerMathTasks( mainINTEGER_TASK_PRIORITY );
 165:main.c        **** //	vStartPolledQueueTasks( mainQUEUE_POLL_PRIORITY );
 166:main.c        **** //	vStartQueuePeekTasks();
 167:main.c        **** //	vStartSemaphoreTasks( mainSEM_TEST_PRIORITY );
 168:main.c        **** 	vStartLEDFlashTasks( mainFLASH_TEST_TASK_PRIORITY );
 109              		.loc 2 168 0
 110 0014 0220     		movs	r0, #2
 111 0016 FFF7FEFF 		bl	vStartLEDFlashTasks
 169:main.c        ****     //vStartUSBSerialTasks( mainUSBSERIAL_TASK_PRIORITY );
 170:main.c        **** 	//vAltStartComTestTasks( mainCOM_TEST_TASK_PRIORITY,115200, mainCOM_LED );
 171:main.c        **** 	//vStartInterruptQueueTasks();
 172:main.c        **** 
 173:main.c        **** 	/* Start the error checking task. */
 174:main.c        ****   	//( void ) xTaskCreate( vCheckTask, "Check", 1000, NULL, mainCHECK_TASK_PRIORITY, NULL );
 175:main.c        **** 
 176:main.c        **** 	/* Configure the timers used by the fast interrupt timer test. */
 177:main.c        **** 	//vSetupTimerTest();
 178:main.c        **** 
 179:main.c        **** 	/* The suicide tasks must be created last as they need to know how many
 180:main.c        **** 	tasks were running prior to their creation in order to ascertain whether
 181:main.c        **** 	or not the correct/expected number of tasks are running at any given time. */
 182:main.c        **** 	//vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY );
 183:main.c        **** 
 184:main.c        ****     
 185:main.c        ****     
 186:main.c        ****     #include <project.h>
 187:main.c        **** 
 188:main.c        ****     CyGlobalIntEnable; /* Enable global interrupts. */
 112              		.loc 2 188 0
 113              		.syntax unified
 114              	@ 188 "main.c" 1
 115 001a 62B6     		CPSIE   i
 116              	@ 0 "" 2
 189:main.c        **** 
 190:main.c        ****     UART_1_Start();
 117              		.loc 2 190 0
 118              		.thumb
 119              		.syntax unified
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 33


 120 001c FFF7FEFF 		bl	UART_1_Start
 191:main.c        ****     UART_1_WriteTxData(0x00);
 121              		.loc 2 191 0
 122 0020 0020     		movs	r0, #0
 123 0022 FFF7FEFF 		bl	UART_1_WriteTxData
 192:main.c        ****     
 193:main.c        ****     
 194:main.c        ****     
 195:main.c        **** 	/* Will only get here if there was insufficient memory to create the idle
 196:main.c        ****     task.  The idle task is created within vTaskStartScheduler(). */
 197:main.c        **** 	vTaskStartScheduler();
 124              		.loc 2 197 0
 125 0026 FFF7FEFF 		bl	vTaskStartScheduler
 126              	.L5:
 198:main.c        **** 
 199:main.c        ****     
 200:main.c        ****     
 201:main.c        **** 	/* Should never reach here as the kernel will now be running.  If
 202:main.c        **** 	vTaskStartScheduler() does return then it is very likely that there was
 203:main.c        **** 	insufficient (FreeRTOS) heap space available to create all the tasks,
 204:main.c        **** 	including the idle task that is created within vTaskStartScheduler() itself. */
 205:main.c        ****     
 206:main.c        ****     
 207:main.c        ****     
 208:main.c        ****     
 209:main.c        **** 	for( ;; );
 127              		.loc 2 209 0 discriminator 1
 128 002a FEE7     		b	.L5
 129              		.cfi_endproc
 130              	.LFE68:
 131              		.size	main, .-main
 132              		.section	.text.prvHardwareSetup,"ax",%progbits
 133              		.align	2
 134              		.thumb
 135              		.thumb_func
 136              		.type	prvHardwareSetup, %function
 137              	prvHardwareSetup:
 138              	.LFB69:
 210:main.c        **** }
 211:main.c        **** /*---------------------------------------------------------------------------*/
 212:main.c        **** 
 213:main.c        **** void prvHardwareSetup( void )
 214:main.c        **** {
 139              		.loc 2 214 0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 1, uses_anonymous_args = 0
 143 0000 80B5     		push	{r7, lr}
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 7, -8
 146              		.cfi_offset 14, -4
 147 0002 00AF     		add	r7, sp, #0
 148              		.cfi_def_cfa_register 7
 215:main.c        **** /* Port layer functions that need to be copied into the vector table. */
 216:main.c        **** extern void xPortPendSVHandler( void );
 217:main.c        **** extern void xPortSysTickHandler( void );
 218:main.c        **** extern void vPortSVCHandler( void );
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 34


 219:main.c        **** extern cyisraddress CyRamVectors[];
 220:main.c        **** 
 221:main.c        **** 	/* Install the OS Interrupt Handlers. */
 222:main.c        **** 	CyRamVectors[ 11 ] = ( cyisraddress ) vPortSVCHandler;
 149              		.loc 2 222 0
 150 0004 0B4B     		ldr	r3, .L7
 151 0006 0C4A     		ldr	r2, .L7+4
 152 0008 DA62     		str	r2, [r3, #44]
 223:main.c        **** 	CyRamVectors[ 14 ] = ( cyisraddress ) xPortPendSVHandler;
 153              		.loc 2 223 0
 154 000a 0A4B     		ldr	r3, .L7
 155 000c 0B4A     		ldr	r2, .L7+8
 156 000e 9A63     		str	r2, [r3, #56]
 224:main.c        **** 	CyRamVectors[ 15 ] = ( cyisraddress ) xPortSysTickHandler;
 157              		.loc 2 224 0
 158 0010 084B     		ldr	r3, .L7
 159 0012 0B4A     		ldr	r2, .L7+12
 160 0014 DA63     		str	r2, [r3, #60]
 225:main.c        **** 
 226:main.c        **** 	/* Start-up the peripherals. */
 227:main.c        **** 
 228:main.c        **** 
 229:main.c        **** 	/* Start the UART. */
 230:main.c        **** 	UART_1_Start();
 161              		.loc 2 230 0
 162 0016 FFF7FEFF 		bl	UART_1_Start
 231:main.c        **** 
 232:main.c        **** 	/* Initialise the LEDs. */
 233:main.c        **** 	vParTestInitialise();
 163              		.loc 2 233 0
 164 001a FFF7FEFF 		bl	vParTestInitialise
 234:main.c        **** 
 235:main.c        **** 	/* Start the PWM modules that drive the IntQueue tests. */
 236:main.c        **** 	High_Frequency_PWM_0_Start();
 165              		.loc 2 236 0
 166 001e FFF7FEFF 		bl	High_Frequency_PWM_0_Start
 237:main.c        **** 	High_Frequency_PWM_1_Start();
 167              		.loc 2 237 0
 168 0022 FFF7FEFF 		bl	High_Frequency_PWM_1_Start
 238:main.c        **** 
 239:main.c        **** 	/* Start the timers for the Jitter test. */
 240:main.c        **** 	Timer_20KHz_Start();
 169              		.loc 2 240 0
 170 0026 FFF7FEFF 		bl	Timer_20KHz_Start
 241:main.c        **** 	Timer_48MHz_Start();
 171              		.loc 2 241 0
 172 002a FFF7FEFF 		bl	Timer_48MHz_Start
 242:main.c        **** }
 173              		.loc 2 242 0
 174 002e 00BF     		nop
 175 0030 80BD     		pop	{r7, pc}
 176              	.L8:
 177 0032 00BF     		.align	2
 178              	.L7:
 179 0034 00000000 		.word	CyRamVectors
 180 0038 00000000 		.word	vPortSVCHandler
 181 003c 00000000 		.word	xPortPendSVHandler
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 35


 182 0040 00000000 		.word	xPortSysTickHandler
 183              		.cfi_endproc
 184              	.LFE69:
 185              		.size	prvHardwareSetup, .-prvHardwareSetup
 186              		.section	.text.get_dec_str,"ax",%progbits
 187              		.align	2
 188              		.global	get_dec_str
 189              		.thumb
 190              		.thumb_func
 191              		.type	get_dec_str, %function
 192              	get_dec_str:
 193              	.LFB70:
 243:main.c        **** /*---------------------------------------------------------------------------*/
 244:main.c        **** void get_dec_str (char* str, size_t len, uint32_t val)
 245:main.c        **** {
 194              		.loc 2 245 0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 24
 197              		@ frame_needed = 1, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 199 0000 80B4     		push	{r7}
 200              		.cfi_def_cfa_offset 4
 201              		.cfi_offset 7, -4
 202 0002 87B0     		sub	sp, sp, #28
 203              		.cfi_def_cfa_offset 32
 204 0004 00AF     		add	r7, sp, #0
 205              		.cfi_def_cfa_register 7
 206 0006 F860     		str	r0, [r7, #12]
 207 0008 B960     		str	r1, [r7, #8]
 208 000a 7A60     		str	r2, [r7, #4]
 246:main.c        ****   uint8_t i;
 247:main.c        ****   for(i=1; i<=len; i++)
 209              		.loc 2 247 0
 210 000c 0123     		movs	r3, #1
 211 000e FB75     		strb	r3, [r7, #23]
 212 0010 1BE0     		b	.L10
 213              	.L11:
 248:main.c        ****   {
 249:main.c        ****     str[len-i] = (uint8_t) ((val % 10UL) + '0');
 214              		.loc 2 249 0 discriminator 3
 215 0012 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 216 0014 BA68     		ldr	r2, [r7, #8]
 217 0016 D31A     		subs	r3, r2, r3
 218 0018 FA68     		ldr	r2, [r7, #12]
 219 001a D018     		adds	r0, r2, r3
 220 001c 7968     		ldr	r1, [r7, #4]
 221 001e 0F4B     		ldr	r3, .L12
 222 0020 A3FB0123 		umull	r2, r3, r3, r1
 223 0024 DA08     		lsrs	r2, r3, #3
 224 0026 1346     		mov	r3, r2
 225 0028 9B00     		lsls	r3, r3, #2
 226 002a 1344     		add	r3, r3, r2
 227 002c 5B00     		lsls	r3, r3, #1
 228 002e CA1A     		subs	r2, r1, r3
 229 0030 D3B2     		uxtb	r3, r2
 230 0032 3033     		adds	r3, r3, #48
 231 0034 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 36


 232 0036 0370     		strb	r3, [r0]
 250:main.c        ****     val/=10;
 233              		.loc 2 250 0 discriminator 3
 234 0038 7B68     		ldr	r3, [r7, #4]
 235 003a 084A     		ldr	r2, .L12
 236 003c A2FB0323 		umull	r2, r3, r2, r3
 237 0040 DB08     		lsrs	r3, r3, #3
 238 0042 7B60     		str	r3, [r7, #4]
 247:main.c        ****   {
 239              		.loc 2 247 0 discriminator 3
 240 0044 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 241 0046 0133     		adds	r3, r3, #1
 242 0048 FB75     		strb	r3, [r7, #23]
 243              	.L10:
 247:main.c        ****   {
 244              		.loc 2 247 0 is_stmt 0 discriminator 1
 245 004a FA7D     		ldrb	r2, [r7, #23]	@ zero_extendqisi2
 246 004c BB68     		ldr	r3, [r7, #8]
 247 004e 9A42     		cmp	r2, r3
 248 0050 DFD9     		bls	.L11
 251:main.c        ****   }
 252:main.c        **** 
 253:main.c        **** }
 249              		.loc 2 253 0 is_stmt 1
 250 0052 00BF     		nop
 251 0054 1C37     		adds	r7, r7, #28
 252              		.cfi_def_cfa_offset 4
 253 0056 BD46     		mov	sp, r7
 254              		.cfi_def_cfa_register 13
 255              		@ sp needed
 256 0058 80BC     		pop	{r7}
 257              		.cfi_restore 7
 258              		.cfi_def_cfa_offset 0
 259 005a 7047     		bx	lr
 260              	.L13:
 261              		.align	2
 262              	.L12:
 263 005c CDCCCCCC 		.word	-858993459
 264              		.cfi_endproc
 265              	.LFE70:
 266              		.size	get_dec_str, .-get_dec_str
 267              		.section	.rodata
 268              		.align	2
 269              	.LC0:
 270 0000 30313233 		.ascii	"0123456789ABCDE\000"
 270      34353637 
 270      38394142 
 270      43444500 
 271              		.section	.text.get_hex_str,"ax",%progbits
 272              		.align	2
 273              		.global	get_hex_str
 274              		.thumb
 275              		.thumb_func
 276              		.type	get_hex_str, %function
 277              	get_hex_str:
 278              	.LFB71:
 254:main.c        **** 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 37


 255:main.c        **** void get_hex_str (char* str, size_t len, uint32_t val)
 256:main.c        **** {
 279              		.loc 2 256 0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 40
 282              		@ frame_needed = 1, uses_anonymous_args = 0
 283              		@ link register save eliminated.
 284 0000 90B4     		push	{r4, r7}
 285              		.cfi_def_cfa_offset 8
 286              		.cfi_offset 4, -8
 287              		.cfi_offset 7, -4
 288 0002 8AB0     		sub	sp, sp, #40
 289              		.cfi_def_cfa_offset 48
 290 0004 00AF     		add	r7, sp, #0
 291              		.cfi_def_cfa_register 7
 292 0006 F860     		str	r0, [r7, #12]
 293 0008 B960     		str	r1, [r7, #8]
 294 000a 7A60     		str	r2, [r7, #4]
 257:main.c        ****   uint8_t i;
 258:main.c        ****   const char hexchar[] = "0123456789ABCDE"; 
 295              		.loc 2 258 0
 296 000c 154B     		ldr	r3, .L17
 297 000e 07F11404 		add	r4, r7, #20
 298 0012 0FCB     		ldmia	r3, {r0, r1, r2, r3}
 299 0014 84E80F00 		stmia	r4, {r0, r1, r2, r3}
 259:main.c        ****   for(i=1; i<=len; i++)
 300              		.loc 2 259 0
 301 0018 0123     		movs	r3, #1
 302 001a 87F82730 		strb	r3, [r7, #39]
 303 001e 16E0     		b	.L15
 304              	.L16:
 260:main.c        ****   {
 261:main.c        ****     str[len-i] = (uint8_t) (hexchar[(val & 0xfL)]);
 305              		.loc 2 261 0 discriminator 3
 306 0020 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 307 0024 BA68     		ldr	r2, [r7, #8]
 308 0026 D31A     		subs	r3, r2, r3
 309 0028 FA68     		ldr	r2, [r7, #12]
 310 002a 1344     		add	r3, r3, r2
 311 002c 7A68     		ldr	r2, [r7, #4]
 312 002e 02F00F02 		and	r2, r2, #15
 313 0032 07F12801 		add	r1, r7, #40
 314 0036 0A44     		add	r2, r2, r1
 315 0038 12F8142C 		ldrb	r2, [r2, #-20]	@ zero_extendqisi2
 316 003c 1A70     		strb	r2, [r3]
 262:main.c        ****     val/=16;
 317              		.loc 2 262 0 discriminator 3
 318 003e 7B68     		ldr	r3, [r7, #4]
 319 0040 1B09     		lsrs	r3, r3, #4
 320 0042 7B60     		str	r3, [r7, #4]
 259:main.c        ****   for(i=1; i<=len; i++)
 321              		.loc 2 259 0 discriminator 3
 322 0044 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 323 0048 0133     		adds	r3, r3, #1
 324 004a 87F82730 		strb	r3, [r7, #39]
 325              	.L15:
 259:main.c        ****   for(i=1; i<=len; i++)
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 38


 326              		.loc 2 259 0 is_stmt 0 discriminator 1
 327 004e 97F82720 		ldrb	r2, [r7, #39]	@ zero_extendqisi2
 328 0052 BB68     		ldr	r3, [r7, #8]
 329 0054 9A42     		cmp	r2, r3
 330 0056 E3D9     		bls	.L16
 263:main.c        ****   }
 264:main.c        **** 
 265:main.c        **** }
 331              		.loc 2 265 0 is_stmt 1
 332 0058 00BF     		nop
 333 005a 2837     		adds	r7, r7, #40
 334              		.cfi_def_cfa_offset 8
 335 005c BD46     		mov	sp, r7
 336              		.cfi_def_cfa_register 13
 337              		@ sp needed
 338 005e 90BC     		pop	{r4, r7}
 339              		.cfi_restore 7
 340              		.cfi_restore 4
 341              		.cfi_def_cfa_offset 0
 342 0060 7047     		bx	lr
 343              	.L18:
 344 0062 00BF     		.align	2
 345              	.L17:
 346 0064 00000000 		.word	.LC0
 347              		.cfi_endproc
 348              	.LFE71:
 349              		.size	get_hex_str, .-get_hex_str
 350              		.section	.text.myPutchar,"ax",%progbits
 351              		.align	2
 352              		.thumb
 353              		.thumb_func
 354              		.type	myPutchar, %function
 355              	myPutchar:
 356              	.LFB72:
 266:main.c        **** 
 267:main.c        **** static void myPutchar(void *arg,char c)
 268:main.c        **** {
 357              		.loc 2 268 0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 16
 360              		@ frame_needed = 1, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 362 0000 80B4     		push	{r7}
 363              		.cfi_def_cfa_offset 4
 364              		.cfi_offset 7, -4
 365 0002 85B0     		sub	sp, sp, #20
 366              		.cfi_def_cfa_offset 24
 367 0004 00AF     		add	r7, sp, #0
 368              		.cfi_def_cfa_register 7
 369 0006 7860     		str	r0, [r7, #4]
 370 0008 0B46     		mov	r3, r1
 371 000a FB70     		strb	r3, [r7, #3]
 269:main.c        ****     char ** s = (char **)arg;
 372              		.loc 2 269 0
 373 000c 7B68     		ldr	r3, [r7, #4]
 374 000e FB60     		str	r3, [r7, #12]
 270:main.c        ****     *(*s)++ = c;
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 39


 375              		.loc 2 270 0
 376 0010 FB68     		ldr	r3, [r7, #12]
 377 0012 1B68     		ldr	r3, [r3]
 378 0014 591C     		adds	r1, r3, #1
 379 0016 FA68     		ldr	r2, [r7, #12]
 380 0018 1160     		str	r1, [r2]
 381 001a FA78     		ldrb	r2, [r7, #3]
 382 001c 1A70     		strb	r2, [r3]
 271:main.c        **** }
 383              		.loc 2 271 0
 384 001e 00BF     		nop
 385 0020 1437     		adds	r7, r7, #20
 386              		.cfi_def_cfa_offset 4
 387 0022 BD46     		mov	sp, r7
 388              		.cfi_def_cfa_register 13
 389              		@ sp needed
 390 0024 80BC     		pop	{r7}
 391              		.cfi_restore 7
 392              		.cfi_def_cfa_offset 0
 393 0026 7047     		bx	lr
 394              		.cfi_endproc
 395              	.LFE72:
 396              		.size	myPutchar, .-myPutchar
 397              		.section	.text.xsprintf,"ax",%progbits
 398              		.align	2
 399              		.thumb
 400              		.thumb_func
 401              		.type	xsprintf, %function
 402              	xsprintf:
 403              	.LFB73:
 272:main.c        **** 
 273:main.c        **** static void xsprintf(char *buf,const char *fmt,...)
 274:main.c        **** {
 404              		.loc 2 274 0
 405              		.cfi_startproc
 406              		@ args = 4, pretend = 12, frame = 16
 407              		@ frame_needed = 1, uses_anonymous_args = 1
 408 0000 0EB4     		push	{r1, r2, r3}
 409              		.cfi_def_cfa_offset 12
 410              		.cfi_offset 1, -12
 411              		.cfi_offset 2, -8
 412              		.cfi_offset 3, -4
 413 0002 80B5     		push	{r7, lr}
 414              		.cfi_def_cfa_offset 20
 415              		.cfi_offset 7, -20
 416              		.cfi_offset 14, -16
 417 0004 85B0     		sub	sp, sp, #20
 418              		.cfi_def_cfa_offset 40
 419 0006 00AF     		add	r7, sp, #0
 420              		.cfi_def_cfa_register 7
 421 0008 7860     		str	r0, [r7, #4]
 275:main.c        ****     va_list list;
 276:main.c        ****     va_start(list,fmt);
 422              		.loc 2 276 0
 423 000a 07F12003 		add	r3, r7, #32
 424 000e FB60     		str	r3, [r7, #12]
 277:main.c        ****     xvformat(myPutchar,(void *)&buf,fmt,list);
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 40


 425              		.loc 2 277 0
 426 0010 391D     		adds	r1, r7, #4
 427 0012 FB68     		ldr	r3, [r7, #12]
 428 0014 FA69     		ldr	r2, [r7, #28]
 429 0016 0648     		ldr	r0, .L21
 430 0018 FFF7FEFF 		bl	xvformat
 278:main.c        ****     *buf = 0;
 431              		.loc 2 278 0
 432 001c 7B68     		ldr	r3, [r7, #4]
 433 001e 0022     		movs	r2, #0
 434 0020 1A70     		strb	r2, [r3]
 279:main.c        ****     va_end(list);
 280:main.c        **** }
 435              		.loc 2 280 0
 436 0022 00BF     		nop
 437 0024 1437     		adds	r7, r7, #20
 438              		.cfi_def_cfa_offset 20
 439 0026 BD46     		mov	sp, r7
 440              		.cfi_def_cfa_register 13
 441              		@ sp needed
 442 0028 BDE88040 		pop	{r7, lr}
 443              		.cfi_restore 14
 444              		.cfi_restore 7
 445              		.cfi_def_cfa_offset 12
 446 002c 03B0     		add	sp, sp, #12
 447              		.cfi_restore 3
 448              		.cfi_restore 2
 449              		.cfi_restore 1
 450              		.cfi_def_cfa_offset 0
 451 002e 7047     		bx	lr
 452              	.L22:
 453              		.align	2
 454              	.L21:
 455 0030 00000000 		.word	myPutchar
 456              		.cfi_endproc
 457              	.LFE73:
 458              		.size	xsprintf, .-xsprintf
 459              		.section	.rodata
 460              		.align	2
 461              	.LC1:
 462 0010 50617373 		.ascii	"Pass: %lu Jitter(ns): %lu\015\012\000"
 462      3A20256C 
 462      75204A69 
 462      74746572 
 462      286E7329 
 463              		.align	2
 464              	.LC2:
 465 002c 4661696C 		.ascii	"Fail at: %u Error: 0x%04X\015\012\000"
 465      2061743A 
 465      20257520 
 465      4572726F 
 465      723A2030 
 466              		.section	.text.vCheckTask,"ax",%progbits
 467              		.align	2
 468              		.global	vCheckTask
 469              		.thumb
 470              		.thumb_func
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 41


 471              		.type	vCheckTask, %function
 472              	vCheckTask:
 473              	.LFB74:
 281:main.c        **** 
 282:main.c        **** void vCheckTask( void *pvParameters )
 283:main.c        **** {
 474              		.loc 2 283 0
 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 152
 477              		@ frame_needed = 1, uses_anonymous_args = 0
 478 0000 80B5     		push	{r7, lr}
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 7, -8
 481              		.cfi_offset 14, -4
 482 0002 A6B0     		sub	sp, sp, #152
 483              		.cfi_def_cfa_offset 160
 484 0004 00AF     		add	r7, sp, #0
 485              		.cfi_def_cfa_register 7
 486 0006 7860     		str	r0, [r7, #4]
 284:main.c        **** char strbuf[128];
 285:main.c        **** TickType_t xDelay = 0;
 487              		.loc 2 285 0
 488 0008 0023     		movs	r3, #0
 489 000a BB60     		str	r3, [r7, #8]
 286:main.c        **** unsigned short usErrorCode = 0;
 490              		.loc 2 286 0
 491 000c 0023     		movs	r3, #0
 492 000e A7F89630 		strh	r3, [r7, #150]	@ movhi
 287:main.c        **** unsigned long ulIteration = 0;
 493              		.loc 2 287 0
 494 0012 0023     		movs	r3, #0
 495 0014 C7F89030 		str	r3, [r7, #144]
 288:main.c        **** unsigned long ulMaxJitter = 0;
 496              		.loc 2 288 0
 497 0018 0023     		movs	r3, #0
 498 001a C7F88C30 		str	r3, [r7, #140]
 289:main.c        **** extern unsigned short usMaxJitter;
 290:main.c        **** 
 291:main.c        **** 	/* Intialise the sleeper. */
 292:main.c        **** 	xDelay = xTaskGetTickCount();
 499              		.loc 2 292 0
 500 001e FFF7FEFF 		bl	xTaskGetTickCount
 501 0022 0346     		mov	r3, r0
 502 0024 BB60     		str	r3, [r7, #8]
 503              	.L39:
 293:main.c        **** 
 294:main.c        **** 	for( ;; )
 295:main.c        **** 	{
 296:main.c        **** 		/* Perform this check every mainCHECK_DELAY milliseconds. */
 297:main.c        **** 		vTaskDelayUntil( &xDelay, mainCHECK_DELAY );
 504              		.loc 2 297 0
 505 0026 07F10803 		add	r3, r7, #8
 506 002a 41F28831 		movw	r1, #5000
 507 002e 1846     		mov	r0, r3
 508 0030 FFF7FEFF 		bl	vTaskDelayUntil
 298:main.c        **** 
 299:main.c        **** 		/* Check that all of the Demo tasks are still running. */
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 42


 300:main.c        **** 		if( pdTRUE != xAreBlockingQueuesStillRunning() )
 509              		.loc 2 300 0
 510 0034 FFF7FEFF 		bl	xAreBlockingQueuesStillRunning
 511 0038 0346     		mov	r3, r0
 512 003a 012B     		cmp	r3, #1
 513 003c 05D0     		beq	.L24
 301:main.c        **** 		{
 302:main.c        **** 			usErrorCode |= 0x1;
 514              		.loc 2 302 0
 515 003e B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 516 0042 43F00103 		orr	r3, r3, #1
 517 0046 A7F89630 		strh	r3, [r7, #150]	@ movhi
 518              	.L24:
 303:main.c        **** 		}
 304:main.c        **** 
 305:main.c        **** 		if( pdTRUE != xAreBlockTimeTestTasksStillRunning() )
 519              		.loc 2 305 0
 520 004a FFF7FEFF 		bl	xAreBlockTimeTestTasksStillRunning
 521 004e 0346     		mov	r3, r0
 522 0050 012B     		cmp	r3, #1
 523 0052 05D0     		beq	.L25
 306:main.c        **** 		{
 307:main.c        **** 			usErrorCode |= 0x2;
 524              		.loc 2 307 0
 525 0054 B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 526 0058 43F00203 		orr	r3, r3, #2
 527 005c A7F89630 		strh	r3, [r7, #150]	@ movhi
 528              	.L25:
 308:main.c        **** 		}
 309:main.c        **** 
 310:main.c        **** 		if( pdTRUE != xAreCountingSemaphoreTasksStillRunning() )
 529              		.loc 2 310 0
 530 0060 FFF7FEFF 		bl	xAreCountingSemaphoreTasksStillRunning
 531 0064 0346     		mov	r3, r0
 532 0066 012B     		cmp	r3, #1
 533 0068 05D0     		beq	.L26
 311:main.c        **** 		{
 312:main.c        **** 			usErrorCode |= 0x4;
 534              		.loc 2 312 0
 535 006a B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 536 006e 43F00403 		orr	r3, r3, #4
 537 0072 A7F89630 		strh	r3, [r7, #150]	@ movhi
 538              	.L26:
 313:main.c        **** 		}
 314:main.c        **** 
 315:main.c        **** 		if( pdTRUE != xIsCreateTaskStillRunning() )
 539              		.loc 2 315 0
 540 0076 FFF7FEFF 		bl	xIsCreateTaskStillRunning
 541 007a 0346     		mov	r3, r0
 542 007c 012B     		cmp	r3, #1
 543 007e 05D0     		beq	.L27
 316:main.c        **** 		{
 317:main.c        **** 			usErrorCode |= 0x8;
 544              		.loc 2 317 0
 545 0080 B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 546 0084 43F00803 		orr	r3, r3, #8
 547 0088 A7F89630 		strh	r3, [r7, #150]	@ movhi
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 43


 548              	.L27:
 318:main.c        **** 		}
 319:main.c        **** 
 320:main.c        **** 		if( pdTRUE != xAreDynamicPriorityTasksStillRunning() )
 549              		.loc 2 320 0
 550 008c FFF7FEFF 		bl	xAreDynamicPriorityTasksStillRunning
 551 0090 0346     		mov	r3, r0
 552 0092 012B     		cmp	r3, #1
 553 0094 05D0     		beq	.L28
 321:main.c        **** 		{
 322:main.c        **** 			usErrorCode |= 0x10;
 554              		.loc 2 322 0
 555 0096 B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 556 009a 43F01003 		orr	r3, r3, #16
 557 009e A7F89630 		strh	r3, [r7, #150]	@ movhi
 558              	.L28:
 323:main.c        **** 		}
 324:main.c        **** 
 325:main.c        **** 		if( pdTRUE != xAreMathsTaskStillRunning() )
 559              		.loc 2 325 0
 560 00a2 FFF7FEFF 		bl	xAreMathsTaskStillRunning
 561 00a6 0346     		mov	r3, r0
 562 00a8 012B     		cmp	r3, #1
 563 00aa 05D0     		beq	.L29
 326:main.c        **** 		{
 327:main.c        **** 			usErrorCode |= 0x20;
 564              		.loc 2 327 0
 565 00ac B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 566 00b0 43F02003 		orr	r3, r3, #32
 567 00b4 A7F89630 		strh	r3, [r7, #150]	@ movhi
 568              	.L29:
 328:main.c        **** 		}
 329:main.c        **** 
 330:main.c        **** 		if( pdTRUE != xAreGenericQueueTasksStillRunning() )
 569              		.loc 2 330 0
 570 00b8 FFF7FEFF 		bl	xAreGenericQueueTasksStillRunning
 571 00bc 0346     		mov	r3, r0
 572 00be 012B     		cmp	r3, #1
 573 00c0 05D0     		beq	.L30
 331:main.c        **** 		{
 332:main.c        **** 			usErrorCode |= 0x40;
 574              		.loc 2 332 0
 575 00c2 B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 576 00c6 43F04003 		orr	r3, r3, #64
 577 00ca A7F89630 		strh	r3, [r7, #150]	@ movhi
 578              	.L30:
 333:main.c        **** 		}
 334:main.c        **** 
 335:main.c        **** 		if( pdTRUE != xAreIntegerMathsTaskStillRunning() )
 579              		.loc 2 335 0
 580 00ce FFF7FEFF 		bl	xAreIntegerMathsTaskStillRunning
 581 00d2 0346     		mov	r3, r0
 582 00d4 012B     		cmp	r3, #1
 583 00d6 05D0     		beq	.L31
 336:main.c        **** 		{
 337:main.c        **** 			usErrorCode |= 0x80;
 584              		.loc 2 337 0
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 44


 585 00d8 B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 586 00dc 43F08003 		orr	r3, r3, #128
 587 00e0 A7F89630 		strh	r3, [r7, #150]	@ movhi
 588              	.L31:
 338:main.c        **** 		}
 339:main.c        **** 
 340:main.c        **** 		if( pdTRUE != xArePollingQueuesStillRunning() )
 589              		.loc 2 340 0
 590 00e4 FFF7FEFF 		bl	xArePollingQueuesStillRunning
 591 00e8 0346     		mov	r3, r0
 592 00ea 012B     		cmp	r3, #1
 593 00ec 05D0     		beq	.L32
 341:main.c        **** 		{
 342:main.c        **** 			usErrorCode |= 0x100;
 594              		.loc 2 342 0
 595 00ee B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 596 00f2 43F48073 		orr	r3, r3, #256
 597 00f6 A7F89630 		strh	r3, [r7, #150]	@ movhi
 598              	.L32:
 343:main.c        **** 		}
 344:main.c        **** 
 345:main.c        **** 		if( pdTRUE != xAreQueuePeekTasksStillRunning() )
 599              		.loc 2 345 0
 600 00fa FFF7FEFF 		bl	xAreQueuePeekTasksStillRunning
 601 00fe 0346     		mov	r3, r0
 602 0100 012B     		cmp	r3, #1
 603 0102 05D0     		beq	.L33
 346:main.c        **** 		{
 347:main.c        **** 			usErrorCode |= 0x200;
 604              		.loc 2 347 0
 605 0104 B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 606 0108 43F40073 		orr	r3, r3, #512
 607 010c A7F89630 		strh	r3, [r7, #150]	@ movhi
 608              	.L33:
 348:main.c        **** 		}
 349:main.c        **** 
 350:main.c        **** 		if( pdTRUE != xAreSemaphoreTasksStillRunning() )
 609              		.loc 2 350 0
 610 0110 FFF7FEFF 		bl	xAreSemaphoreTasksStillRunning
 611 0114 0346     		mov	r3, r0
 612 0116 012B     		cmp	r3, #1
 613 0118 05D0     		beq	.L34
 351:main.c        **** 		{
 352:main.c        **** 			usErrorCode |= 0x400;
 614              		.loc 2 352 0
 615 011a B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 616 011e 43F48063 		orr	r3, r3, #1024
 617 0122 A7F89630 		strh	r3, [r7, #150]	@ movhi
 618              	.L34:
 353:main.c        **** 		}
 354:main.c        **** 
 355:main.c        **** 		if( pdTRUE != xAreComTestTasksStillRunning() )
 619              		.loc 2 355 0
 620 0126 FFF7FEFF 		bl	xAreComTestTasksStillRunning
 621 012a 0346     		mov	r3, r0
 622 012c 012B     		cmp	r3, #1
 623 012e 05D0     		beq	.L35
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 45


 356:main.c        **** 		{
 357:main.c        **** 			usErrorCode |= 0x800;
 624              		.loc 2 357 0
 625 0130 B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 626 0134 43F40063 		orr	r3, r3, #2048
 627 0138 A7F89630 		strh	r3, [r7, #150]	@ movhi
 628              	.L35:
 358:main.c        **** 		}
 359:main.c        **** 
 360:main.c        **** 		if( pdTRUE != xAreIntQueueTasksStillRunning() )
 629              		.loc 2 360 0
 630 013c FFF7FEFF 		bl	xAreIntQueueTasksStillRunning
 631 0140 0346     		mov	r3, r0
 632 0142 012B     		cmp	r3, #1
 633 0144 05D0     		beq	.L36
 361:main.c        **** 		{
 362:main.c        **** 			usErrorCode |= 0x1000;
 634              		.loc 2 362 0
 635 0146 B7F89630 		ldrh	r3, [r7, #150]	@ movhi
 636 014a 43F48053 		orr	r3, r3, #4096
 637 014e A7F89630 		strh	r3, [r7, #150]	@ movhi
 638              	.L36:
 363:main.c        **** 		}
 364:main.c        ****         
 365:main.c        **** 		if( 0 == usErrorCode )
 639              		.loc 2 365 0
 640 0152 B7F89630 		ldrh	r3, [r7, #150]
 641 0156 002B     		cmp	r3, #0
 642 0158 1BD1     		bne	.L37
 366:main.c        **** 		{
 367:main.c        ****             ulMaxJitter = ( usMaxJitter * mainNS_PER_CLOCK );
 643              		.loc 2 367 0
 644 015a 174B     		ldr	r3, .L40
 645 015c 1B88     		ldrh	r3, [r3]
 646 015e 1A46     		mov	r2, r3
 647 0160 1346     		mov	r3, r2
 648 0162 5B00     		lsls	r3, r3, #1
 649 0164 1344     		add	r3, r3, r2
 650 0166 9B00     		lsls	r3, r3, #2
 651 0168 1344     		add	r3, r3, r2
 652 016a C7F88C30 		str	r3, [r7, #140]
 368:main.c        ****             xsprintf(strbuf,"Pass: %lu Jitter(ns): %lu\r\n",ulIteration++,ulMaxJitter);
 653              		.loc 2 368 0
 654 016e D7F89020 		ldr	r2, [r7, #144]
 655 0172 531C     		adds	r3, r2, #1
 656 0174 C7F89030 		str	r3, [r7, #144]
 657 0178 07F10C00 		add	r0, r7, #12
 658 017c D7F88C30 		ldr	r3, [r7, #140]
 659 0180 0E49     		ldr	r1, .L40+4
 660 0182 FFF7FEFF 		bl	xsprintf
 369:main.c        ****             usbserial_putString(strbuf);
 661              		.loc 2 369 0
 662 0186 07F10C03 		add	r3, r7, #12
 663 018a 1846     		mov	r0, r3
 664 018c FFF7FEFF 		bl	usbserial_putString
 665 0190 49E7     		b	.L39
 666              	.L37:
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 46


 370:main.c        **** 		}
 371:main.c        **** 		else
 372:main.c        **** 		{
 373:main.c        ****             xsprintf(strbuf,"Fail at: %u Error: 0x%04X\r\n",ulIteration++,usErrorCode);
 667              		.loc 2 373 0
 668 0192 D7F89020 		ldr	r2, [r7, #144]
 669 0196 531C     		adds	r3, r2, #1
 670 0198 C7F89030 		str	r3, [r7, #144]
 671 019c B7F89630 		ldrh	r3, [r7, #150]
 672 01a0 07F10C00 		add	r0, r7, #12
 673 01a4 0649     		ldr	r1, .L40+8
 674 01a6 FFF7FEFF 		bl	xsprintf
 374:main.c        ****             usbserial_putString(strbuf);
 675              		.loc 2 374 0
 676 01aa 07F10C03 		add	r3, r7, #12
 677 01ae 1846     		mov	r0, r3
 678 01b0 FFF7FEFF 		bl	usbserial_putString
 375:main.c        ****         }
 376:main.c        **** 
 377:main.c        **** 	}
 679              		.loc 2 377 0
 680 01b4 37E7     		b	.L39
 681              	.L41:
 682 01b6 00BF     		.align	2
 683              	.L40:
 684 01b8 00000000 		.word	usMaxJitter
 685 01bc 10000000 		.word	.LC1
 686 01c0 2C000000 		.word	.LC2
 687              		.cfi_endproc
 688              	.LFE74:
 689              		.size	vCheckTask, .-vCheckTask
 690              		.section	.text.vApplicationStackOverflowHook,"ax",%progbits
 691              		.align	2
 692              		.global	vApplicationStackOverflowHook
 693              		.thumb
 694              		.thumb_func
 695              		.type	vApplicationStackOverflowHook, %function
 696              	vApplicationStackOverflowHook:
 697              	.LFB75:
 378:main.c        **** }
 379:main.c        **** /*---------------------------------------------------------------------------*/
 380:main.c        **** 
 381:main.c        **** void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
 382:main.c        **** {
 698              		.loc 2 382 0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 16
 701              		@ frame_needed = 1, uses_anonymous_args = 0
 702              		@ link register save eliminated.
 703 0000 80B4     		push	{r7}
 704              		.cfi_def_cfa_offset 4
 705              		.cfi_offset 7, -4
 706 0002 85B0     		sub	sp, sp, #20
 707              		.cfi_def_cfa_offset 24
 708 0004 00AF     		add	r7, sp, #0
 709              		.cfi_def_cfa_register 7
 710 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 47


 711 0008 3960     		str	r1, [r7]
 712              	.LBB10:
 713              	.LBB11:
 714              		.file 4 "..\\Source\\portable\\GCC\\ARM_CM3/portmacro.h"
   1:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*
   2:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     FreeRTOS V9.0.0 - Copyright (C) 2016 Real Time Engineers Ltd.
   3:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     All rights reserved
   4:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
   5:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
   6:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
   7:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     This file is part of the FreeRTOS distribution.
   8:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
   9:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     FreeRTOS is free software; you can redistribute it and/or modify it under
  10:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     the terms of the GNU General Public License (version 2) as published by the
  11:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     Free Software Foundation >>>> AND MODIFIED BY <<<< the FreeRTOS exception.
  12:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  13:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     ***************************************************************************
  14:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     >>!   NOTE: The modification to the GPL is included to allow you to     !<<
  15:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     >>!   distribute a combined work that includes FreeRTOS without being   !<<
  16:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     >>!   obliged to provide the source code for proprietary components     !<<
  17:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     >>!   outside of the FreeRTOS kernel.                                   !<<
  18:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     ***************************************************************************
  19:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  20:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
  21:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
  22:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     FOR A PARTICULAR PURPOSE.  Full license text is available on the following
  23:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     link: http://www.freertos.org/a00114.html
  24:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  25:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     ***************************************************************************
  26:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *                                                                       *
  27:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *    FreeRTOS provides completely free yet professionally developed,    *
  28:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *    robust, strictly quality controlled, supported, and cross          *
  29:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *    platform software that is more than just the market leader, it     *
  30:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *    is the industry's de facto standard.                               *
  31:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *                                                                       *
  32:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *    Help yourself get started quickly while simultaneously helping     *
  33:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *    to support the FreeRTOS project by purchasing a FreeRTOS           *
  34:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *    tutorial book, reference manual, or both:                          *
  35:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *    http://www.FreeRTOS.org/Documentation                              *
  36:..\Source\portable\GCC\ARM_CM3/portmacro.h ****      *                                                                       *
  37:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     ***************************************************************************
  38:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  39:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     http://www.FreeRTOS.org/FAQHelp.html - Having a problem?  Start by reading
  40:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     the FAQ page "My application does not run, what could be wrong?".  Have you
  41:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     defined configASSERT()?
  42:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  43:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     http://www.FreeRTOS.org/support - In return for receiving this top quality
  44:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     embedded software for free we request you assist our global community by
  45:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     participating in the support forum.
  46:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  47:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     http://www.FreeRTOS.org/training - Investing in training allows your team to
  48:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     be as productive as possible as early as possible.  Now you can receive
  49:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
  50:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     Ltd, and the world's leading authority on the world's leading RTOS.
  51:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  52:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
  53:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     including FreeRTOS+Trace - an indispensable productivity tool, a DOS
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 48


  54:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     compatible FAT file system, and our tiny thread aware UDP/IP stack.
  55:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  56:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
  57:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
  58:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  59:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
  60:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     Integrity Systems ltd. to sell under the OpenRTOS brand.  Low cost OpenRTOS
  61:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     licenses offer ticketed support, indemnification and commercial middleware.
  62:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  63:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     http://www.SafeRTOS.com - High Integrity Systems also provide a safety
  64:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     engineered and independently SIL3 certified version for use in safety and
  65:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     mission critical applications that require provable dependability.
  66:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  67:..\Source\portable\GCC\ARM_CM3/portmacro.h ****     1 tab == 4 spaces!
  68:..\Source\portable\GCC\ARM_CM3/portmacro.h **** */
  69:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  70:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  71:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #ifndef PORTMACRO_H
  72:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define PORTMACRO_H
  73:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  74:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #ifdef __cplusplus
  75:..\Source\portable\GCC\ARM_CM3/portmacro.h **** extern "C" {
  76:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #endif
  77:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  78:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------
  79:..\Source\portable\GCC\ARM_CM3/portmacro.h ****  * Port specific definitions.
  80:..\Source\portable\GCC\ARM_CM3/portmacro.h ****  *
  81:..\Source\portable\GCC\ARM_CM3/portmacro.h ****  * The settings in this file configure FreeRTOS correctly for the
  82:..\Source\portable\GCC\ARM_CM3/portmacro.h ****  * given hardware and compiler.
  83:..\Source\portable\GCC\ARM_CM3/portmacro.h ****  *
  84:..\Source\portable\GCC\ARM_CM3/portmacro.h ****  * These settings should not be altered.
  85:..\Source\portable\GCC\ARM_CM3/portmacro.h ****  *-----------------------------------------------------------
  86:..\Source\portable\GCC\ARM_CM3/portmacro.h ****  */
  87:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  88:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /* Type definitions. */
  89:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portCHAR		char
  90:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portFLOAT		float
  91:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portDOUBLE		double
  92:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portLONG		long
  93:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portSHORT		short
  94:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portSTACK_TYPE	uint32_t
  95:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portBASE_TYPE	long
  96:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
  97:..\Source\portable\GCC\ARM_CM3/portmacro.h **** typedef portSTACK_TYPE StackType_t;
  98:..\Source\portable\GCC\ARM_CM3/portmacro.h **** typedef long BaseType_t;
  99:..\Source\portable\GCC\ARM_CM3/portmacro.h **** typedef unsigned long UBaseType_t;
 100:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 101:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #if( configUSE_16_BIT_TICKS == 1 )
 102:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	typedef uint16_t TickType_t;
 103:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portMAX_DELAY ( TickType_t ) 0xffff
 104:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #else
 105:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	typedef uint32_t TickType_t;
 106:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portMAX_DELAY ( TickType_t ) 0xffffffffUL
 107:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 108:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	/* 32-bit tick type on a 32-bit architecture, so reads of the tick count do
 109:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	not need to be guarded with a critical section. */
 110:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portTICK_TYPE_IS_ATOMIC 1
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 49


 111:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #endif
 112:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------*/
 113:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 114:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /* Architecture specifics. */
 115:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portSTACK_GROWTH			( -1 )
 116:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portTICK_PERIOD_MS			( ( TickType_t ) 1000 / configTICK_RATE_HZ )
 117:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portBYTE_ALIGNMENT			8
 118:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------*/
 119:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 120:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /* Scheduler utilities. */
 121:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portYIELD() 															\
 122:..\Source\portable\GCC\ARM_CM3/portmacro.h **** {																				\
 123:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	/* Set a PendSV to request a context switch. */								\
 124:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;								\
 125:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 																				\
 126:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	/* Barriers are normally not required but do ensure the code is completely	\
 127:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	within the specified behaviour for the architecture. */						\
 128:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	__asm volatile( "dsb" );													\
 129:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	__asm volatile( "isb" );													\
 130:..\Source\portable\GCC\ARM_CM3/portmacro.h **** }
 131:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 132:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portNVIC_INT_CTRL_REG		( * ( ( volatile uint32_t * ) 0xe000ed04 ) )
 133:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portNVIC_PENDSVSET_BIT		( 1UL << 28UL )
 134:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired != pdFALSE ) portYIELD()
 135:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
 136:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------*/
 137:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 138:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /* Critical section management. */
 139:..\Source\portable\GCC\ARM_CM3/portmacro.h **** extern void vPortEnterCritical( void );
 140:..\Source\portable\GCC\ARM_CM3/portmacro.h **** extern void vPortExitCritical( void );
 141:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portSET_INTERRUPT_MASK_FROM_ISR()		ulPortRaiseBASEPRI()
 142:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portCLEAR_INTERRUPT_MASK_FROM_ISR(x)	vPortSetBASEPRI(x)
 143:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portDISABLE_INTERRUPTS()				vPortRaiseBASEPRI()
 144:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portENABLE_INTERRUPTS()					vPortSetBASEPRI(0)
 145:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portENTER_CRITICAL()					vPortEnterCritical()
 146:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portEXIT_CRITICAL()						vPortExitCritical()
 147:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 148:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------*/
 149:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 150:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /* Task function macros as described on the FreeRTOS.org WEB site.  These are
 151:..\Source\portable\GCC\ARM_CM3/portmacro.h **** not necessary for to use this port.  They are defined so the common demo files
 152:..\Source\portable\GCC\ARM_CM3/portmacro.h **** (which build with all the ports) will build. */
 153:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void *pvParameters )
 154:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void *pvParameters )
 155:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------*/
 156:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 157:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /* Tickless idle/low power functionality. */
 158:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #ifndef portSUPPRESS_TICKS_AND_SLEEP
 159:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	extern void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime );
 160:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime ) vPortSuppressTicksAndSleep( xExpectedIdl
 161:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #endif
 162:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------*/
 163:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 164:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /* Architecture specific optimisations. */
 165:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION
 166:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define configUSE_PORT_OPTIMISED_TASK_SELECTION 1
 167:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #endif
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 50


 168:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 169:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #if configUSE_PORT_OPTIMISED_TASK_SELECTION == 1
 170:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 171:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	/* Generic helper function. */
 172:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitma
 173:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	{
 174:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	uint8_t ucReturn;
 175:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 176:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 177:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 		return ucReturn;
 178:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	}
 179:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 180:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	/* Check the configuration. */
 181:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#if( configMAX_PRIORITIES > 32 )
 182:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 		#error configUSE_PORT_OPTIMISED_TASK_SELECTION can only be set to 1 when configMAX_PRIORITIES is 
 183:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#endif
 184:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 185:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	/* Store/clear the ready priorities in a bit map. */
 186:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portRECORD_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) |= ( 1UL 
 187:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portRESET_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) &= ~( 1UL 
 188:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 189:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	/*-----------------------------------------------------------*/
 190:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 191:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portGET_HIGHEST_PRIORITY( uxTopPriority, uxReadyPriorities ) uxTopPriority = ( 31UL - ( ui
 192:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 193:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #endif /* configUSE_PORT_OPTIMISED_TASK_SELECTION */
 194:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 195:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------*/
 196:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 197:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #ifdef configASSERT
 198:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	void vPortValidateInterruptPriority( void );
 199:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() 	vPortValidateInterruptPriority()
 200:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #endif
 201:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 202:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /* portNOP() is not required by this port. */
 203:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portNOP()
 204:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 205:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #define portINLINE	__inline
 206:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 207:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #ifndef portFORCE_INLINE
 208:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	#define portFORCE_INLINE inline __attribute__(( always_inline))
 209:..\Source\portable\GCC\ARM_CM3/portmacro.h **** #endif
 210:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 211:..\Source\portable\GCC\ARM_CM3/portmacro.h **** portFORCE_INLINE static BaseType_t xPortIsInsideInterrupt( void )
 212:..\Source\portable\GCC\ARM_CM3/portmacro.h **** {
 213:..\Source\portable\GCC\ARM_CM3/portmacro.h **** uint32_t ulCurrentInterrupt;
 214:..\Source\portable\GCC\ARM_CM3/portmacro.h **** BaseType_t xReturn;
 215:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 216:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	/* Obtain the number of the currently executing interrupt. */
 217:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 218:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 219:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	if( ulCurrentInterrupt == 0 )
 220:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	{
 221:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 		xReturn = pdFALSE;
 222:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	}
 223:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	else
 224:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	{
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 51


 225:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 		xReturn = pdTRUE;
 226:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	}
 227:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 228:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	return xReturn;
 229:..\Source\portable\GCC\ARM_CM3/portmacro.h **** }
 230:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 231:..\Source\portable\GCC\ARM_CM3/portmacro.h **** /*-----------------------------------------------------------*/
 232:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 233:..\Source\portable\GCC\ARM_CM3/portmacro.h **** portFORCE_INLINE static void vPortRaiseBASEPRI( void )
 234:..\Source\portable\GCC\ARM_CM3/portmacro.h **** {
 235:..\Source\portable\GCC\ARM_CM3/portmacro.h **** uint32_t ulNewBASEPRI;
 236:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 
 237:..\Source\portable\GCC\ARM_CM3/portmacro.h **** 	__asm volatile
 715              		.loc 4 237 0
 716              		.syntax unified
 717              	@ 237 "..\Source\portable\GCC\ARM_CM3/portmacro.h" 1
 718 000a 4FF0A003 			mov r3, #160												
 719 000e 83F31188 		msr basepri, r3											
 720 0012 BFF36F8F 		isb														
 721 0016 BFF34F8F 		dsb														
 722              	
 723              	@ 0 "" 2
 724              		.thumb
 725              		.syntax unified
 726 001a FB60     		str	r3, [r7, #12]
 727              	.LBE11:
 728              	.LBE10:
 383:main.c        **** 	/* The stack space has been execeeded for a task, considering allocating more. */
 384:main.c        **** 	taskDISABLE_INTERRUPTS();
 385:main.c        **** }/*---------------------------------------------------------------------------*/
 729              		.loc 2 385 0
 730 001c 00BF     		nop
 731 001e 1437     		adds	r7, r7, #20
 732              		.cfi_def_cfa_offset 4
 733 0020 BD46     		mov	sp, r7
 734              		.cfi_def_cfa_register 13
 735              		@ sp needed
 736 0022 80BC     		pop	{r7}
 737              		.cfi_restore 7
 738              		.cfi_def_cfa_offset 0
 739 0024 7047     		bx	lr
 740              		.cfi_endproc
 741              	.LFE75:
 742              		.size	vApplicationStackOverflowHook, .-vApplicationStackOverflowHook
 743 0026 00BF     		.section	.text.vApplicationMallocFailedHook,"ax",%progbits
 744              		.align	2
 745              		.global	vApplicationMallocFailedHook
 746              		.thumb
 747              		.thumb_func
 748              		.type	vApplicationMallocFailedHook, %function
 749              	vApplicationMallocFailedHook:
 750              	.LFB76:
 386:main.c        **** 
 387:main.c        **** void vApplicationMallocFailedHook( void )
 388:main.c        **** {
 751              		.loc 2 388 0
 752              		.cfi_startproc
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 52


 753              		@ args = 0, pretend = 0, frame = 8
 754              		@ frame_needed = 1, uses_anonymous_args = 0
 755              		@ link register save eliminated.
 756 0000 80B4     		push	{r7}
 757              		.cfi_def_cfa_offset 4
 758              		.cfi_offset 7, -4
 759 0002 83B0     		sub	sp, sp, #12
 760              		.cfi_def_cfa_offset 16
 761 0004 00AF     		add	r7, sp, #0
 762              		.cfi_def_cfa_register 7
 763              	.LBB12:
 764              	.LBB13:
 765              		.loc 4 237 0
 766              		.syntax unified
 767              	@ 237 "..\Source\portable\GCC\ARM_CM3/portmacro.h" 1
 768 0006 4FF0A003 			mov r3, #160												
 769 000a 83F31188 		msr basepri, r3											
 770 000e BFF36F8F 		isb														
 771 0012 BFF34F8F 		dsb														
 772              	
 773              	@ 0 "" 2
 774              		.thumb
 775              		.syntax unified
 776 0016 7B60     		str	r3, [r7, #4]
 777              	.LBE13:
 778              	.LBE12:
 389:main.c        **** 	/* The heap space has been execeeded. */
 390:main.c        **** 	taskDISABLE_INTERRUPTS();
 391:main.c        **** }
 779              		.loc 2 391 0
 780 0018 00BF     		nop
 781 001a 0C37     		adds	r7, r7, #12
 782              		.cfi_def_cfa_offset 4
 783 001c BD46     		mov	sp, r7
 784              		.cfi_def_cfa_register 13
 785              		@ sp needed
 786 001e 80BC     		pop	{r7}
 787              		.cfi_restore 7
 788              		.cfi_def_cfa_offset 0
 789 0020 7047     		bx	lr
 790              		.cfi_endproc
 791              	.LFE76:
 792              		.size	vApplicationMallocFailedHook, .-vApplicationMallocFailedHook
 793 0022 00BF     		.text
 794              	.Letext0:
 795              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 796              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 797              		.file 7 "Generated_Source\\PSoC5/cytypes.h"
 798              		.file 8 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 799              		.file 9 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 800              		.file 10 ".\\Tracer/sniffPayload.h"
 801              		.file 11 ".\\Tracer/selfFIFO.h"
 802              		.file 12 "..\\Source\\include/task.h"
 803              		.file 13 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4
 804              		.file 14 ".\\Tracer/sniffTask.h"
 805              		.file 15 "<built-in>"
 806              		.section	.debug_info,"",%progbits
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 53


 807              	.Ldebug_info0:
 808 0000 DB070000 		.4byte	0x7db
 809 0004 0400     		.2byte	0x4
 810 0006 00000000 		.4byte	.Ldebug_abbrev0
 811 000a 04       		.byte	0x4
 812 000b 01       		.uleb128 0x1
 813 000c B6000000 		.4byte	.LASF106
 814 0010 0C       		.byte	0xc
 815 0011 43050000 		.4byte	.LASF107
 816 0015 69050000 		.4byte	.LASF108
 817 0019 00000000 		.4byte	.Ldebug_ranges0+0
 818 001d 00000000 		.4byte	0
 819 0021 00000000 		.4byte	.Ldebug_line0
 820 0025 02       		.uleb128 0x2
 821 0026 01       		.byte	0x1
 822 0027 06       		.byte	0x6
 823 0028 43030000 		.4byte	.LASF0
 824 002c 03       		.uleb128 0x3
 825 002d 7A020000 		.4byte	.LASF4
 826 0031 05       		.byte	0x5
 827 0032 1D       		.byte	0x1d
 828 0033 37000000 		.4byte	0x37
 829 0037 02       		.uleb128 0x2
 830 0038 01       		.byte	0x1
 831 0039 08       		.byte	0x8
 832 003a 0C030000 		.4byte	.LASF1
 833 003e 02       		.uleb128 0x2
 834 003f 02       		.byte	0x2
 835 0040 05       		.byte	0x5
 836 0041 6F000000 		.4byte	.LASF2
 837 0045 02       		.uleb128 0x2
 838 0046 02       		.byte	0x2
 839 0047 07       		.byte	0x7
 840 0048 D0030000 		.4byte	.LASF3
 841 004c 03       		.uleb128 0x3
 842 004d EF040000 		.4byte	.LASF5
 843 0051 05       		.byte	0x5
 844 0052 3F       		.byte	0x3f
 845 0053 57000000 		.4byte	0x57
 846 0057 02       		.uleb128 0x2
 847 0058 04       		.byte	0x4
 848 0059 05       		.byte	0x5
 849 005a 46020000 		.4byte	.LASF6
 850 005e 03       		.uleb128 0x3
 851 005f CB040000 		.4byte	.LASF7
 852 0063 05       		.byte	0x5
 853 0064 41       		.byte	0x41
 854 0065 69000000 		.4byte	0x69
 855 0069 02       		.uleb128 0x2
 856 006a 04       		.byte	0x4
 857 006b 07       		.byte	0x7
 858 006c 87040000 		.4byte	.LASF8
 859 0070 02       		.uleb128 0x2
 860 0071 08       		.byte	0x8
 861 0072 05       		.byte	0x5
 862 0073 15020000 		.4byte	.LASF9
 863 0077 02       		.uleb128 0x2
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 54


 864 0078 08       		.byte	0x8
 865 0079 07       		.byte	0x7
 866 007a 4F030000 		.4byte	.LASF10
 867 007e 04       		.uleb128 0x4
 868 007f 04       		.byte	0x4
 869 0080 05       		.byte	0x5
 870 0081 696E7400 		.ascii	"int\000"
 871 0085 02       		.uleb128 0x2
 872 0086 04       		.byte	0x4
 873 0087 07       		.byte	0x7
 874 0088 7C030000 		.4byte	.LASF11
 875 008c 03       		.uleb128 0x3
 876 008d 8D010000 		.4byte	.LASF12
 877 0091 06       		.byte	0x6
 878 0092 18       		.byte	0x18
 879 0093 2C000000 		.4byte	0x2c
 880 0097 03       		.uleb128 0x3
 881 0098 F6030000 		.4byte	.LASF13
 882 009c 06       		.byte	0x6
 883 009d 2C       		.byte	0x2c
 884 009e 4C000000 		.4byte	0x4c
 885 00a2 03       		.uleb128 0x3
 886 00a3 66030000 		.4byte	.LASF14
 887 00a7 06       		.byte	0x6
 888 00a8 30       		.byte	0x30
 889 00a9 5E000000 		.4byte	0x5e
 890 00ad 05       		.uleb128 0x5
 891 00ae 36050000 		.4byte	.LASF15
 892 00b2 07       		.byte	0x7
 893 00b3 9201     		.2byte	0x192
 894 00b5 37000000 		.4byte	0x37
 895 00b9 02       		.uleb128 0x2
 896 00ba 04       		.byte	0x4
 897 00bb 04       		.byte	0x4
 898 00bc 01020000 		.4byte	.LASF16
 899 00c0 02       		.uleb128 0x2
 900 00c1 08       		.byte	0x8
 901 00c2 04       		.byte	0x4
 902 00c3 3C050000 		.4byte	.LASF17
 903 00c7 02       		.uleb128 0x2
 904 00c8 01       		.byte	0x1
 905 00c9 08       		.byte	0x8
 906 00ca E8030000 		.4byte	.LASF18
 907 00ce 05       		.uleb128 0x5
 908 00cf 23020000 		.4byte	.LASF19
 909 00d3 07       		.byte	0x7
 910 00d4 4E02     		.2byte	0x24e
 911 00d6 DA000000 		.4byte	0xda
 912 00da 06       		.uleb128 0x6
 913 00db 04       		.byte	0x4
 914 00dc E0000000 		.4byte	0xe0
 915 00e0 07       		.uleb128 0x7
 916 00e1 03       		.uleb128 0x3
 917 00e2 79000000 		.4byte	.LASF20
 918 00e6 08       		.byte	0x8
 919 00e7 D8       		.byte	0xd8
 920 00e8 85000000 		.4byte	0x85
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 55


 921 00ec 02       		.uleb128 0x2
 922 00ed 08       		.byte	0x8
 923 00ee 04       		.byte	0x4
 924 00ef 00030000 		.4byte	.LASF21
 925 00f3 02       		.uleb128 0x2
 926 00f4 04       		.byte	0x4
 927 00f5 07       		.byte	0x7
 928 00f6 80000000 		.4byte	.LASF22
 929 00fa 08       		.uleb128 0x8
 930 00fb 04       		.byte	0x4
 931 00fc 06       		.uleb128 0x6
 932 00fd 04       		.byte	0x4
 933 00fe C7000000 		.4byte	0xc7
 934 0102 06       		.uleb128 0x6
 935 0103 04       		.byte	0x4
 936 0104 08010000 		.4byte	0x108
 937 0108 09       		.uleb128 0x9
 938 0109 C7000000 		.4byte	0xc7
 939 010d 0A       		.uleb128 0xa
 940 010e 58010000 		.4byte	.LASF82
 941 0112 01       		.byte	0x1
 942 0113 25000000 		.4byte	0x25
 943 0117 09       		.byte	0x9
 944 0118 17       		.byte	0x17
 945 0119 54010000 		.4byte	0x154
 946 011d 0B       		.uleb128 0xb
 947 011e D6040000 		.4byte	.LASF23
 948 0122 72       		.sleb128 -14
 949 0123 0B       		.uleb128 0xb
 950 0124 44010000 		.4byte	.LASF24
 951 0128 73       		.sleb128 -13
 952 0129 0B       		.uleb128 0xb
 953 012a 99040000 		.4byte	.LASF25
 954 012e 74       		.sleb128 -12
 955 012f 0B       		.uleb128 0xb
 956 0130 A5030000 		.4byte	.LASF26
 957 0134 75       		.sleb128 -11
 958 0135 0B       		.uleb128 0xb
 959 0136 B4010000 		.4byte	.LASF27
 960 013a 76       		.sleb128 -10
 961 013b 0B       		.uleb128 0xb
 962 013c B8030000 		.4byte	.LASF28
 963 0140 7B       		.sleb128 -5
 964 0141 0B       		.uleb128 0xb
 965 0142 2C040000 		.4byte	.LASF29
 966 0146 7C       		.sleb128 -4
 967 0147 0B       		.uleb128 0xb
 968 0148 3A020000 		.4byte	.LASF30
 969 014c 7E       		.sleb128 -2
 970 014d 0B       		.uleb128 0xb
 971 014e 20000000 		.4byte	.LASF31
 972 0152 7F       		.sleb128 -1
 973 0153 00       		.byte	0
 974 0154 03       		.uleb128 0x3
 975 0155 2A030000 		.4byte	.LASF32
 976 0159 09       		.byte	0x9
 977 015a 25       		.byte	0x25
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 56


 978 015b 0D010000 		.4byte	0x10d
 979 015f 0C       		.uleb128 0xc
 980 0160 040E     		.2byte	0xe04
 981 0162 01       		.byte	0x1
 982 0163 7F01     		.2byte	0x17f
 983 0165 1B020000 		.4byte	0x21b
 984 0169 0D       		.uleb128 0xd
 985 016a 7C010000 		.4byte	.LASF33
 986 016e 01       		.byte	0x1
 987 016f 8101     		.2byte	0x181
 988 0171 30020000 		.4byte	0x230
 989 0175 00       		.byte	0
 990 0176 0D       		.uleb128 0xd
 991 0177 55040000 		.4byte	.LASF34
 992 017b 01       		.byte	0x1
 993 017c 8201     		.2byte	0x182
 994 017e 35020000 		.4byte	0x235
 995 0182 20       		.byte	0x20
 996 0183 0D       		.uleb128 0xd
 997 0184 B3030000 		.4byte	.LASF35
 998 0188 01       		.byte	0x1
 999 0189 8301     		.2byte	0x183
 1000 018b 45020000 		.4byte	0x245
 1001 018f 80       		.byte	0x80
 1002 0190 0D       		.uleb128 0xd
 1003 0191 07020000 		.4byte	.LASF36
 1004 0195 01       		.byte	0x1
 1005 0196 8401     		.2byte	0x184
 1006 0198 35020000 		.4byte	0x235
 1007 019c A0       		.byte	0xa0
 1008 019d 0E       		.uleb128 0xe
 1009 019e 14040000 		.4byte	.LASF37
 1010 01a2 01       		.byte	0x1
 1011 01a3 8501     		.2byte	0x185
 1012 01a5 4A020000 		.4byte	0x24a
 1013 01a9 0001     		.2byte	0x100
 1014 01ab 0E       		.uleb128 0xe
 1015 01ac 5F040000 		.4byte	.LASF38
 1016 01b0 01       		.byte	0x1
 1017 01b1 8601     		.2byte	0x186
 1018 01b3 35020000 		.4byte	0x235
 1019 01b7 2001     		.2byte	0x120
 1020 01b9 0E       		.uleb128 0xe
 1021 01ba 3E030000 		.4byte	.LASF39
 1022 01be 01       		.byte	0x1
 1023 01bf 8701     		.2byte	0x187
 1024 01c1 4F020000 		.4byte	0x24f
 1025 01c5 8001     		.2byte	0x180
 1026 01c7 0E       		.uleb128 0xe
 1027 01c8 69040000 		.4byte	.LASF40
 1028 01cc 01       		.byte	0x1
 1029 01cd 8801     		.2byte	0x188
 1030 01cf 35020000 		.4byte	0x235
 1031 01d3 A001     		.2byte	0x1a0
 1032 01d5 0E       		.uleb128 0xe
 1033 01d6 72010000 		.4byte	.LASF41
 1034 01da 01       		.byte	0x1
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 57


 1035 01db 8901     		.2byte	0x189
 1036 01dd 54020000 		.4byte	0x254
 1037 01e1 0002     		.2byte	0x200
 1038 01e3 0E       		.uleb128 0xe
 1039 01e4 73040000 		.4byte	.LASF42
 1040 01e8 01       		.byte	0x1
 1041 01e9 8A01     		.2byte	0x18a
 1042 01eb 59020000 		.4byte	0x259
 1043 01ef 2002     		.2byte	0x220
 1044 01f1 0F       		.uleb128 0xf
 1045 01f2 495000   		.ascii	"IP\000"
 1046 01f5 01       		.byte	0x1
 1047 01f6 8B01     		.2byte	0x18b
 1048 01f8 7E020000 		.4byte	0x27e
 1049 01fc 0003     		.2byte	0x300
 1050 01fe 0E       		.uleb128 0xe
 1051 01ff 7D040000 		.4byte	.LASF43
 1052 0203 01       		.byte	0x1
 1053 0204 8C01     		.2byte	0x18c
 1054 0206 83020000 		.4byte	0x283
 1055 020a F003     		.2byte	0x3f0
 1056 020c 0E       		.uleb128 0xe
 1057 020d AF010000 		.4byte	.LASF44
 1058 0211 01       		.byte	0x1
 1059 0212 8D01     		.2byte	0x18d
 1060 0214 2B020000 		.4byte	0x22b
 1061 0218 000E     		.2byte	0xe00
 1062 021a 00       		.byte	0
 1063 021b 10       		.uleb128 0x10
 1064 021c 2B020000 		.4byte	0x22b
 1065 0220 2B020000 		.4byte	0x22b
 1066 0224 11       		.uleb128 0x11
 1067 0225 F3000000 		.4byte	0xf3
 1068 0229 07       		.byte	0x7
 1069 022a 00       		.byte	0
 1070 022b 12       		.uleb128 0x12
 1071 022c A2000000 		.4byte	0xa2
 1072 0230 12       		.uleb128 0x12
 1073 0231 1B020000 		.4byte	0x21b
 1074 0235 10       		.uleb128 0x10
 1075 0236 A2000000 		.4byte	0xa2
 1076 023a 45020000 		.4byte	0x245
 1077 023e 11       		.uleb128 0x11
 1078 023f F3000000 		.4byte	0xf3
 1079 0243 17       		.byte	0x17
 1080 0244 00       		.byte	0
 1081 0245 12       		.uleb128 0x12
 1082 0246 1B020000 		.4byte	0x21b
 1083 024a 12       		.uleb128 0x12
 1084 024b 1B020000 		.4byte	0x21b
 1085 024f 12       		.uleb128 0x12
 1086 0250 1B020000 		.4byte	0x21b
 1087 0254 12       		.uleb128 0x12
 1088 0255 1B020000 		.4byte	0x21b
 1089 0259 10       		.uleb128 0x10
 1090 025a A2000000 		.4byte	0xa2
 1091 025e 69020000 		.4byte	0x269
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 58


 1092 0262 11       		.uleb128 0x11
 1093 0263 F3000000 		.4byte	0xf3
 1094 0267 37       		.byte	0x37
 1095 0268 00       		.byte	0
 1096 0269 10       		.uleb128 0x10
 1097 026a 79020000 		.4byte	0x279
 1098 026e 79020000 		.4byte	0x279
 1099 0272 11       		.uleb128 0x11
 1100 0273 F3000000 		.4byte	0xf3
 1101 0277 EF       		.byte	0xef
 1102 0278 00       		.byte	0
 1103 0279 12       		.uleb128 0x12
 1104 027a 8C000000 		.4byte	0x8c
 1105 027e 12       		.uleb128 0x12
 1106 027f 69020000 		.4byte	0x269
 1107 0283 10       		.uleb128 0x10
 1108 0284 A2000000 		.4byte	0xa2
 1109 0288 94020000 		.4byte	0x294
 1110 028c 13       		.uleb128 0x13
 1111 028d F3000000 		.4byte	0xf3
 1112 0291 8302     		.2byte	0x283
 1113 0293 00       		.byte	0
 1114 0294 05       		.uleb128 0x5
 1115 0295 34030000 		.4byte	.LASF45
 1116 0299 01       		.byte	0x1
 1117 029a 8E01     		.2byte	0x18e
 1118 029c 5F010000 		.4byte	0x15f
 1119 02a0 14       		.uleb128 0x14
 1120 02a1 01       		.byte	0x1
 1121 02a2 37000000 		.4byte	0x37
 1122 02a6 0A       		.byte	0xa
 1123 02a7 10       		.byte	0x10
 1124 02a8 D7020000 		.4byte	0x2d7
 1125 02ac 15       		.uleb128 0x15
 1126 02ad DC020000 		.4byte	.LASF46
 1127 02b1 00       		.byte	0
 1128 02b2 15       		.uleb128 0x15
 1129 02b3 9D000000 		.4byte	.LASF47
 1130 02b7 01       		.byte	0x1
 1131 02b8 15       		.uleb128 0x15
 1132 02b9 E2020000 		.4byte	.LASF48
 1133 02bd 02       		.byte	0x2
 1134 02be 15       		.uleb128 0x15
 1135 02bf AF040000 		.4byte	.LASF49
 1136 02c3 03       		.byte	0x3
 1137 02c4 15       		.uleb128 0x15
 1138 02c5 1A030000 		.4byte	.LASF50
 1139 02c9 04       		.byte	0x4
 1140 02ca 15       		.uleb128 0x15
 1141 02cb EA040000 		.4byte	.LASF51
 1142 02cf 05       		.byte	0x5
 1143 02d0 15       		.uleb128 0x15
 1144 02d1 FE030000 		.4byte	.LASF52
 1145 02d5 06       		.byte	0x6
 1146 02d6 00       		.byte	0
 1147 02d7 03       		.uleb128 0x3
 1148 02d8 43040000 		.4byte	.LASF53
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 59


 1149 02dc 0A       		.byte	0xa
 1150 02dd 10       		.byte	0x10
 1151 02de A0020000 		.4byte	0x2a0
 1152 02e2 16       		.uleb128 0x16
 1153 02e3 04       		.byte	0x4
 1154 02e4 0A       		.byte	0xa
 1155 02e5 86       		.byte	0x86
 1156 02e6 1B030000 		.4byte	0x31b
 1157 02ea 17       		.uleb128 0x17
 1158 02eb ED030000 		.4byte	.LASF54
 1159 02ef 0A       		.byte	0xa
 1160 02f0 87       		.byte	0x87
 1161 02f1 8C000000 		.4byte	0x8c
 1162 02f5 00       		.byte	0
 1163 02f6 17       		.uleb128 0x17
 1164 02f7 12000000 		.4byte	.LASF55
 1165 02fb 0A       		.byte	0xa
 1166 02fc 88       		.byte	0x88
 1167 02fd 8C000000 		.4byte	0x8c
 1168 0301 01       		.byte	0x1
 1169 0302 17       		.uleb128 0x17
 1170 0303 F9040000 		.4byte	.LASF56
 1171 0307 0A       		.byte	0xa
 1172 0308 89       		.byte	0x89
 1173 0309 D7020000 		.4byte	0x2d7
 1174 030d 02       		.byte	0x2
 1175 030e 17       		.uleb128 0x17
 1176 030f AF000000 		.4byte	.LASF57
 1177 0313 0A       		.byte	0xa
 1178 0314 8A       		.byte	0x8a
 1179 0315 8C000000 		.4byte	0x8c
 1180 0319 03       		.byte	0x3
 1181 031a 00       		.byte	0
 1182 031b 03       		.uleb128 0x3
 1183 031c 89030000 		.4byte	.LASF58
 1184 0320 0A       		.byte	0xa
 1185 0321 8B       		.byte	0x8b
 1186 0322 E2020000 		.4byte	0x2e2
 1187 0326 16       		.uleb128 0x16
 1188 0327 0E       		.byte	0xe
 1189 0328 0A       		.byte	0xa
 1190 0329 95       		.byte	0x95
 1191 032a 53030000 		.4byte	0x353
 1192 032e 17       		.uleb128 0x17
 1193 032f 57000000 		.4byte	.LASF59
 1194 0333 0A       		.byte	0xa
 1195 0334 96       		.byte	0x96
 1196 0335 8C000000 		.4byte	0x8c
 1197 0339 00       		.byte	0
 1198 033a 17       		.uleb128 0x17
 1199 033b A1010000 		.4byte	.LASF60
 1200 033f 0A       		.byte	0xa
 1201 0340 97       		.byte	0x97
 1202 0341 8C000000 		.4byte	0x8c
 1203 0345 01       		.byte	0x1
 1204 0346 17       		.uleb128 0x17
 1205 0347 C4050000 		.4byte	.LASF61
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 60


 1206 034b 0A       		.byte	0xa
 1207 034c 98       		.byte	0x98
 1208 034d 53030000 		.4byte	0x353
 1209 0351 02       		.byte	0x2
 1210 0352 00       		.byte	0
 1211 0353 10       		.uleb128 0x10
 1212 0354 C7000000 		.4byte	0xc7
 1213 0358 63030000 		.4byte	0x363
 1214 035c 11       		.uleb128 0x11
 1215 035d F3000000 		.4byte	0xf3
 1216 0361 0B       		.byte	0xb
 1217 0362 00       		.byte	0
 1218 0363 03       		.uleb128 0x3
 1219 0364 C9020000 		.4byte	.LASF62
 1220 0368 0A       		.byte	0xa
 1221 0369 99       		.byte	0x99
 1222 036a 26030000 		.4byte	0x326
 1223 036e 18       		.uleb128 0x18
 1224 036f 1C01     		.2byte	0x11c
 1225 0371 0A       		.byte	0xa
 1226 0372 A3       		.byte	0xa3
 1227 0373 90030000 		.4byte	0x390
 1228 0377 17       		.uleb128 0x17
 1229 0378 5D010000 		.4byte	.LASF63
 1230 037c 0A       		.byte	0xa
 1231 037d A4       		.byte	0xa4
 1232 037e 1B030000 		.4byte	0x31b
 1233 0382 00       		.byte	0
 1234 0383 17       		.uleb128 0x17
 1235 0384 95010000 		.4byte	.LASF64
 1236 0388 0A       		.byte	0xa
 1237 0389 A5       		.byte	0xa5
 1238 038a 90030000 		.4byte	0x390
 1239 038e 04       		.byte	0x4
 1240 038f 00       		.byte	0
 1241 0390 10       		.uleb128 0x10
 1242 0391 63030000 		.4byte	0x363
 1243 0395 A0030000 		.4byte	0x3a0
 1244 0399 11       		.uleb128 0x11
 1245 039a F3000000 		.4byte	0xf3
 1246 039e 13       		.byte	0x13
 1247 039f 00       		.byte	0
 1248 03a0 03       		.uleb128 0x3
 1249 03a1 4A050000 		.4byte	.LASF65
 1250 03a5 0A       		.byte	0xa
 1251 03a6 A6       		.byte	0xa6
 1252 03a7 6E030000 		.4byte	0x36e
 1253 03ab 19       		.uleb128 0x19
 1254 03ac 62050000 		.4byte	.LASF74
 1255 03b0 0210     		.2byte	0x1002
 1256 03b2 0B       		.byte	0xb
 1257 03b3 0C       		.byte	0xc
 1258 03b4 DF030000 		.4byte	0x3df
 1259 03b8 17       		.uleb128 0x17
 1260 03b9 3E040000 		.4byte	.LASF66
 1261 03bd 0B       		.byte	0xb
 1262 03be 0D       		.byte	0xd
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 61


 1263 03bf DF030000 		.4byte	0x3df
 1264 03c3 00       		.byte	0
 1265 03c4 1A       		.uleb128 0x1a
 1266 03c5 10020000 		.4byte	.LASF67
 1267 03c9 0B       		.byte	0xb
 1268 03ca 0E       		.byte	0xe
 1269 03cb 8C000000 		.4byte	0x8c
 1270 03cf 0010     		.2byte	0x1000
 1271 03d1 1A       		.uleb128 0x1a
 1272 03d2 39000000 		.4byte	.LASF68
 1273 03d6 0B       		.byte	0xb
 1274 03d7 0F       		.byte	0xf
 1275 03d8 8C000000 		.4byte	0x8c
 1276 03dc 0110     		.2byte	0x1001
 1277 03de 00       		.byte	0
 1278 03df 10       		.uleb128 0x10
 1279 03e0 8C000000 		.4byte	0x8c
 1280 03e4 F0030000 		.4byte	0x3f0
 1281 03e8 13       		.uleb128 0x13
 1282 03e9 F3000000 		.4byte	0xf3
 1283 03ed FF0F     		.2byte	0xfff
 1284 03ef 00       		.byte	0
 1285 03f0 03       		.uleb128 0x3
 1286 03f1 9A030000 		.4byte	.LASF69
 1287 03f5 04       		.byte	0x4
 1288 03f6 62       		.byte	0x62
 1289 03f7 57000000 		.4byte	0x57
 1290 03fb 03       		.uleb128 0x3
 1291 03fc BD020000 		.4byte	.LASF70
 1292 0400 04       		.byte	0x4
 1293 0401 63       		.byte	0x63
 1294 0402 69000000 		.4byte	0x69
 1295 0406 03       		.uleb128 0x3
 1296 0407 F5020000 		.4byte	.LASF71
 1297 040b 04       		.byte	0x4
 1298 040c 69       		.byte	0x69
 1299 040d A2000000 		.4byte	0xa2
 1300 0411 03       		.uleb128 0x3
 1301 0412 6F030000 		.4byte	.LASF72
 1302 0416 0C       		.byte	0xc
 1303 0417 67       		.byte	0x67
 1304 0418 FA000000 		.4byte	0xfa
 1305 041c 03       		.uleb128 0x3
 1306 041d 04050000 		.4byte	.LASF73
 1307 0421 0D       		.byte	0xd
 1308 0422 28       		.byte	0x28
 1309 0423 27040000 		.4byte	0x427
 1310 0427 1B       		.uleb128 0x1b
 1311 0428 30020000 		.4byte	.LASF75
 1312 042c 04       		.byte	0x4
 1313 042d 0F       		.byte	0xf
 1314 042e 00       		.byte	0
 1315 042f 3E040000 		.4byte	0x43e
 1316 0433 1C       		.uleb128 0x1c
 1317 0434 E3030000 		.4byte	.LASF109
 1318 0438 FA000000 		.4byte	0xfa
 1319 043c 00       		.byte	0
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 62


 1320 043d 00       		.byte	0
 1321 043e 03       		.uleb128 0x3
 1322 043f 6A010000 		.4byte	.LASF76
 1323 0443 0D       		.byte	0xd
 1324 0444 62       		.byte	0x62
 1325 0445 1C040000 		.4byte	0x41c
 1326 0449 1D       		.uleb128 0x1d
 1327 044a 84020000 		.4byte	.LASF110
 1328 044e 03       		.byte	0x3
 1329 044f 3A       		.byte	0x3a
 1330 0450 03       		.byte	0x3
 1331 0451 1E       		.uleb128 0x1e
 1332 0452 00000000 		.4byte	.LASF111
 1333 0456 04       		.byte	0x4
 1334 0457 E9       		.byte	0xe9
 1335 0458 03       		.byte	0x3
 1336 0459 69040000 		.4byte	0x469
 1337 045d 1F       		.uleb128 0x1f
 1338 045e CF050000 		.4byte	.LASF112
 1339 0462 04       		.byte	0x4
 1340 0463 EB       		.byte	0xeb
 1341 0464 A2000000 		.4byte	0xa2
 1342 0468 00       		.byte	0
 1343 0469 20       		.uleb128 0x20
 1344 046a 91020000 		.4byte	.LASF77
 1345 046e 01       		.byte	0x1
 1346 046f AC05     		.2byte	0x5ac
 1347 0471 00000000 		.4byte	.LFB48
 1348 0475 30000000 		.4byte	.LFE48-.LFB48
 1349 0479 01       		.uleb128 0x1
 1350 047a 9C       		.byte	0x9c
 1351 047b 8F040000 		.4byte	0x48f
 1352 047f 21       		.uleb128 0x21
 1353 0480 58010000 		.4byte	.LASF82
 1354 0484 01       		.byte	0x1
 1355 0485 AC05     		.2byte	0x5ac
 1356 0487 54010000 		.4byte	0x154
 1357 048b 02       		.uleb128 0x2
 1358 048c 91       		.byte	0x91
 1359 048d 77       		.sleb128 -9
 1360 048e 00       		.byte	0
 1361 048f 22       		.uleb128 0x22
 1362 0490 53010000 		.4byte	.LASF113
 1363 0494 02       		.byte	0x2
 1364 0495 95       		.byte	0x95
 1365 0496 7E000000 		.4byte	0x7e
 1366 049a 00000000 		.4byte	.LFB68
 1367 049e 2C000000 		.4byte	.LFE68-.LFB68
 1368 04a2 01       		.uleb128 0x1
 1369 04a3 9C       		.byte	0x9c
 1370 04a4 B8040000 		.4byte	0x4b8
 1371 04a8 23       		.uleb128 0x23
 1372 04a9 49040000 		.4byte	0x449
 1373 04ad 08000000 		.4byte	.LBB8
 1374 04b1 02000000 		.4byte	.LBE8-.LBB8
 1375 04b5 02       		.byte	0x2
 1376 04b6 99       		.byte	0x99
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 63


 1377 04b7 00       		.byte	0
 1378 04b8 24       		.uleb128 0x24
 1379 04b9 46000000 		.4byte	.LASF78
 1380 04bd 02       		.byte	0x2
 1381 04be D5       		.byte	0xd5
 1382 04bf 00000000 		.4byte	.LFB69
 1383 04c3 44000000 		.4byte	.LFE69-.LFB69
 1384 04c7 01       		.uleb128 0x1
 1385 04c8 9C       		.byte	0x9c
 1386 04c9 EE040000 		.4byte	0x4ee
 1387 04cd 25       		.uleb128 0x25
 1388 04ce 19040000 		.4byte	.LASF79
 1389 04d2 02       		.byte	0x2
 1390 04d3 D8       		.byte	0xd8
 1391 04d4 25       		.uleb128 0x25
 1392 04d5 89000000 		.4byte	.LASF80
 1393 04d9 02       		.byte	0x2
 1394 04da D9       		.byte	0xd9
 1395 04db 25       		.uleb128 0x25
 1396 04dc C4010000 		.4byte	.LASF81
 1397 04e0 02       		.byte	0x2
 1398 04e1 DA       		.byte	0xda
 1399 04e2 26       		.uleb128 0x26
 1400 04e3 66020000 		.4byte	.LASF96
 1401 04e7 02       		.byte	0x2
 1402 04e8 DB       		.byte	0xdb
 1403 04e9 EE040000 		.4byte	0x4ee
 1404 04ed 00       		.byte	0
 1405 04ee 10       		.uleb128 0x10
 1406 04ef CE000000 		.4byte	0xce
 1407 04f3 F9040000 		.4byte	0x4f9
 1408 04f7 27       		.uleb128 0x27
 1409 04f8 00       		.byte	0
 1410 04f9 28       		.uleb128 0x28
 1411 04fa C4030000 		.4byte	.LASF83
 1412 04fe 02       		.byte	0x2
 1413 04ff F4       		.byte	0xf4
 1414 0500 00000000 		.4byte	.LFB70
 1415 0504 60000000 		.4byte	.LFE70-.LFB70
 1416 0508 01       		.uleb128 0x1
 1417 0509 9C       		.byte	0x9c
 1418 050a 45050000 		.4byte	0x545
 1419 050e 29       		.uleb128 0x29
 1420 050f 73747200 		.ascii	"str\000"
 1421 0513 02       		.byte	0x2
 1422 0514 F4       		.byte	0xf4
 1423 0515 FC000000 		.4byte	0xfc
 1424 0519 02       		.uleb128 0x2
 1425 051a 91       		.byte	0x91
 1426 051b 6C       		.sleb128 -20
 1427 051c 29       		.uleb128 0x29
 1428 051d 6C656E00 		.ascii	"len\000"
 1429 0521 02       		.byte	0x2
 1430 0522 F4       		.byte	0xf4
 1431 0523 E1000000 		.4byte	0xe1
 1432 0527 02       		.uleb128 0x2
 1433 0528 91       		.byte	0x91
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 64


 1434 0529 68       		.sleb128 -24
 1435 052a 29       		.uleb128 0x29
 1436 052b 76616C00 		.ascii	"val\000"
 1437 052f 02       		.byte	0x2
 1438 0530 F4       		.byte	0xf4
 1439 0531 A2000000 		.4byte	0xa2
 1440 0535 02       		.uleb128 0x2
 1441 0536 91       		.byte	0x91
 1442 0537 64       		.sleb128 -28
 1443 0538 2A       		.uleb128 0x2a
 1444 0539 6900     		.ascii	"i\000"
 1445 053b 02       		.byte	0x2
 1446 053c F6       		.byte	0xf6
 1447 053d 8C000000 		.4byte	0x8c
 1448 0541 02       		.uleb128 0x2
 1449 0542 91       		.byte	0x91
 1450 0543 77       		.sleb128 -9
 1451 0544 00       		.byte	0
 1452 0545 28       		.uleb128 0x28
 1453 0546 A3000000 		.4byte	.LASF84
 1454 054a 02       		.byte	0x2
 1455 054b FF       		.byte	0xff
 1456 054c 00000000 		.4byte	.LFB71
 1457 0550 68000000 		.4byte	.LFE71-.LFB71
 1458 0554 01       		.uleb128 0x1
 1459 0555 9C       		.byte	0x9c
 1460 0556 A1050000 		.4byte	0x5a1
 1461 055a 29       		.uleb128 0x29
 1462 055b 73747200 		.ascii	"str\000"
 1463 055f 02       		.byte	0x2
 1464 0560 FF       		.byte	0xff
 1465 0561 FC000000 		.4byte	0xfc
 1466 0565 02       		.uleb128 0x2
 1467 0566 91       		.byte	0x91
 1468 0567 5C       		.sleb128 -36
 1469 0568 29       		.uleb128 0x29
 1470 0569 6C656E00 		.ascii	"len\000"
 1471 056d 02       		.byte	0x2
 1472 056e FF       		.byte	0xff
 1473 056f E1000000 		.4byte	0xe1
 1474 0573 02       		.uleb128 0x2
 1475 0574 91       		.byte	0x91
 1476 0575 58       		.sleb128 -40
 1477 0576 29       		.uleb128 0x29
 1478 0577 76616C00 		.ascii	"val\000"
 1479 057b 02       		.byte	0x2
 1480 057c FF       		.byte	0xff
 1481 057d A2000000 		.4byte	0xa2
 1482 0581 02       		.uleb128 0x2
 1483 0582 91       		.byte	0x91
 1484 0583 54       		.sleb128 -44
 1485 0584 2B       		.uleb128 0x2b
 1486 0585 6900     		.ascii	"i\000"
 1487 0587 02       		.byte	0x2
 1488 0588 0101     		.2byte	0x101
 1489 058a 8C000000 		.4byte	0x8c
 1490 058e 02       		.uleb128 0x2
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 65


 1491 058f 91       		.byte	0x91
 1492 0590 77       		.sleb128 -9
 1493 0591 2C       		.uleb128 0x2c
 1494 0592 D4010000 		.4byte	.LASF85
 1495 0596 02       		.byte	0x2
 1496 0597 0201     		.2byte	0x102
 1497 0599 B1050000 		.4byte	0x5b1
 1498 059d 02       		.uleb128 0x2
 1499 059e 91       		.byte	0x91
 1500 059f 64       		.sleb128 -28
 1501 05a0 00       		.byte	0
 1502 05a1 10       		.uleb128 0x10
 1503 05a2 08010000 		.4byte	0x108
 1504 05a6 B1050000 		.4byte	0x5b1
 1505 05aa 11       		.uleb128 0x11
 1506 05ab F3000000 		.4byte	0xf3
 1507 05af 0F       		.byte	0xf
 1508 05b0 00       		.byte	0
 1509 05b1 09       		.uleb128 0x9
 1510 05b2 A1050000 		.4byte	0x5a1
 1511 05b6 20       		.uleb128 0x20
 1512 05b7 13050000 		.4byte	.LASF86
 1513 05bb 02       		.byte	0x2
 1514 05bc 0B01     		.2byte	0x10b
 1515 05be 00000000 		.4byte	.LFB72
 1516 05c2 28000000 		.4byte	.LFE72-.LFB72
 1517 05c6 01       		.uleb128 0x1
 1518 05c7 9C       		.byte	0x9c
 1519 05c8 F6050000 		.4byte	0x5f6
 1520 05cc 2D       		.uleb128 0x2d
 1521 05cd 61726700 		.ascii	"arg\000"
 1522 05d1 02       		.byte	0x2
 1523 05d2 0B01     		.2byte	0x10b
 1524 05d4 FA000000 		.4byte	0xfa
 1525 05d8 02       		.uleb128 0x2
 1526 05d9 91       		.byte	0x91
 1527 05da 6C       		.sleb128 -20
 1528 05db 2D       		.uleb128 0x2d
 1529 05dc 6300     		.ascii	"c\000"
 1530 05de 02       		.byte	0x2
 1531 05df 0B01     		.2byte	0x10b
 1532 05e1 C7000000 		.4byte	0xc7
 1533 05e5 02       		.uleb128 0x2
 1534 05e6 91       		.byte	0x91
 1535 05e7 6B       		.sleb128 -21
 1536 05e8 2B       		.uleb128 0x2b
 1537 05e9 7300     		.ascii	"s\000"
 1538 05eb 02       		.byte	0x2
 1539 05ec 0D01     		.2byte	0x10d
 1540 05ee F6050000 		.4byte	0x5f6
 1541 05f2 02       		.uleb128 0x2
 1542 05f3 91       		.byte	0x91
 1543 05f4 74       		.sleb128 -12
 1544 05f5 00       		.byte	0
 1545 05f6 06       		.uleb128 0x6
 1546 05f7 04       		.byte	0x4
 1547 05f8 FC000000 		.4byte	0xfc
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 66


 1548 05fc 2E       		.uleb128 0x2e
 1549 05fd 5D020000 		.4byte	.LASF87
 1550 0601 02       		.byte	0x2
 1551 0602 1101     		.2byte	0x111
 1552 0604 00000000 		.4byte	.LFB73
 1553 0608 34000000 		.4byte	.LFE73-.LFB73
 1554 060c 01       		.uleb128 0x1
 1555 060d 9C       		.byte	0x9c
 1556 060e 41060000 		.4byte	0x641
 1557 0612 2D       		.uleb128 0x2d
 1558 0613 62756600 		.ascii	"buf\000"
 1559 0617 02       		.byte	0x2
 1560 0618 1101     		.2byte	0x111
 1561 061a FC000000 		.4byte	0xfc
 1562 061e 02       		.uleb128 0x2
 1563 061f 91       		.byte	0x91
 1564 0620 5C       		.sleb128 -36
 1565 0621 2D       		.uleb128 0x2d
 1566 0622 666D7400 		.ascii	"fmt\000"
 1567 0626 02       		.byte	0x2
 1568 0627 1101     		.2byte	0x111
 1569 0629 02010000 		.4byte	0x102
 1570 062d 02       		.uleb128 0x2
 1571 062e 91       		.byte	0x91
 1572 062f 74       		.sleb128 -12
 1573 0630 2F       		.uleb128 0x2f
 1574 0631 2C       		.uleb128 0x2c
 1575 0632 77010000 		.4byte	.LASF88
 1576 0636 02       		.byte	0x2
 1577 0637 1301     		.2byte	0x113
 1578 0639 3E040000 		.4byte	0x43e
 1579 063d 02       		.uleb128 0x2
 1580 063e 91       		.byte	0x91
 1581 063f 64       		.sleb128 -28
 1582 0640 00       		.byte	0
 1583 0641 30       		.uleb128 0x30
 1584 0642 64000000 		.4byte	.LASF89
 1585 0646 02       		.byte	0x2
 1586 0647 1A01     		.2byte	0x11a
 1587 0649 00000000 		.4byte	.LFB74
 1588 064d C4010000 		.4byte	.LFE74-.LFB74
 1589 0651 01       		.uleb128 0x1
 1590 0652 9C       		.byte	0x9c
 1591 0653 C1060000 		.4byte	0x6c1
 1592 0657 21       		.uleb128 0x21
 1593 0658 29050000 		.4byte	.LASF90
 1594 065c 02       		.byte	0x2
 1595 065d 1A01     		.2byte	0x11a
 1596 065f FA000000 		.4byte	0xfa
 1597 0663 03       		.uleb128 0x3
 1598 0664 91       		.byte	0x91
 1599 0665 E47E     		.sleb128 -156
 1600 0667 2C       		.uleb128 0x2c
 1601 0668 3F000000 		.4byte	.LASF91
 1602 066c 02       		.byte	0x2
 1603 066d 1C01     		.2byte	0x11c
 1604 066f C1060000 		.4byte	0x6c1
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 67


 1605 0673 03       		.uleb128 0x3
 1606 0674 91       		.byte	0x91
 1607 0675 EC7E     		.sleb128 -148
 1608 0677 2C       		.uleb128 0x2c
 1609 0678 73020000 		.4byte	.LASF92
 1610 067c 02       		.byte	0x2
 1611 067d 1D01     		.2byte	0x11d
 1612 067f 06040000 		.4byte	0x406
 1613 0683 03       		.uleb128 0x3
 1614 0684 91       		.byte	0x91
 1615 0685 E87E     		.sleb128 -152
 1616 0687 2C       		.uleb128 0x2c
 1617 0688 1D050000 		.4byte	.LASF93
 1618 068c 02       		.byte	0x2
 1619 068d 1E01     		.2byte	0x11e
 1620 068f 45000000 		.4byte	0x45
 1621 0693 02       		.uleb128 0x2
 1622 0694 91       		.byte	0x91
 1623 0695 76       		.sleb128 -10
 1624 0696 2C       		.uleb128 0x2c
 1625 0697 81010000 		.4byte	.LASF94
 1626 069b 02       		.byte	0x2
 1627 069c 1F01     		.2byte	0x11f
 1628 069e 69000000 		.4byte	0x69
 1629 06a2 02       		.uleb128 0x2
 1630 06a3 91       		.byte	0x91
 1631 06a4 70       		.sleb128 -16
 1632 06a5 2C       		.uleb128 0x2c
 1633 06a6 D0020000 		.4byte	.LASF95
 1634 06aa 02       		.byte	0x2
 1635 06ab 2001     		.2byte	0x120
 1636 06ad 69000000 		.4byte	0x69
 1637 06b1 02       		.uleb128 0x2
 1638 06b2 91       		.byte	0x91
 1639 06b3 6C       		.sleb128 -20
 1640 06b4 31       		.uleb128 0x31
 1641 06b5 2D000000 		.4byte	.LASF97
 1642 06b9 02       		.byte	0x2
 1643 06ba 2101     		.2byte	0x121
 1644 06bc 45000000 		.4byte	0x45
 1645 06c0 00       		.byte	0
 1646 06c1 10       		.uleb128 0x10
 1647 06c2 C7000000 		.4byte	0xc7
 1648 06c6 D1060000 		.4byte	0x6d1
 1649 06ca 11       		.uleb128 0x11
 1650 06cb F3000000 		.4byte	0xf3
 1651 06cf 7F       		.byte	0x7f
 1652 06d0 00       		.byte	0
 1653 06d1 32       		.uleb128 0x32
 1654 06d2 DC010000 		.4byte	.LASF98
 1655 06d6 02       		.byte	0x2
 1656 06d7 7D01     		.2byte	0x17d
 1657 06d9 00000000 		.4byte	.LFB75
 1658 06dd 26000000 		.4byte	.LFE75-.LFB75
 1659 06e1 01       		.uleb128 0x1
 1660 06e2 9C       		.byte	0x9c
 1661 06e3 29070000 		.4byte	0x729
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 68


 1662 06e7 21       		.uleb128 0x21
 1663 06e8 FA010000 		.4byte	.LASF99
 1664 06ec 02       		.byte	0x2
 1665 06ed 7D01     		.2byte	0x17d
 1666 06ef 11040000 		.4byte	0x411
 1667 06f3 02       		.uleb128 0x2
 1668 06f4 91       		.byte	0x91
 1669 06f5 6C       		.sleb128 -20
 1670 06f6 21       		.uleb128 0x21
 1671 06f7 DC050000 		.4byte	.LASF100
 1672 06fb 02       		.byte	0x2
 1673 06fc 7D01     		.2byte	0x17d
 1674 06fe FC000000 		.4byte	0xfc
 1675 0702 02       		.uleb128 0x2
 1676 0703 91       		.byte	0x91
 1677 0704 68       		.sleb128 -24
 1678 0705 33       		.uleb128 0x33
 1679 0706 51040000 		.4byte	0x451
 1680 070a 0A000000 		.4byte	.LBB10
 1681 070e 12000000 		.4byte	.LBE10-.LBB10
 1682 0712 02       		.byte	0x2
 1683 0713 8001     		.2byte	0x180
 1684 0715 34       		.uleb128 0x34
 1685 0716 0A000000 		.4byte	.LBB11
 1686 071a 12000000 		.4byte	.LBE11-.LBB11
 1687 071e 35       		.uleb128 0x35
 1688 071f 5D040000 		.4byte	0x45d
 1689 0723 02       		.uleb128 0x2
 1690 0724 91       		.byte	0x91
 1691 0725 74       		.sleb128 -12
 1692 0726 00       		.byte	0
 1693 0727 00       		.byte	0
 1694 0728 00       		.byte	0
 1695 0729 32       		.uleb128 0x32
 1696 072a A0020000 		.4byte	.LASF101
 1697 072e 02       		.byte	0x2
 1698 072f 8301     		.2byte	0x183
 1699 0731 00000000 		.4byte	.LFB76
 1700 0735 22000000 		.4byte	.LFE76-.LFB76
 1701 0739 01       		.uleb128 0x1
 1702 073a 9C       		.byte	0x9c
 1703 073b 63070000 		.4byte	0x763
 1704 073f 33       		.uleb128 0x33
 1705 0740 51040000 		.4byte	0x451
 1706 0744 06000000 		.4byte	.LBB12
 1707 0748 12000000 		.4byte	.LBE12-.LBB12
 1708 074c 02       		.byte	0x2
 1709 074d 8601     		.2byte	0x186
 1710 074f 34       		.uleb128 0x34
 1711 0750 06000000 		.4byte	.LBB13
 1712 0754 12000000 		.4byte	.LBE13-.LBB13
 1713 0758 35       		.uleb128 0x35
 1714 0759 5D040000 		.4byte	0x45d
 1715 075d 02       		.uleb128 0x2
 1716 075e 91       		.byte	0x91
 1717 075f 74       		.sleb128 -12
 1718 0760 00       		.byte	0
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 69


 1719 0761 00       		.byte	0
 1720 0762 00       		.byte	0
 1721 0763 31       		.uleb128 0x31
 1722 0764 55050000 		.4byte	.LASF102
 1723 0768 01       		.byte	0x1
 1724 0769 9606     		.2byte	0x696
 1725 076b 6F070000 		.4byte	0x76f
 1726 076f 12       		.uleb128 0x12
 1727 0770 97000000 		.4byte	0x97
 1728 0774 10       		.uleb128 0x10
 1729 0775 8C000000 		.4byte	0x8c
 1730 0779 84070000 		.4byte	0x784
 1731 077d 11       		.uleb128 0x11
 1732 077e F3000000 		.4byte	0xf3
 1733 0782 0C       		.byte	0xc
 1734 0783 00       		.byte	0
 1735 0784 36       		.uleb128 0x36
 1736 0785 4F020000 		.4byte	.LASF103
 1737 0789 0A       		.byte	0xa
 1738 078a 12       		.byte	0x12
 1739 078b 74070000 		.4byte	0x774
 1740 078f 05       		.uleb128 0x5
 1741 0790 03       		.byte	0x3
 1742 0791 00000000 		.4byte	sniffIDFilter
 1743 0795 36       		.uleb128 0x36
 1744 0796 4E040000 		.4byte	.LASF104
 1745 079a 0B       		.byte	0xb
 1746 079b 10       		.byte	0x10
 1747 079c AB030000 		.4byte	0x3ab
 1748 07a0 05       		.uleb128 0x5
 1749 07a1 03       		.byte	0x3
 1750 07a2 00000000 		.4byte	buffer
 1751 07a6 10       		.uleb128 0x10
 1752 07a7 A0030000 		.4byte	0x3a0
 1753 07ab B6070000 		.4byte	0x7b6
 1754 07af 11       		.uleb128 0x11
 1755 07b0 F3000000 		.4byte	0xf3
 1756 07b4 05       		.byte	0x5
 1757 07b5 00       		.byte	0
 1758 07b6 36       		.uleb128 0x36
 1759 07b7 C0040000 		.4byte	.LASF105
 1760 07bb 0E       		.byte	0xe
 1761 07bc 0D       		.byte	0xd
 1762 07bd A6070000 		.4byte	0x7a6
 1763 07c1 05       		.uleb128 0x5
 1764 07c2 03       		.byte	0x3
 1765 07c3 00000000 		.4byte	objectList
 1766 07c7 26       		.uleb128 0x26
 1767 07c8 66020000 		.4byte	.LASF96
 1768 07cc 02       		.byte	0x2
 1769 07cd DB       		.byte	0xdb
 1770 07ce EE040000 		.4byte	0x4ee
 1771 07d2 31       		.uleb128 0x31
 1772 07d3 2D000000 		.4byte	.LASF97
 1773 07d7 02       		.byte	0x2
 1774 07d8 2101     		.2byte	0x121
 1775 07da 45000000 		.4byte	0x45
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 70


 1776 07de 00       		.byte	0
 1777              		.section	.debug_abbrev,"",%progbits
 1778              	.Ldebug_abbrev0:
 1779 0000 01       		.uleb128 0x1
 1780 0001 11       		.uleb128 0x11
 1781 0002 01       		.byte	0x1
 1782 0003 25       		.uleb128 0x25
 1783 0004 0E       		.uleb128 0xe
 1784 0005 13       		.uleb128 0x13
 1785 0006 0B       		.uleb128 0xb
 1786 0007 03       		.uleb128 0x3
 1787 0008 0E       		.uleb128 0xe
 1788 0009 1B       		.uleb128 0x1b
 1789 000a 0E       		.uleb128 0xe
 1790 000b 55       		.uleb128 0x55
 1791 000c 17       		.uleb128 0x17
 1792 000d 11       		.uleb128 0x11
 1793 000e 01       		.uleb128 0x1
 1794 000f 10       		.uleb128 0x10
 1795 0010 17       		.uleb128 0x17
 1796 0011 00       		.byte	0
 1797 0012 00       		.byte	0
 1798 0013 02       		.uleb128 0x2
 1799 0014 24       		.uleb128 0x24
 1800 0015 00       		.byte	0
 1801 0016 0B       		.uleb128 0xb
 1802 0017 0B       		.uleb128 0xb
 1803 0018 3E       		.uleb128 0x3e
 1804 0019 0B       		.uleb128 0xb
 1805 001a 03       		.uleb128 0x3
 1806 001b 0E       		.uleb128 0xe
 1807 001c 00       		.byte	0
 1808 001d 00       		.byte	0
 1809 001e 03       		.uleb128 0x3
 1810 001f 16       		.uleb128 0x16
 1811 0020 00       		.byte	0
 1812 0021 03       		.uleb128 0x3
 1813 0022 0E       		.uleb128 0xe
 1814 0023 3A       		.uleb128 0x3a
 1815 0024 0B       		.uleb128 0xb
 1816 0025 3B       		.uleb128 0x3b
 1817 0026 0B       		.uleb128 0xb
 1818 0027 49       		.uleb128 0x49
 1819 0028 13       		.uleb128 0x13
 1820 0029 00       		.byte	0
 1821 002a 00       		.byte	0
 1822 002b 04       		.uleb128 0x4
 1823 002c 24       		.uleb128 0x24
 1824 002d 00       		.byte	0
 1825 002e 0B       		.uleb128 0xb
 1826 002f 0B       		.uleb128 0xb
 1827 0030 3E       		.uleb128 0x3e
 1828 0031 0B       		.uleb128 0xb
 1829 0032 03       		.uleb128 0x3
 1830 0033 08       		.uleb128 0x8
 1831 0034 00       		.byte	0
 1832 0035 00       		.byte	0
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 71


 1833 0036 05       		.uleb128 0x5
 1834 0037 16       		.uleb128 0x16
 1835 0038 00       		.byte	0
 1836 0039 03       		.uleb128 0x3
 1837 003a 0E       		.uleb128 0xe
 1838 003b 3A       		.uleb128 0x3a
 1839 003c 0B       		.uleb128 0xb
 1840 003d 3B       		.uleb128 0x3b
 1841 003e 05       		.uleb128 0x5
 1842 003f 49       		.uleb128 0x49
 1843 0040 13       		.uleb128 0x13
 1844 0041 00       		.byte	0
 1845 0042 00       		.byte	0
 1846 0043 06       		.uleb128 0x6
 1847 0044 0F       		.uleb128 0xf
 1848 0045 00       		.byte	0
 1849 0046 0B       		.uleb128 0xb
 1850 0047 0B       		.uleb128 0xb
 1851 0048 49       		.uleb128 0x49
 1852 0049 13       		.uleb128 0x13
 1853 004a 00       		.byte	0
 1854 004b 00       		.byte	0
 1855 004c 07       		.uleb128 0x7
 1856 004d 15       		.uleb128 0x15
 1857 004e 00       		.byte	0
 1858 004f 27       		.uleb128 0x27
 1859 0050 19       		.uleb128 0x19
 1860 0051 00       		.byte	0
 1861 0052 00       		.byte	0
 1862 0053 08       		.uleb128 0x8
 1863 0054 0F       		.uleb128 0xf
 1864 0055 00       		.byte	0
 1865 0056 0B       		.uleb128 0xb
 1866 0057 0B       		.uleb128 0xb
 1867 0058 00       		.byte	0
 1868 0059 00       		.byte	0
 1869 005a 09       		.uleb128 0x9
 1870 005b 26       		.uleb128 0x26
 1871 005c 00       		.byte	0
 1872 005d 49       		.uleb128 0x49
 1873 005e 13       		.uleb128 0x13
 1874 005f 00       		.byte	0
 1875 0060 00       		.byte	0
 1876 0061 0A       		.uleb128 0xa
 1877 0062 04       		.uleb128 0x4
 1878 0063 01       		.byte	0x1
 1879 0064 03       		.uleb128 0x3
 1880 0065 0E       		.uleb128 0xe
 1881 0066 0B       		.uleb128 0xb
 1882 0067 0B       		.uleb128 0xb
 1883 0068 49       		.uleb128 0x49
 1884 0069 13       		.uleb128 0x13
 1885 006a 3A       		.uleb128 0x3a
 1886 006b 0B       		.uleb128 0xb
 1887 006c 3B       		.uleb128 0x3b
 1888 006d 0B       		.uleb128 0xb
 1889 006e 01       		.uleb128 0x1
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 72


 1890 006f 13       		.uleb128 0x13
 1891 0070 00       		.byte	0
 1892 0071 00       		.byte	0
 1893 0072 0B       		.uleb128 0xb
 1894 0073 28       		.uleb128 0x28
 1895 0074 00       		.byte	0
 1896 0075 03       		.uleb128 0x3
 1897 0076 0E       		.uleb128 0xe
 1898 0077 1C       		.uleb128 0x1c
 1899 0078 0D       		.uleb128 0xd
 1900 0079 00       		.byte	0
 1901 007a 00       		.byte	0
 1902 007b 0C       		.uleb128 0xc
 1903 007c 13       		.uleb128 0x13
 1904 007d 01       		.byte	0x1
 1905 007e 0B       		.uleb128 0xb
 1906 007f 05       		.uleb128 0x5
 1907 0080 3A       		.uleb128 0x3a
 1908 0081 0B       		.uleb128 0xb
 1909 0082 3B       		.uleb128 0x3b
 1910 0083 05       		.uleb128 0x5
 1911 0084 01       		.uleb128 0x1
 1912 0085 13       		.uleb128 0x13
 1913 0086 00       		.byte	0
 1914 0087 00       		.byte	0
 1915 0088 0D       		.uleb128 0xd
 1916 0089 0D       		.uleb128 0xd
 1917 008a 00       		.byte	0
 1918 008b 03       		.uleb128 0x3
 1919 008c 0E       		.uleb128 0xe
 1920 008d 3A       		.uleb128 0x3a
 1921 008e 0B       		.uleb128 0xb
 1922 008f 3B       		.uleb128 0x3b
 1923 0090 05       		.uleb128 0x5
 1924 0091 49       		.uleb128 0x49
 1925 0092 13       		.uleb128 0x13
 1926 0093 38       		.uleb128 0x38
 1927 0094 0B       		.uleb128 0xb
 1928 0095 00       		.byte	0
 1929 0096 00       		.byte	0
 1930 0097 0E       		.uleb128 0xe
 1931 0098 0D       		.uleb128 0xd
 1932 0099 00       		.byte	0
 1933 009a 03       		.uleb128 0x3
 1934 009b 0E       		.uleb128 0xe
 1935 009c 3A       		.uleb128 0x3a
 1936 009d 0B       		.uleb128 0xb
 1937 009e 3B       		.uleb128 0x3b
 1938 009f 05       		.uleb128 0x5
 1939 00a0 49       		.uleb128 0x49
 1940 00a1 13       		.uleb128 0x13
 1941 00a2 38       		.uleb128 0x38
 1942 00a3 05       		.uleb128 0x5
 1943 00a4 00       		.byte	0
 1944 00a5 00       		.byte	0
 1945 00a6 0F       		.uleb128 0xf
 1946 00a7 0D       		.uleb128 0xd
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 73


 1947 00a8 00       		.byte	0
 1948 00a9 03       		.uleb128 0x3
 1949 00aa 08       		.uleb128 0x8
 1950 00ab 3A       		.uleb128 0x3a
 1951 00ac 0B       		.uleb128 0xb
 1952 00ad 3B       		.uleb128 0x3b
 1953 00ae 05       		.uleb128 0x5
 1954 00af 49       		.uleb128 0x49
 1955 00b0 13       		.uleb128 0x13
 1956 00b1 38       		.uleb128 0x38
 1957 00b2 05       		.uleb128 0x5
 1958 00b3 00       		.byte	0
 1959 00b4 00       		.byte	0
 1960 00b5 10       		.uleb128 0x10
 1961 00b6 01       		.uleb128 0x1
 1962 00b7 01       		.byte	0x1
 1963 00b8 49       		.uleb128 0x49
 1964 00b9 13       		.uleb128 0x13
 1965 00ba 01       		.uleb128 0x1
 1966 00bb 13       		.uleb128 0x13
 1967 00bc 00       		.byte	0
 1968 00bd 00       		.byte	0
 1969 00be 11       		.uleb128 0x11
 1970 00bf 21       		.uleb128 0x21
 1971 00c0 00       		.byte	0
 1972 00c1 49       		.uleb128 0x49
 1973 00c2 13       		.uleb128 0x13
 1974 00c3 2F       		.uleb128 0x2f
 1975 00c4 0B       		.uleb128 0xb
 1976 00c5 00       		.byte	0
 1977 00c6 00       		.byte	0
 1978 00c7 12       		.uleb128 0x12
 1979 00c8 35       		.uleb128 0x35
 1980 00c9 00       		.byte	0
 1981 00ca 49       		.uleb128 0x49
 1982 00cb 13       		.uleb128 0x13
 1983 00cc 00       		.byte	0
 1984 00cd 00       		.byte	0
 1985 00ce 13       		.uleb128 0x13
 1986 00cf 21       		.uleb128 0x21
 1987 00d0 00       		.byte	0
 1988 00d1 49       		.uleb128 0x49
 1989 00d2 13       		.uleb128 0x13
 1990 00d3 2F       		.uleb128 0x2f
 1991 00d4 05       		.uleb128 0x5
 1992 00d5 00       		.byte	0
 1993 00d6 00       		.byte	0
 1994 00d7 14       		.uleb128 0x14
 1995 00d8 04       		.uleb128 0x4
 1996 00d9 01       		.byte	0x1
 1997 00da 0B       		.uleb128 0xb
 1998 00db 0B       		.uleb128 0xb
 1999 00dc 49       		.uleb128 0x49
 2000 00dd 13       		.uleb128 0x13
 2001 00de 3A       		.uleb128 0x3a
 2002 00df 0B       		.uleb128 0xb
 2003 00e0 3B       		.uleb128 0x3b
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 74


 2004 00e1 0B       		.uleb128 0xb
 2005 00e2 01       		.uleb128 0x1
 2006 00e3 13       		.uleb128 0x13
 2007 00e4 00       		.byte	0
 2008 00e5 00       		.byte	0
 2009 00e6 15       		.uleb128 0x15
 2010 00e7 28       		.uleb128 0x28
 2011 00e8 00       		.byte	0
 2012 00e9 03       		.uleb128 0x3
 2013 00ea 0E       		.uleb128 0xe
 2014 00eb 1C       		.uleb128 0x1c
 2015 00ec 0B       		.uleb128 0xb
 2016 00ed 00       		.byte	0
 2017 00ee 00       		.byte	0
 2018 00ef 16       		.uleb128 0x16
 2019 00f0 13       		.uleb128 0x13
 2020 00f1 01       		.byte	0x1
 2021 00f2 0B       		.uleb128 0xb
 2022 00f3 0B       		.uleb128 0xb
 2023 00f4 3A       		.uleb128 0x3a
 2024 00f5 0B       		.uleb128 0xb
 2025 00f6 3B       		.uleb128 0x3b
 2026 00f7 0B       		.uleb128 0xb
 2027 00f8 01       		.uleb128 0x1
 2028 00f9 13       		.uleb128 0x13
 2029 00fa 00       		.byte	0
 2030 00fb 00       		.byte	0
 2031 00fc 17       		.uleb128 0x17
 2032 00fd 0D       		.uleb128 0xd
 2033 00fe 00       		.byte	0
 2034 00ff 03       		.uleb128 0x3
 2035 0100 0E       		.uleb128 0xe
 2036 0101 3A       		.uleb128 0x3a
 2037 0102 0B       		.uleb128 0xb
 2038 0103 3B       		.uleb128 0x3b
 2039 0104 0B       		.uleb128 0xb
 2040 0105 49       		.uleb128 0x49
 2041 0106 13       		.uleb128 0x13
 2042 0107 38       		.uleb128 0x38
 2043 0108 0B       		.uleb128 0xb
 2044 0109 00       		.byte	0
 2045 010a 00       		.byte	0
 2046 010b 18       		.uleb128 0x18
 2047 010c 13       		.uleb128 0x13
 2048 010d 01       		.byte	0x1
 2049 010e 0B       		.uleb128 0xb
 2050 010f 05       		.uleb128 0x5
 2051 0110 3A       		.uleb128 0x3a
 2052 0111 0B       		.uleb128 0xb
 2053 0112 3B       		.uleb128 0x3b
 2054 0113 0B       		.uleb128 0xb
 2055 0114 01       		.uleb128 0x1
 2056 0115 13       		.uleb128 0x13
 2057 0116 00       		.byte	0
 2058 0117 00       		.byte	0
 2059 0118 19       		.uleb128 0x19
 2060 0119 13       		.uleb128 0x13
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 75


 2061 011a 01       		.byte	0x1
 2062 011b 03       		.uleb128 0x3
 2063 011c 0E       		.uleb128 0xe
 2064 011d 0B       		.uleb128 0xb
 2065 011e 05       		.uleb128 0x5
 2066 011f 3A       		.uleb128 0x3a
 2067 0120 0B       		.uleb128 0xb
 2068 0121 3B       		.uleb128 0x3b
 2069 0122 0B       		.uleb128 0xb
 2070 0123 01       		.uleb128 0x1
 2071 0124 13       		.uleb128 0x13
 2072 0125 00       		.byte	0
 2073 0126 00       		.byte	0
 2074 0127 1A       		.uleb128 0x1a
 2075 0128 0D       		.uleb128 0xd
 2076 0129 00       		.byte	0
 2077 012a 03       		.uleb128 0x3
 2078 012b 0E       		.uleb128 0xe
 2079 012c 3A       		.uleb128 0x3a
 2080 012d 0B       		.uleb128 0xb
 2081 012e 3B       		.uleb128 0x3b
 2082 012f 0B       		.uleb128 0xb
 2083 0130 49       		.uleb128 0x49
 2084 0131 13       		.uleb128 0x13
 2085 0132 38       		.uleb128 0x38
 2086 0133 05       		.uleb128 0x5
 2087 0134 00       		.byte	0
 2088 0135 00       		.byte	0
 2089 0136 1B       		.uleb128 0x1b
 2090 0137 13       		.uleb128 0x13
 2091 0138 01       		.byte	0x1
 2092 0139 03       		.uleb128 0x3
 2093 013a 0E       		.uleb128 0xe
 2094 013b 0B       		.uleb128 0xb
 2095 013c 0B       		.uleb128 0xb
 2096 013d 3A       		.uleb128 0x3a
 2097 013e 0B       		.uleb128 0xb
 2098 013f 3B       		.uleb128 0x3b
 2099 0140 0B       		.uleb128 0xb
 2100 0141 01       		.uleb128 0x1
 2101 0142 13       		.uleb128 0x13
 2102 0143 00       		.byte	0
 2103 0144 00       		.byte	0
 2104 0145 1C       		.uleb128 0x1c
 2105 0146 0D       		.uleb128 0xd
 2106 0147 00       		.byte	0
 2107 0148 03       		.uleb128 0x3
 2108 0149 0E       		.uleb128 0xe
 2109 014a 49       		.uleb128 0x49
 2110 014b 13       		.uleb128 0x13
 2111 014c 38       		.uleb128 0x38
 2112 014d 0B       		.uleb128 0xb
 2113 014e 34       		.uleb128 0x34
 2114 014f 19       		.uleb128 0x19
 2115 0150 00       		.byte	0
 2116 0151 00       		.byte	0
 2117 0152 1D       		.uleb128 0x1d
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 76


 2118 0153 2E       		.uleb128 0x2e
 2119 0154 00       		.byte	0
 2120 0155 03       		.uleb128 0x3
 2121 0156 0E       		.uleb128 0xe
 2122 0157 3A       		.uleb128 0x3a
 2123 0158 0B       		.uleb128 0xb
 2124 0159 3B       		.uleb128 0x3b
 2125 015a 0B       		.uleb128 0xb
 2126 015b 27       		.uleb128 0x27
 2127 015c 19       		.uleb128 0x19
 2128 015d 20       		.uleb128 0x20
 2129 015e 0B       		.uleb128 0xb
 2130 015f 00       		.byte	0
 2131 0160 00       		.byte	0
 2132 0161 1E       		.uleb128 0x1e
 2133 0162 2E       		.uleb128 0x2e
 2134 0163 01       		.byte	0x1
 2135 0164 03       		.uleb128 0x3
 2136 0165 0E       		.uleb128 0xe
 2137 0166 3A       		.uleb128 0x3a
 2138 0167 0B       		.uleb128 0xb
 2139 0168 3B       		.uleb128 0x3b
 2140 0169 0B       		.uleb128 0xb
 2141 016a 27       		.uleb128 0x27
 2142 016b 19       		.uleb128 0x19
 2143 016c 20       		.uleb128 0x20
 2144 016d 0B       		.uleb128 0xb
 2145 016e 01       		.uleb128 0x1
 2146 016f 13       		.uleb128 0x13
 2147 0170 00       		.byte	0
 2148 0171 00       		.byte	0
 2149 0172 1F       		.uleb128 0x1f
 2150 0173 34       		.uleb128 0x34
 2151 0174 00       		.byte	0
 2152 0175 03       		.uleb128 0x3
 2153 0176 0E       		.uleb128 0xe
 2154 0177 3A       		.uleb128 0x3a
 2155 0178 0B       		.uleb128 0xb
 2156 0179 3B       		.uleb128 0x3b
 2157 017a 0B       		.uleb128 0xb
 2158 017b 49       		.uleb128 0x49
 2159 017c 13       		.uleb128 0x13
 2160 017d 00       		.byte	0
 2161 017e 00       		.byte	0
 2162 017f 20       		.uleb128 0x20
 2163 0180 2E       		.uleb128 0x2e
 2164 0181 01       		.byte	0x1
 2165 0182 03       		.uleb128 0x3
 2166 0183 0E       		.uleb128 0xe
 2167 0184 3A       		.uleb128 0x3a
 2168 0185 0B       		.uleb128 0xb
 2169 0186 3B       		.uleb128 0x3b
 2170 0187 05       		.uleb128 0x5
 2171 0188 27       		.uleb128 0x27
 2172 0189 19       		.uleb128 0x19
 2173 018a 11       		.uleb128 0x11
 2174 018b 01       		.uleb128 0x1
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 77


 2175 018c 12       		.uleb128 0x12
 2176 018d 06       		.uleb128 0x6
 2177 018e 40       		.uleb128 0x40
 2178 018f 18       		.uleb128 0x18
 2179 0190 9742     		.uleb128 0x2117
 2180 0192 19       		.uleb128 0x19
 2181 0193 01       		.uleb128 0x1
 2182 0194 13       		.uleb128 0x13
 2183 0195 00       		.byte	0
 2184 0196 00       		.byte	0
 2185 0197 21       		.uleb128 0x21
 2186 0198 05       		.uleb128 0x5
 2187 0199 00       		.byte	0
 2188 019a 03       		.uleb128 0x3
 2189 019b 0E       		.uleb128 0xe
 2190 019c 3A       		.uleb128 0x3a
 2191 019d 0B       		.uleb128 0xb
 2192 019e 3B       		.uleb128 0x3b
 2193 019f 05       		.uleb128 0x5
 2194 01a0 49       		.uleb128 0x49
 2195 01a1 13       		.uleb128 0x13
 2196 01a2 02       		.uleb128 0x2
 2197 01a3 18       		.uleb128 0x18
 2198 01a4 00       		.byte	0
 2199 01a5 00       		.byte	0
 2200 01a6 22       		.uleb128 0x22
 2201 01a7 2E       		.uleb128 0x2e
 2202 01a8 01       		.byte	0x1
 2203 01a9 3F       		.uleb128 0x3f
 2204 01aa 19       		.uleb128 0x19
 2205 01ab 03       		.uleb128 0x3
 2206 01ac 0E       		.uleb128 0xe
 2207 01ad 3A       		.uleb128 0x3a
 2208 01ae 0B       		.uleb128 0xb
 2209 01af 3B       		.uleb128 0x3b
 2210 01b0 0B       		.uleb128 0xb
 2211 01b1 27       		.uleb128 0x27
 2212 01b2 19       		.uleb128 0x19
 2213 01b3 49       		.uleb128 0x49
 2214 01b4 13       		.uleb128 0x13
 2215 01b5 11       		.uleb128 0x11
 2216 01b6 01       		.uleb128 0x1
 2217 01b7 12       		.uleb128 0x12
 2218 01b8 06       		.uleb128 0x6
 2219 01b9 40       		.uleb128 0x40
 2220 01ba 18       		.uleb128 0x18
 2221 01bb 9642     		.uleb128 0x2116
 2222 01bd 19       		.uleb128 0x19
 2223 01be 01       		.uleb128 0x1
 2224 01bf 13       		.uleb128 0x13
 2225 01c0 00       		.byte	0
 2226 01c1 00       		.byte	0
 2227 01c2 23       		.uleb128 0x23
 2228 01c3 1D       		.uleb128 0x1d
 2229 01c4 00       		.byte	0
 2230 01c5 31       		.uleb128 0x31
 2231 01c6 13       		.uleb128 0x13
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 78


 2232 01c7 11       		.uleb128 0x11
 2233 01c8 01       		.uleb128 0x1
 2234 01c9 12       		.uleb128 0x12
 2235 01ca 06       		.uleb128 0x6
 2236 01cb 58       		.uleb128 0x58
 2237 01cc 0B       		.uleb128 0xb
 2238 01cd 59       		.uleb128 0x59
 2239 01ce 0B       		.uleb128 0xb
 2240 01cf 00       		.byte	0
 2241 01d0 00       		.byte	0
 2242 01d1 24       		.uleb128 0x24
 2243 01d2 2E       		.uleb128 0x2e
 2244 01d3 01       		.byte	0x1
 2245 01d4 03       		.uleb128 0x3
 2246 01d5 0E       		.uleb128 0xe
 2247 01d6 3A       		.uleb128 0x3a
 2248 01d7 0B       		.uleb128 0xb
 2249 01d8 3B       		.uleb128 0x3b
 2250 01d9 0B       		.uleb128 0xb
 2251 01da 27       		.uleb128 0x27
 2252 01db 19       		.uleb128 0x19
 2253 01dc 11       		.uleb128 0x11
 2254 01dd 01       		.uleb128 0x1
 2255 01de 12       		.uleb128 0x12
 2256 01df 06       		.uleb128 0x6
 2257 01e0 40       		.uleb128 0x40
 2258 01e1 18       		.uleb128 0x18
 2259 01e2 9642     		.uleb128 0x2116
 2260 01e4 19       		.uleb128 0x19
 2261 01e5 01       		.uleb128 0x1
 2262 01e6 13       		.uleb128 0x13
 2263 01e7 00       		.byte	0
 2264 01e8 00       		.byte	0
 2265 01e9 25       		.uleb128 0x25
 2266 01ea 2E       		.uleb128 0x2e
 2267 01eb 00       		.byte	0
 2268 01ec 3F       		.uleb128 0x3f
 2269 01ed 19       		.uleb128 0x19
 2270 01ee 03       		.uleb128 0x3
 2271 01ef 0E       		.uleb128 0xe
 2272 01f0 3A       		.uleb128 0x3a
 2273 01f1 0B       		.uleb128 0xb
 2274 01f2 3B       		.uleb128 0x3b
 2275 01f3 0B       		.uleb128 0xb
 2276 01f4 27       		.uleb128 0x27
 2277 01f5 19       		.uleb128 0x19
 2278 01f6 3C       		.uleb128 0x3c
 2279 01f7 19       		.uleb128 0x19
 2280 01f8 00       		.byte	0
 2281 01f9 00       		.byte	0
 2282 01fa 26       		.uleb128 0x26
 2283 01fb 34       		.uleb128 0x34
 2284 01fc 00       		.byte	0
 2285 01fd 03       		.uleb128 0x3
 2286 01fe 0E       		.uleb128 0xe
 2287 01ff 3A       		.uleb128 0x3a
 2288 0200 0B       		.uleb128 0xb
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 79


 2289 0201 3B       		.uleb128 0x3b
 2290 0202 0B       		.uleb128 0xb
 2291 0203 49       		.uleb128 0x49
 2292 0204 13       		.uleb128 0x13
 2293 0205 3F       		.uleb128 0x3f
 2294 0206 19       		.uleb128 0x19
 2295 0207 3C       		.uleb128 0x3c
 2296 0208 19       		.uleb128 0x19
 2297 0209 00       		.byte	0
 2298 020a 00       		.byte	0
 2299 020b 27       		.uleb128 0x27
 2300 020c 21       		.uleb128 0x21
 2301 020d 00       		.byte	0
 2302 020e 00       		.byte	0
 2303 020f 00       		.byte	0
 2304 0210 28       		.uleb128 0x28
 2305 0211 2E       		.uleb128 0x2e
 2306 0212 01       		.byte	0x1
 2307 0213 3F       		.uleb128 0x3f
 2308 0214 19       		.uleb128 0x19
 2309 0215 03       		.uleb128 0x3
 2310 0216 0E       		.uleb128 0xe
 2311 0217 3A       		.uleb128 0x3a
 2312 0218 0B       		.uleb128 0xb
 2313 0219 3B       		.uleb128 0x3b
 2314 021a 0B       		.uleb128 0xb
 2315 021b 27       		.uleb128 0x27
 2316 021c 19       		.uleb128 0x19
 2317 021d 11       		.uleb128 0x11
 2318 021e 01       		.uleb128 0x1
 2319 021f 12       		.uleb128 0x12
 2320 0220 06       		.uleb128 0x6
 2321 0221 40       		.uleb128 0x40
 2322 0222 18       		.uleb128 0x18
 2323 0223 9742     		.uleb128 0x2117
 2324 0225 19       		.uleb128 0x19
 2325 0226 01       		.uleb128 0x1
 2326 0227 13       		.uleb128 0x13
 2327 0228 00       		.byte	0
 2328 0229 00       		.byte	0
 2329 022a 29       		.uleb128 0x29
 2330 022b 05       		.uleb128 0x5
 2331 022c 00       		.byte	0
 2332 022d 03       		.uleb128 0x3
 2333 022e 08       		.uleb128 0x8
 2334 022f 3A       		.uleb128 0x3a
 2335 0230 0B       		.uleb128 0xb
 2336 0231 3B       		.uleb128 0x3b
 2337 0232 0B       		.uleb128 0xb
 2338 0233 49       		.uleb128 0x49
 2339 0234 13       		.uleb128 0x13
 2340 0235 02       		.uleb128 0x2
 2341 0236 18       		.uleb128 0x18
 2342 0237 00       		.byte	0
 2343 0238 00       		.byte	0
 2344 0239 2A       		.uleb128 0x2a
 2345 023a 34       		.uleb128 0x34
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 80


 2346 023b 00       		.byte	0
 2347 023c 03       		.uleb128 0x3
 2348 023d 08       		.uleb128 0x8
 2349 023e 3A       		.uleb128 0x3a
 2350 023f 0B       		.uleb128 0xb
 2351 0240 3B       		.uleb128 0x3b
 2352 0241 0B       		.uleb128 0xb
 2353 0242 49       		.uleb128 0x49
 2354 0243 13       		.uleb128 0x13
 2355 0244 02       		.uleb128 0x2
 2356 0245 18       		.uleb128 0x18
 2357 0246 00       		.byte	0
 2358 0247 00       		.byte	0
 2359 0248 2B       		.uleb128 0x2b
 2360 0249 34       		.uleb128 0x34
 2361 024a 00       		.byte	0
 2362 024b 03       		.uleb128 0x3
 2363 024c 08       		.uleb128 0x8
 2364 024d 3A       		.uleb128 0x3a
 2365 024e 0B       		.uleb128 0xb
 2366 024f 3B       		.uleb128 0x3b
 2367 0250 05       		.uleb128 0x5
 2368 0251 49       		.uleb128 0x49
 2369 0252 13       		.uleb128 0x13
 2370 0253 02       		.uleb128 0x2
 2371 0254 18       		.uleb128 0x18
 2372 0255 00       		.byte	0
 2373 0256 00       		.byte	0
 2374 0257 2C       		.uleb128 0x2c
 2375 0258 34       		.uleb128 0x34
 2376 0259 00       		.byte	0
 2377 025a 03       		.uleb128 0x3
 2378 025b 0E       		.uleb128 0xe
 2379 025c 3A       		.uleb128 0x3a
 2380 025d 0B       		.uleb128 0xb
 2381 025e 3B       		.uleb128 0x3b
 2382 025f 05       		.uleb128 0x5
 2383 0260 49       		.uleb128 0x49
 2384 0261 13       		.uleb128 0x13
 2385 0262 02       		.uleb128 0x2
 2386 0263 18       		.uleb128 0x18
 2387 0264 00       		.byte	0
 2388 0265 00       		.byte	0
 2389 0266 2D       		.uleb128 0x2d
 2390 0267 05       		.uleb128 0x5
 2391 0268 00       		.byte	0
 2392 0269 03       		.uleb128 0x3
 2393 026a 08       		.uleb128 0x8
 2394 026b 3A       		.uleb128 0x3a
 2395 026c 0B       		.uleb128 0xb
 2396 026d 3B       		.uleb128 0x3b
 2397 026e 05       		.uleb128 0x5
 2398 026f 49       		.uleb128 0x49
 2399 0270 13       		.uleb128 0x13
 2400 0271 02       		.uleb128 0x2
 2401 0272 18       		.uleb128 0x18
 2402 0273 00       		.byte	0
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 81


 2403 0274 00       		.byte	0
 2404 0275 2E       		.uleb128 0x2e
 2405 0276 2E       		.uleb128 0x2e
 2406 0277 01       		.byte	0x1
 2407 0278 03       		.uleb128 0x3
 2408 0279 0E       		.uleb128 0xe
 2409 027a 3A       		.uleb128 0x3a
 2410 027b 0B       		.uleb128 0xb
 2411 027c 3B       		.uleb128 0x3b
 2412 027d 05       		.uleb128 0x5
 2413 027e 27       		.uleb128 0x27
 2414 027f 19       		.uleb128 0x19
 2415 0280 11       		.uleb128 0x11
 2416 0281 01       		.uleb128 0x1
 2417 0282 12       		.uleb128 0x12
 2418 0283 06       		.uleb128 0x6
 2419 0284 40       		.uleb128 0x40
 2420 0285 18       		.uleb128 0x18
 2421 0286 9642     		.uleb128 0x2116
 2422 0288 19       		.uleb128 0x19
 2423 0289 01       		.uleb128 0x1
 2424 028a 13       		.uleb128 0x13
 2425 028b 00       		.byte	0
 2426 028c 00       		.byte	0
 2427 028d 2F       		.uleb128 0x2f
 2428 028e 18       		.uleb128 0x18
 2429 028f 00       		.byte	0
 2430 0290 00       		.byte	0
 2431 0291 00       		.byte	0
 2432 0292 30       		.uleb128 0x30
 2433 0293 2E       		.uleb128 0x2e
 2434 0294 01       		.byte	0x1
 2435 0295 3F       		.uleb128 0x3f
 2436 0296 19       		.uleb128 0x19
 2437 0297 03       		.uleb128 0x3
 2438 0298 0E       		.uleb128 0xe
 2439 0299 3A       		.uleb128 0x3a
 2440 029a 0B       		.uleb128 0xb
 2441 029b 3B       		.uleb128 0x3b
 2442 029c 05       		.uleb128 0x5
 2443 029d 27       		.uleb128 0x27
 2444 029e 19       		.uleb128 0x19
 2445 029f 11       		.uleb128 0x11
 2446 02a0 01       		.uleb128 0x1
 2447 02a1 12       		.uleb128 0x12
 2448 02a2 06       		.uleb128 0x6
 2449 02a3 40       		.uleb128 0x40
 2450 02a4 18       		.uleb128 0x18
 2451 02a5 9642     		.uleb128 0x2116
 2452 02a7 19       		.uleb128 0x19
 2453 02a8 01       		.uleb128 0x1
 2454 02a9 13       		.uleb128 0x13
 2455 02aa 00       		.byte	0
 2456 02ab 00       		.byte	0
 2457 02ac 31       		.uleb128 0x31
 2458 02ad 34       		.uleb128 0x34
 2459 02ae 00       		.byte	0
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 82


 2460 02af 03       		.uleb128 0x3
 2461 02b0 0E       		.uleb128 0xe
 2462 02b1 3A       		.uleb128 0x3a
 2463 02b2 0B       		.uleb128 0xb
 2464 02b3 3B       		.uleb128 0x3b
 2465 02b4 05       		.uleb128 0x5
 2466 02b5 49       		.uleb128 0x49
 2467 02b6 13       		.uleb128 0x13
 2468 02b7 3F       		.uleb128 0x3f
 2469 02b8 19       		.uleb128 0x19
 2470 02b9 3C       		.uleb128 0x3c
 2471 02ba 19       		.uleb128 0x19
 2472 02bb 00       		.byte	0
 2473 02bc 00       		.byte	0
 2474 02bd 32       		.uleb128 0x32
 2475 02be 2E       		.uleb128 0x2e
 2476 02bf 01       		.byte	0x1
 2477 02c0 3F       		.uleb128 0x3f
 2478 02c1 19       		.uleb128 0x19
 2479 02c2 03       		.uleb128 0x3
 2480 02c3 0E       		.uleb128 0xe
 2481 02c4 3A       		.uleb128 0x3a
 2482 02c5 0B       		.uleb128 0xb
 2483 02c6 3B       		.uleb128 0x3b
 2484 02c7 05       		.uleb128 0x5
 2485 02c8 27       		.uleb128 0x27
 2486 02c9 19       		.uleb128 0x19
 2487 02ca 11       		.uleb128 0x11
 2488 02cb 01       		.uleb128 0x1
 2489 02cc 12       		.uleb128 0x12
 2490 02cd 06       		.uleb128 0x6
 2491 02ce 40       		.uleb128 0x40
 2492 02cf 18       		.uleb128 0x18
 2493 02d0 9742     		.uleb128 0x2117
 2494 02d2 19       		.uleb128 0x19
 2495 02d3 01       		.uleb128 0x1
 2496 02d4 13       		.uleb128 0x13
 2497 02d5 00       		.byte	0
 2498 02d6 00       		.byte	0
 2499 02d7 33       		.uleb128 0x33
 2500 02d8 1D       		.uleb128 0x1d
 2501 02d9 01       		.byte	0x1
 2502 02da 31       		.uleb128 0x31
 2503 02db 13       		.uleb128 0x13
 2504 02dc 11       		.uleb128 0x11
 2505 02dd 01       		.uleb128 0x1
 2506 02de 12       		.uleb128 0x12
 2507 02df 06       		.uleb128 0x6
 2508 02e0 58       		.uleb128 0x58
 2509 02e1 0B       		.uleb128 0xb
 2510 02e2 59       		.uleb128 0x59
 2511 02e3 05       		.uleb128 0x5
 2512 02e4 00       		.byte	0
 2513 02e5 00       		.byte	0
 2514 02e6 34       		.uleb128 0x34
 2515 02e7 0B       		.uleb128 0xb
 2516 02e8 01       		.byte	0x1
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 83


 2517 02e9 11       		.uleb128 0x11
 2518 02ea 01       		.uleb128 0x1
 2519 02eb 12       		.uleb128 0x12
 2520 02ec 06       		.uleb128 0x6
 2521 02ed 00       		.byte	0
 2522 02ee 00       		.byte	0
 2523 02ef 35       		.uleb128 0x35
 2524 02f0 34       		.uleb128 0x34
 2525 02f1 00       		.byte	0
 2526 02f2 31       		.uleb128 0x31
 2527 02f3 13       		.uleb128 0x13
 2528 02f4 02       		.uleb128 0x2
 2529 02f5 18       		.uleb128 0x18
 2530 02f6 00       		.byte	0
 2531 02f7 00       		.byte	0
 2532 02f8 36       		.uleb128 0x36
 2533 02f9 34       		.uleb128 0x34
 2534 02fa 00       		.byte	0
 2535 02fb 03       		.uleb128 0x3
 2536 02fc 0E       		.uleb128 0xe
 2537 02fd 3A       		.uleb128 0x3a
 2538 02fe 0B       		.uleb128 0xb
 2539 02ff 3B       		.uleb128 0x3b
 2540 0300 0B       		.uleb128 0xb
 2541 0301 49       		.uleb128 0x49
 2542 0302 13       		.uleb128 0x13
 2543 0303 3F       		.uleb128 0x3f
 2544 0304 19       		.uleb128 0x19
 2545 0305 02       		.uleb128 0x2
 2546 0306 18       		.uleb128 0x18
 2547 0307 00       		.byte	0
 2548 0308 00       		.byte	0
 2549 0309 00       		.byte	0
 2550              		.section	.debug_aranges,"",%progbits
 2551 0000 64000000 		.4byte	0x64
 2552 0004 0200     		.2byte	0x2
 2553 0006 00000000 		.4byte	.Ldebug_info0
 2554 000a 04       		.byte	0x4
 2555 000b 00       		.byte	0
 2556 000c 0000     		.2byte	0
 2557 000e 0000     		.2byte	0
 2558 0010 00000000 		.4byte	.LFB48
 2559 0014 30000000 		.4byte	.LFE48-.LFB48
 2560 0018 00000000 		.4byte	.LFB68
 2561 001c 2C000000 		.4byte	.LFE68-.LFB68
 2562 0020 00000000 		.4byte	.LFB69
 2563 0024 44000000 		.4byte	.LFE69-.LFB69
 2564 0028 00000000 		.4byte	.LFB70
 2565 002c 60000000 		.4byte	.LFE70-.LFB70
 2566 0030 00000000 		.4byte	.LFB71
 2567 0034 68000000 		.4byte	.LFE71-.LFB71
 2568 0038 00000000 		.4byte	.LFB72
 2569 003c 28000000 		.4byte	.LFE72-.LFB72
 2570 0040 00000000 		.4byte	.LFB73
 2571 0044 34000000 		.4byte	.LFE73-.LFB73
 2572 0048 00000000 		.4byte	.LFB74
 2573 004c C4010000 		.4byte	.LFE74-.LFB74
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 84


 2574 0050 00000000 		.4byte	.LFB75
 2575 0054 26000000 		.4byte	.LFE75-.LFB75
 2576 0058 00000000 		.4byte	.LFB76
 2577 005c 22000000 		.4byte	.LFE76-.LFB76
 2578 0060 00000000 		.4byte	0
 2579 0064 00000000 		.4byte	0
 2580              		.section	.debug_ranges,"",%progbits
 2581              	.Ldebug_ranges0:
 2582 0000 00000000 		.4byte	.LFB48
 2583 0004 30000000 		.4byte	.LFE48
 2584 0008 00000000 		.4byte	.LFB68
 2585 000c 2C000000 		.4byte	.LFE68
 2586 0010 00000000 		.4byte	.LFB69
 2587 0014 44000000 		.4byte	.LFE69
 2588 0018 00000000 		.4byte	.LFB70
 2589 001c 60000000 		.4byte	.LFE70
 2590 0020 00000000 		.4byte	.LFB71
 2591 0024 68000000 		.4byte	.LFE71
 2592 0028 00000000 		.4byte	.LFB72
 2593 002c 28000000 		.4byte	.LFE72
 2594 0030 00000000 		.4byte	.LFB73
 2595 0034 34000000 		.4byte	.LFE73
 2596 0038 00000000 		.4byte	.LFB74
 2597 003c C4010000 		.4byte	.LFE74
 2598 0040 00000000 		.4byte	.LFB75
 2599 0044 26000000 		.4byte	.LFE75
 2600 0048 00000000 		.4byte	.LFB76
 2601 004c 22000000 		.4byte	.LFE76
 2602 0050 00000000 		.4byte	0
 2603 0054 00000000 		.4byte	0
 2604              		.section	.debug_line,"",%progbits
 2605              	.Ldebug_line0:
 2606 0000 E7030000 		.section	.debug_str,"MS",%progbits,1
 2606      02008D02 
 2606      00000201 
 2606      FB0E0D00 
 2606      01010101 
 2607              	.LASF111:
 2608 0000 76506F72 		.ascii	"vPortRaiseBASEPRI\000"
 2608      74526169 
 2608      73654241 
 2608      53455052 
 2608      4900
 2609              	.LASF55:
 2610 0012 696E666F 		.ascii	"informationID\000"
 2610      726D6174 
 2610      696F6E49 
 2610      4400
 2611              	.LASF31:
 2612 0020 53797354 		.ascii	"SysTick_IRQn\000"
 2612      69636B5F 
 2612      4952516E 
 2612      00
 2613              	.LASF97:
 2614 002d 75734D61 		.ascii	"usMaxJitter\000"
 2614      784A6974 
 2614      74657200 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 85


 2615              	.LASF68:
 2616 0039 77726974 		.ascii	"write\000"
 2616      6500
 2617              	.LASF91:
 2618 003f 73747262 		.ascii	"strbuf\000"
 2618      756600
 2619              	.LASF78:
 2620 0046 70727648 		.ascii	"prvHardwareSetup\000"
 2620      61726477 
 2620      61726553 
 2620      65747570 
 2620      00
 2621              	.LASF59:
 2622 0057 6F626A65 		.ascii	"objectNumber\000"
 2622      63744E75 
 2622      6D626572 
 2622      00
 2623              	.LASF89:
 2624 0064 76436865 		.ascii	"vCheckTask\000"
 2624      636B5461 
 2624      736B00
 2625              	.LASF2:
 2626 006f 73686F72 		.ascii	"short int\000"
 2626      7420696E 
 2626      7400
 2627              	.LASF20:
 2628 0079 73697A65 		.ascii	"size_t\000"
 2628      5F7400
 2629              	.LASF22:
 2630 0080 73697A65 		.ascii	"sizetype\000"
 2630      74797065 
 2630      00
 2631              	.LASF80:
 2632 0089 78506F72 		.ascii	"xPortSysTickHandler\000"
 2632      74537973 
 2632      5469636B 
 2632      48616E64 
 2632      6C657200 
 2633              	.LASF47:
 2634 009d 4D555445 		.ascii	"MUTEX\000"
 2634      5800
 2635              	.LASF84:
 2636 00a3 6765745F 		.ascii	"get_hex_str\000"
 2636      6865785F 
 2636      73747200 
 2637              	.LASF57:
 2638 00af 6C656E67 		.ascii	"length\000"
 2638      746800
 2639              	.LASF106:
 2640 00b6 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2640      43313120 
 2640      352E342E 
 2640      31203230 
 2640      31363036 
 2641 00e9 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 2641      20726576 
 2641      6973696F 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 86


 2641      6E203233 
 2641      37373135 
 2642 011c 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 2642      66756E63 
 2642      74696F6E 
 2642      2D736563 
 2642      74696F6E 
 2643              	.LASF24:
 2644 0144 48617264 		.ascii	"HardFault_IRQn\000"
 2644      4661756C 
 2644      745F4952 
 2644      516E00
 2645              	.LASF113:
 2646 0153 6D61696E 		.ascii	"main\000"
 2646      00
 2647              	.LASF82:
 2648 0158 4952516E 		.ascii	"IRQn\000"
 2648      00
 2649              	.LASF63:
 2650 015d 6F626A65 		.ascii	"objectHeader\000"
 2650      63744865 
 2650      61646572 
 2650      00
 2651              	.LASF76:
 2652 016a 76615F6C 		.ascii	"va_list\000"
 2652      69737400 
 2653              	.LASF41:
 2654 0172 49414252 		.ascii	"IABR\000"
 2654      00
 2655              	.LASF88:
 2656 0177 6C697374 		.ascii	"list\000"
 2656      00
 2657              	.LASF33:
 2658 017c 49534552 		.ascii	"ISER\000"
 2658      00
 2659              	.LASF94:
 2660 0181 756C4974 		.ascii	"ulIteration\000"
 2660      65726174 
 2660      696F6E00 
 2661              	.LASF12:
 2662 018d 75696E74 		.ascii	"uint8_t\000"
 2662      385F7400 
 2663              	.LASF64:
 2664 0195 6F626A65 		.ascii	"objectArray\000"
 2664      63744172 
 2664      72617900 
 2665              	.LASF60:
 2666 01a1 6C656E4F 		.ascii	"lenObjectName\000"
 2666      626A6563 
 2666      744E616D 
 2666      6500
 2667              	.LASF44:
 2668 01af 53544952 		.ascii	"STIR\000"
 2668      00
 2669              	.LASF27:
 2670 01b4 55736167 		.ascii	"UsageFault_IRQn\000"
 2670      65466175 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 87


 2670      6C745F49 
 2670      52516E00 
 2671              	.LASF81:
 2672 01c4 76506F72 		.ascii	"vPortSVCHandler\000"
 2672      74535643 
 2672      48616E64 
 2672      6C657200 
 2673              	.LASF85:
 2674 01d4 68657863 		.ascii	"hexchar\000"
 2674      68617200 
 2675              	.LASF98:
 2676 01dc 76417070 		.ascii	"vApplicationStackOverflowHook\000"
 2676      6C696361 
 2676      74696F6E 
 2676      53746163 
 2676      6B4F7665 
 2677              	.LASF99:
 2678 01fa 70785461 		.ascii	"pxTask\000"
 2678      736B00
 2679              	.LASF16:
 2680 0201 666C6F61 		.ascii	"float\000"
 2680      7400
 2681              	.LASF36:
 2682 0207 52534552 		.ascii	"RSERVED1\000"
 2682      56454431 
 2682      00
 2683              	.LASF67:
 2684 0210 72656164 		.ascii	"read\000"
 2684      00
 2685              	.LASF9:
 2686 0215 6C6F6E67 		.ascii	"long long int\000"
 2686      206C6F6E 
 2686      6720696E 
 2686      7400
 2687              	.LASF19:
 2688 0223 63796973 		.ascii	"cyisraddress\000"
 2688      72616464 
 2688      72657373 
 2688      00
 2689              	.LASF75:
 2690 0230 5F5F7661 		.ascii	"__va_list\000"
 2690      5F6C6973 
 2690      7400
 2691              	.LASF30:
 2692 023a 50656E64 		.ascii	"PendSV_IRQn\000"
 2692      53565F49 
 2692      52516E00 
 2693              	.LASF6:
 2694 0246 6C6F6E67 		.ascii	"long int\000"
 2694      20696E74 
 2694      00
 2695              	.LASF103:
 2696 024f 736E6966 		.ascii	"sniffIDFilter\000"
 2696      66494446 
 2696      696C7465 
 2696      7200
 2697              	.LASF87:
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 88


 2698 025d 78737072 		.ascii	"xsprintf\000"
 2698      696E7466 
 2698      00
 2699              	.LASF96:
 2700 0266 43795261 		.ascii	"CyRamVectors\000"
 2700      6D566563 
 2700      746F7273 
 2700      00
 2701              	.LASF92:
 2702 0273 7844656C 		.ascii	"xDelay\000"
 2702      617900
 2703              	.LASF4:
 2704 027a 5F5F7569 		.ascii	"__uint8_t\000"
 2704      6E74385F 
 2704      7400
 2705              	.LASF110:
 2706 0284 5F5F656E 		.ascii	"__enable_irq\000"
 2706      61626C65 
 2706      5F697271 
 2706      00
 2707              	.LASF77:
 2708 0291 4E564943 		.ascii	"NVIC_EnableIRQ\000"
 2708      5F456E61 
 2708      626C6549 
 2708      525100
 2709              	.LASF101:
 2710 02a0 76417070 		.ascii	"vApplicationMallocFailedHook\000"
 2710      6C696361 
 2710      74696F6E 
 2710      4D616C6C 
 2710      6F634661 
 2711              	.LASF70:
 2712 02bd 55426173 		.ascii	"UBaseType_t\000"
 2712      65547970 
 2712      655F7400 
 2713              	.LASF62:
 2714 02c9 4F626A65 		.ascii	"Object\000"
 2714      637400
 2715              	.LASF95:
 2716 02d0 756C4D61 		.ascii	"ulMaxJitter\000"
 2716      784A6974 
 2716      74657200 
 2717              	.LASF46:
 2718 02dc 51554555 		.ascii	"QUEUE\000"
 2718      4500
 2719              	.LASF48:
 2720 02e2 434F554E 		.ascii	"COUNTING_SEMAPHORE\000"
 2720      54494E47 
 2720      5F53454D 
 2720      4150484F 
 2720      524500
 2721              	.LASF71:
 2722 02f5 5469636B 		.ascii	"TickType_t\000"
 2722      54797065 
 2722      5F7400
 2723              	.LASF21:
 2724 0300 6C6F6E67 		.ascii	"long double\000"
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 89


 2724      20646F75 
 2724      626C6500 
 2725              	.LASF1:
 2726 030c 756E7369 		.ascii	"unsigned char\000"
 2726      676E6564 
 2726      20636861 
 2726      7200
 2727              	.LASF50:
 2728 031a 52454355 		.ascii	"RECURSIVE_MUTEX\000"
 2728      52534956 
 2728      455F4D55 
 2728      54455800 
 2729              	.LASF32:
 2730 032a 4952516E 		.ascii	"IRQn_Type\000"
 2730      5F547970 
 2730      6500
 2731              	.LASF45:
 2732 0334 4E564943 		.ascii	"NVIC_Type\000"
 2732      5F547970 
 2732      6500
 2733              	.LASF39:
 2734 033e 49435052 		.ascii	"ICPR\000"
 2734      00
 2735              	.LASF0:
 2736 0343 7369676E 		.ascii	"signed char\000"
 2736      65642063 
 2736      68617200 
 2737              	.LASF10:
 2738 034f 6C6F6E67 		.ascii	"long long unsigned int\000"
 2738      206C6F6E 
 2738      6720756E 
 2738      7369676E 
 2738      65642069 
 2739              	.LASF14:
 2740 0366 75696E74 		.ascii	"uint32_t\000"
 2740      33325F74 
 2740      00
 2741              	.LASF72:
 2742 036f 5461736B 		.ascii	"TaskHandle_t\000"
 2742      48616E64 
 2742      6C655F74 
 2742      00
 2743              	.LASF11:
 2744 037c 756E7369 		.ascii	"unsigned int\000"
 2744      676E6564 
 2744      20696E74 
 2744      00
 2745              	.LASF58:
 2746 0389 4F626A65 		.ascii	"ObjectListHeader\000"
 2746      63744C69 
 2746      73744865 
 2746      61646572 
 2746      00
 2747              	.LASF69:
 2748 039a 42617365 		.ascii	"BaseType_t\000"
 2748      54797065 
 2748      5F7400
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 90


 2749              	.LASF26:
 2750 03a5 42757346 		.ascii	"BusFault_IRQn\000"
 2750      61756C74 
 2750      5F495251 
 2750      6E00
 2751              	.LASF35:
 2752 03b3 49434552 		.ascii	"ICER\000"
 2752      00
 2753              	.LASF28:
 2754 03b8 53564361 		.ascii	"SVCall_IRQn\000"
 2754      6C6C5F49 
 2754      52516E00 
 2755              	.LASF83:
 2756 03c4 6765745F 		.ascii	"get_dec_str\000"
 2756      6465635F 
 2756      73747200 
 2757              	.LASF3:
 2758 03d0 73686F72 		.ascii	"short unsigned int\000"
 2758      7420756E 
 2758      7369676E 
 2758      65642069 
 2758      6E7400
 2759              	.LASF109:
 2760 03e3 5F5F6170 		.ascii	"__ap\000"
 2760      00
 2761              	.LASF18:
 2762 03e8 63686172 		.ascii	"char\000"
 2762      00
 2763              	.LASF54:
 2764 03ed 7061636B 		.ascii	"packetID\000"
 2764      65744944 
 2764      00
 2765              	.LASF13:
 2766 03f6 696E7433 		.ascii	"int32_t\000"
 2766      325F7400 
 2767              	.LASF52:
 2768 03fe 4E554D42 		.ascii	"NUMBER_OF_OBJECTTYPES\000"
 2768      45525F4F 
 2768      465F4F42 
 2768      4A454354 
 2768      54595045 
 2769              	.LASF37:
 2770 0414 49535052 		.ascii	"ISPR\000"
 2770      00
 2771              	.LASF79:
 2772 0419 78506F72 		.ascii	"xPortPendSVHandler\000"
 2772      7450656E 
 2772      64535648 
 2772      616E646C 
 2772      657200
 2773              	.LASF29:
 2774 042c 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2774      674D6F6E 
 2774      69746F72 
 2774      5F495251 
 2774      6E00
 2775              	.LASF66:
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 91


 2776 043e 64617461 		.ascii	"data\000"
 2776      00
 2777              	.LASF53:
 2778 0443 4F626A65 		.ascii	"ObjectType\000"
 2778      63745479 
 2778      706500
 2779              	.LASF104:
 2780 044e 62756666 		.ascii	"buffer\000"
 2780      657200
 2781              	.LASF34:
 2782 0455 52455345 		.ascii	"RESERVED0\000"
 2782      52564544 
 2782      3000
 2783              	.LASF38:
 2784 045f 52455345 		.ascii	"RESERVED2\000"
 2784      52564544 
 2784      3200
 2785              	.LASF40:
 2786 0469 52455345 		.ascii	"RESERVED3\000"
 2786      52564544 
 2786      3300
 2787              	.LASF42:
 2788 0473 52455345 		.ascii	"RESERVED4\000"
 2788      52564544 
 2788      3400
 2789              	.LASF43:
 2790 047d 52455345 		.ascii	"RESERVED5\000"
 2790      52564544 
 2790      3500
 2791              	.LASF8:
 2792 0487 6C6F6E67 		.ascii	"long unsigned int\000"
 2792      20756E73 
 2792      69676E65 
 2792      6420696E 
 2792      7400
 2793              	.LASF25:
 2794 0499 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2794      72794D61 
 2794      6E616765 
 2794      6D656E74 
 2794      5F495251 
 2795              	.LASF49:
 2796 04af 42494E41 		.ascii	"BINARY_SEMAPHORE\000"
 2796      52595F53 
 2796      454D4150 
 2796      484F5245 
 2796      00
 2797              	.LASF105:
 2798 04c0 6F626A65 		.ascii	"objectList\000"
 2798      63744C69 
 2798      737400
 2799              	.LASF7:
 2800 04cb 5F5F7569 		.ascii	"__uint32_t\000"
 2800      6E743332 
 2800      5F7400
 2801              	.LASF23:
 2802 04d6 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 92


 2802      61736B61 
 2802      626C6549 
 2802      6E745F49 
 2802      52516E00 
 2803              	.LASF51:
 2804 04ea 5441534B 		.ascii	"TASK\000"
 2804      00
 2805              	.LASF5:
 2806 04ef 5F5F696E 		.ascii	"__int32_t\000"
 2806      7433325F 
 2806      7400
 2807              	.LASF56:
 2808 04f9 6F626A65 		.ascii	"objectType\000"
 2808      63745479 
 2808      706500
 2809              	.LASF73:
 2810 0504 5F5F676E 		.ascii	"__gnuc_va_list\000"
 2810      75635F76 
 2810      615F6C69 
 2810      737400
 2811              	.LASF86:
 2812 0513 6D795075 		.ascii	"myPutchar\000"
 2812      74636861 
 2812      7200
 2813              	.LASF93:
 2814 051d 75734572 		.ascii	"usErrorCode\000"
 2814      726F7243 
 2814      6F646500 
 2815              	.LASF90:
 2816 0529 70765061 		.ascii	"pvParameters\000"
 2816      72616D65 
 2816      74657273 
 2816      00
 2817              	.LASF15:
 2818 0536 75696E74 		.ascii	"uint8\000"
 2818      3800
 2819              	.LASF17:
 2820 053c 646F7562 		.ascii	"double\000"
 2820      6C6500
 2821              	.LASF107:
 2822 0543 6D61696E 		.ascii	"main.c\000"
 2822      2E6300
 2823              	.LASF65:
 2824 054a 4F626A65 		.ascii	"ObjectList\000"
 2824      63744C69 
 2824      737400
 2825              	.LASF102:
 2826 0555 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2826      52784275 
 2826      66666572 
 2826      00
 2827              	.LASF74:
 2828 0562 42756666 		.ascii	"Buffer\000"
 2828      657200
 2829              	.LASF108:
 2830 0569 463A5C50 		.ascii	"F:\\Programme_Scripts\\PSOC Creator\\FreeRTOS\\Free"
 2830      726F6772 
ARM GAS  C:\Users\THUNDE~1\AppData\Local\Temp\cc9ix3cy.s 			page 93


 2830      616D6D65 
 2830      5F536372 
 2830      69707473 
 2831 0598 52544F53 		.ascii	"RTOS_CY8CKIT_059-master\\FreeRTOS_Demo.cydsn\000"
 2831      5F435938 
 2831      434B4954 
 2831      5F303539 
 2831      2D6D6173 
 2832              	.LASF61:
 2833 05c4 6F626A65 		.ascii	"objectName\000"
 2833      63744E61 
 2833      6D6500
 2834              	.LASF112:
 2835 05cf 756C4E65 		.ascii	"ulNewBASEPRI\000"
 2835      77424153 
 2835      45505249 
 2835      00
 2836              	.LASF100:
 2837 05dc 70635461 		.ascii	"pcTaskName\000"
 2837      736B4E61 
 2837      6D6500
 2838              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
