static inline char T_1 * F_1 ( unsigned int V_1 , unsigned int V_2 , unsigned int V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_1 , V_2 ) ;\r\nif ( V_5 && V_5 -> V_6 )\r\nreturn V_5 -> V_6 + ( F_3 ( V_2 ) | ( V_3 << 12 ) ) ;\r\nreturn NULL ;\r\n}\r\nstatic int F_4 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , int V_7 , int V_8 , T_2 * V_9 )\r\n{\r\nchar T_1 * V_10 ;\r\nif ( F_5 ( ( V_2 > 255 ) || ( V_3 > 255 ) || ( V_7 > 4095 ) ) ) {\r\nV_11: * V_9 = - 1 ;\r\nreturn - V_12 ;\r\n}\r\nif ( F_5 ( V_2 == 0 && V_3 >= V_13 ) ) {\r\n* V_9 = - 1 ;\r\nreturn 0 ;\r\n}\r\nF_6 () ;\r\nV_10 = F_1 ( V_1 , V_2 , V_3 ) ;\r\nif ( ! V_10 ) {\r\nF_7 () ;\r\ngoto V_11;\r\n}\r\nswitch ( V_8 ) {\r\ncase 1 :\r\n* V_9 = F_8 ( V_10 + V_7 ) ;\r\nbreak;\r\ncase 2 :\r\n* V_9 = F_9 ( V_10 + V_7 ) ;\r\nbreak;\r\ncase 4 :\r\n* V_9 = F_10 ( V_10 + V_7 ) ;\r\nbreak;\r\n}\r\nF_7 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_11 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , int V_7 , int V_8 , T_2 V_9 )\r\n{\r\nchar T_1 * V_10 ;\r\nif ( F_5 ( ( V_2 > 255 ) || ( V_3 > 255 ) || ( V_7 > 4095 ) ) )\r\nreturn - V_12 ;\r\nif ( F_5 ( V_2 == 0 && V_3 >= V_13 ) )\r\nreturn 0 ;\r\nF_6 () ;\r\nV_10 = F_1 ( V_1 , V_2 , V_3 ) ;\r\nif ( ! V_10 ) {\r\nF_7 () ;\r\nreturn - V_12 ;\r\n}\r\nswitch ( V_8 ) {\r\ncase 1 :\r\nF_12 ( V_10 + V_7 , V_9 ) ;\r\nbreak;\r\ncase 2 :\r\nF_13 ( V_10 + V_7 , V_9 ) ;\r\nbreak;\r\ncase 4 :\r\nF_14 ( V_10 + V_7 , V_9 ) ;\r\nbreak;\r\n}\r\nF_7 () ;\r\nreturn 0 ;\r\n}\r\nint T_3 F_15 ( void )\r\n{\r\nint V_14 = 0 ;\r\nT_2 V_15 ;\r\nV_14 = F_16 ( 0 , 0 , F_17 ( 0x18 , 0 ) , 0x60 , sizeof( V_15 ) , & V_15 ) ;\r\nif ( V_14 )\r\ngoto V_16;\r\nV_13 = F_17 ( 0x18 + ( ( V_15 >> 4 ) & 7 ) + 1 , 0 ) ;\r\nV_17 = V_18 = & V_19 ;\r\nV_16:\r\nreturn V_14 ;\r\n}
