EDP_PSR2_CTL,VAR_0
EDP_PSR2_ENABLE,VAR_1
EDP_PSR_CTL,VAR_2
EDP_PSR_ENABLE,VAR_3
EDP_PSR_PERF_CNT,VAR_4
EDP_PSR_PERF_CNT_MASK,VAR_5
ENODEV,VAR_6
HAS_PSR,FUNC_0
I915_PSR_DEBUG_IRQ,VAR_7
I915_READ,FUNC_1
IS_BROADWELL,FUNC_2
IS_HASWELL,FUNC_3
PSR2_SU_STATUS,FUNC_4
PSR2_SU_STATUS_FRAMES,VAR_8
PSR2_SU_STATUS_MASK,FUNC_5
PSR2_SU_STATUS_SHIFT,FUNC_6
enableddisabled,FUNC_7
intel_runtime_pm_get,FUNC_8
intel_runtime_pm_put,FUNC_9
mutex_lock,FUNC_10
mutex_unlock,FUNC_11
node_to_i915,FUNC_12
psr_source_status,FUNC_13
seq_printf,FUNC_14
seq_puts,FUNC_15
yesno,FUNC_16
i915_edp_psr_status,FUNC_17
m,VAR_9
data,VAR_10
dev_priv,VAR_11
psr,VAR_12
wakeref,VAR_13
status,VAR_14
enabled,VAR_15
val,VAR_16
su_frames_val,VAR_17
frame,VAR_18
su_blocks,VAR_19
