Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/vladimir/Desktop/VHDL/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 2c174372a5a041848693ccac709b3802 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot dfs_top_tb_behav xil_defaultlib.dfs_top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
