onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /mips_tb/clock
add wave -noupdate /mips_tb/reset
add wave -noupdate /mips_tb/ena
add wave -noupdate -expand -group {DEBUG Reg} -radix hexadecimal /mips_tb/U_0/STCNT_Reg
add wave -noupdate -expand -group {DEBUG Reg} -radix hexadecimal /mips_tb/U_0/FHCNT_Reg
add wave -noupdate -expand -group {DEBUG Reg} -radix hexadecimal /mips_tb/U_0/PBADD_Reg
add wave -noupdate -expand -group {DEBUG Reg} -radix unsigned /mips_tb/U_0/CLKCNT_Reg
add wave -noupdate -radix hexadecimal /mips_tb/U_0/Instruction_IF
add wave -noupdate -radix hexadecimal /mips_tb/U_0/Instruction_ID
add wave -noupdate -radix hexadecimal /mips_tb/U_0/Instruction_EX
add wave -noupdate -radix hexadecimal -childformat {{/mips_tb/U_0/Instruction_MEM(31) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(30) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(29) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(28) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(27) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(26) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(25) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(24) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(23) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(22) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(21) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(20) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(19) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(18) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(17) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(16) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(15) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(14) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(13) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(12) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(11) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(10) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(9) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(8) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(7) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(6) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(5) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(4) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(3) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(2) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(1) -radix hexadecimal} {/mips_tb/U_0/Instruction_MEM(0) -radix hexadecimal}} -subitemconfig {/mips_tb/U_0/Instruction_MEM(31) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(30) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(29) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(28) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(27) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(26) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(25) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(24) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(23) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(22) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(21) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(20) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(19) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(18) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(17) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(16) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(15) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(14) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(13) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(12) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(11) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(10) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(9) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(8) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(7) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(6) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(5) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(4) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(3) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(2) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(1) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_MEM(0) {-height 15 -radix hexadecimal}} /mips_tb/U_0/Instruction_MEM
add wave -noupdate -radix hexadecimal -childformat {{/mips_tb/U_0/Instruction_WB(31) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(30) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(29) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(28) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(27) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(26) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(25) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(24) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(23) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(22) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(21) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(20) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(19) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(18) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(17) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(16) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(15) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(14) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(13) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(12) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(11) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(10) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(9) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(8) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(7) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(6) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(5) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(4) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(3) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(2) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(1) -radix hexadecimal} {/mips_tb/U_0/Instruction_WB(0) -radix hexadecimal}} -subitemconfig {/mips_tb/U_0/Instruction_WB(31) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(30) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(29) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(28) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(27) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(26) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(25) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(24) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(23) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(22) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(21) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(20) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(19) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(18) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(17) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(16) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(15) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(14) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(13) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(12) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(11) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(10) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(9) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(8) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(7) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(6) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(5) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(4) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(3) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(2) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(1) {-height 15 -radix hexadecimal} /mips_tb/U_0/Instruction_WB(0) {-height 15 -radix hexadecimal}} /mips_tb/U_0/Instruction_WB
add wave -noupdate -radix hexadecimal -childformat {{/mips_tb/U_0/ID/register_array(0) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(1) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(2) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(3) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(4) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(5) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(6) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(7) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(8) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(9) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(10) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11) -radix hexadecimal -childformat {{/mips_tb/U_0/ID/register_array(11)(31) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(30) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(29) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(28) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(27) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(26) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(25) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(24) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(23) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(22) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(21) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(20) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(19) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(18) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(17) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(16) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(15) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(14) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(13) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(12) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(11) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(10) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(9) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(8) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(7) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(6) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(5) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(4) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(3) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(2) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(1) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(0) -radix hexadecimal}}} {/mips_tb/U_0/ID/register_array(12) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(13) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(14) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(15) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(16) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(17) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(18) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(19) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(20) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(21) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(22) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(23) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(24) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(25) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(26) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(27) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(28) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(29) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(30) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(31) -radix hexadecimal}} -subitemconfig {/mips_tb/U_0/ID/register_array(0) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(1) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(2) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(3) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(4) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(5) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(6) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(7) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(8) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(9) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(10) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(11) {-height 15 -radix hexadecimal -childformat {{/mips_tb/U_0/ID/register_array(11)(31) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(30) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(29) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(28) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(27) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(26) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(25) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(24) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(23) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(22) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(21) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(20) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(19) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(18) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(17) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(16) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(15) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(14) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(13) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(12) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(11) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(10) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(9) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(8) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(7) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(6) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(5) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(4) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(3) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(2) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(1) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11)(0) -radix hexadecimal}}} /mips_tb/U_0/ID/register_array(11)(31) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(30) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(29) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(28) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(27) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(26) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(25) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(24) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(23) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(22) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(21) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(20) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(19) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(18) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(17) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(16) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(15) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(14) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(13) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(12) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(11) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(10) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(9) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(8) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(7) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(6) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(5) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(4) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(3) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(2) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(1) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(11)(0) {-radix hexadecimal} /mips_tb/U_0/ID/register_array(12) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(13) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(14) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(15) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(16) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(17) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(18) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(19) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(20) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(21) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(22) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(23) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(24) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(25) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(26) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(27) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(28) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(29) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(30) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(31) {-height 15 -radix hexadecimal}} /mips_tb/U_0/ID/register_array
add wave -noupdate -group opcode /mips_tb/U_0/IFE/Instruction(31)
add wave -noupdate -group opcode /mips_tb/U_0/IFE/Instruction(30)
add wave -noupdate -group opcode /mips_tb/U_0/IFE/Instruction(29)
add wave -noupdate -group opcode /mips_tb/U_0/IFE/Instruction(28)
add wave -noupdate -group opcode /mips_tb/U_0/IFE/Instruction(27)
add wave -noupdate -group opcode /mips_tb/U_0/IFE/Instruction(26)
add wave -noupdate -group rs /mips_tb/U_0/IFE/Instruction(25)
add wave -noupdate -group rs /mips_tb/U_0/IFE/Instruction(24)
add wave -noupdate -group rs /mips_tb/U_0/IFE/Instruction(23)
add wave -noupdate -group rs /mips_tb/U_0/IFE/Instruction(22)
add wave -noupdate -group rs /mips_tb/U_0/IFE/Instruction(21)
add wave -noupdate -group rt /mips_tb/U_0/IFE/Instruction(20)
add wave -noupdate -group rt /mips_tb/U_0/IFE/Instruction(19)
add wave -noupdate -group rt /mips_tb/U_0/IFE/Instruction(18)
add wave -noupdate -group rt /mips_tb/U_0/IFE/Instruction(17)
add wave -noupdate -group rt /mips_tb/U_0/IFE/Instruction(16)
add wave -noupdate -group rd /mips_tb/U_0/IFE/Instruction(15)
add wave -noupdate -group rd /mips_tb/U_0/IFE/Instruction(14)
add wave -noupdate -group rd /mips_tb/U_0/IFE/Instruction(13)
add wave -noupdate -group rd /mips_tb/U_0/IFE/Instruction(12)
add wave -noupdate -group rd /mips_tb/U_0/IFE/Instruction(11)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(15)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(14)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(13)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(12)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(11)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(10)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(9)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(8)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(7)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(6)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(5)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(4)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(3)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(2)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(1)
add wave -noupdate -group immediate /mips_tb/U_0/IFE/Instruction(0)
add wave -noupdate -group IF -radix hexadecimal /mips_tb/U_0/IFE/Instruction
add wave -noupdate -group IF -radix hexadecimal /mips_tb/U_0/IFE/PC
add wave -noupdate -group IF /mips_tb/U_0/Stall
add wave -noupdate -group IF /mips_tb/U_0/IFE/PcSrc
add wave -noupdate -group IF -radix hexadecimal /mips_tb/U_0/IFE/Add_result
add wave -noupdate -group IF -radix hexadecimal /mips_tb/U_0/IFE/next_PC
add wave -noupdate -group IF -radix hexadecimal /mips_tb/U_0/IFE/Mem_Addr
add wave -noupdate -group IF -radix hexadecimal /mips_tb/U_0/IFE/PC_plus_4
add wave -noupdate -expand -group ID /mips_tb/U_0/ID/Stall
add wave -noupdate -expand -group ID /mips_tb/U_0/ID/Branch
add wave -noupdate -expand -group ID -radix hexadecimal /mips_tb/U_0/ID/A_Branch
add wave -noupdate -expand -group ID -radix hexadecimal /mips_tb/U_0/ID/B_Branch
add wave -noupdate -expand -group ID -radix hexadecimal /mips_tb/U_0/ID/write_data
add wave -noupdate -expand -group ID -radix unsigned /mips_tb/U_0/ID/read_register_1_address
add wave -noupdate -expand -group ID -radix unsigned /mips_tb/U_0/ID/read_register_2_address
add wave -noupdate -expand -group ID -radix hexadecimal /mips_tb/U_0/ID/read_data_1
add wave -noupdate -expand -group ID -radix hexadecimal /mips_tb/U_0/ID/read_data_2
add wave -noupdate -expand -group ID -group Forward /mips_tb/U_0/ID/ForwardA
add wave -noupdate -expand -group ID -group Forward /mips_tb/U_0/ID/ForwardB
add wave -noupdate -expand -group ID /mips_tb/U_0/ID/RegWrite
add wave -noupdate -expand -group ID -radix binary /mips_tb/U_0/ID/write_register_address
add wave -noupdate -expand -group ID -radix hexadecimal /mips_tb/U_0/ID/write_data
add wave -noupdate -expand -group ID -radix hexadecimal /mips_tb/U_0/ID/Add_Result
add wave -noupdate -expand -group ID -radix hexadecimal /mips_tb/U_0/ID/Branch_Add
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/Stall
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/Addi
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/R_format
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/Lw
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/Sw
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/Beq
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/Opcode
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/ALUOp
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/RegDst
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/ALUSrc
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/MemRead
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/Branch
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/MemtoReg
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/MemWrite
add wave -noupdate -group CONTROL /mips_tb/U_0/CTL/RegWrite
add wave -noupdate -group EX /mips_tb/U_0/EX/RegDst
add wave -noupdate -group EX /mips_tb/U_0/EX/ALUSrc
add wave -noupdate -group EX -radix hexadecimal /mips_tb/U_0/EX/Sign_extend
add wave -noupdate -group EX -radix hexadecimal /mips_tb/U_0/EX/ALU_Result
add wave -noupdate -group EX -radix hexadecimal /mips_tb/U_0/EX/Ainput
add wave -noupdate -group EX -radix hexadecimal /mips_tb/U_0/EX/Binput
add wave -noupdate -group EX -radix hexadecimal /mips_tb/U_0/EX/BinputForward
add wave -noupdate -group EX -radix hexadecimal /mips_tb/U_0/EX/ALU_output_mux
add wave -noupdate -group EX /mips_tb/U_0/EX/ALU_ctl
add wave -noupdate -group EX -radix hexadecimal /mips_tb/U_0/EX/Read_data_2
add wave -noupdate -group EX /mips_tb/U_0/EX/Function_opcode
add wave -noupdate -group EX /mips_tb/U_0/EX/ForwardA
add wave -noupdate -group EX /mips_tb/U_0/EX/ForwardB
add wave -noupdate -group MEM -radix hexadecimal /mips_tb/U_0/MEM/read_data
add wave -noupdate -group MEM -radix hexadecimal /mips_tb/U_0/MEM/write_data
add wave -noupdate -group MEM -radix hexadecimal -childformat {{/mips_tb/U_0/MEM/Address(7) -radix hexadecimal} {/mips_tb/U_0/MEM/Address(6) -radix hexadecimal} {/mips_tb/U_0/MEM/Address(5) -radix hexadecimal} {/mips_tb/U_0/MEM/Address(4) -radix hexadecimal} {/mips_tb/U_0/MEM/Address(3) -radix hexadecimal} {/mips_tb/U_0/MEM/Address(2) -radix hexadecimal} {/mips_tb/U_0/MEM/Address(1) -radix hexadecimal} {/mips_tb/U_0/MEM/Address(0) -radix hexadecimal}} -subitemconfig {/mips_tb/U_0/MEM/Address(7) {-height 15 -radix hexadecimal} /mips_tb/U_0/MEM/Address(6) {-height 15 -radix hexadecimal} /mips_tb/U_0/MEM/Address(5) {-height 15 -radix hexadecimal} /mips_tb/U_0/MEM/Address(4) {-height 15 -radix hexadecimal} /mips_tb/U_0/MEM/Address(3) {-height 15 -radix hexadecimal} /mips_tb/U_0/MEM/Address(2) {-height 15 -radix hexadecimal} /mips_tb/U_0/MEM/Address(1) {-height 15 -radix hexadecimal} /mips_tb/U_0/MEM/Address(0) {-height 15 -radix hexadecimal}} /mips_tb/U_0/MEM/Address
add wave -noupdate -group MEM /mips_tb/U_0/MEM/Memwrite
add wave -noupdate -expand -group WB /mips_tb/U_0/WB/MemtoReg
add wave -noupdate -expand -group WB /mips_tb/U_0/write_register_address_WB
add wave -noupdate -expand -group WB -radix unsigned /mips_tb/U_0/WB/ALU_result
add wave -noupdate -expand -group WB -radix hexadecimal /mips_tb/U_0/WB/read_data
add wave -noupdate -expand -group WB -radix hexadecimal /mips_tb/U_0/WB/write_data
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {450000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 281
configure wave -valuecolwidth 355
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {820314 ps}
