#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: G:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: LAPTOP-EFT083AS
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov  7 15:25:54 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 3)] | Port hd_sda has been placed at location K23, whose type is share pin.
Executing : def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=G5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=G5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 5)] | Port mem_dq[1] has been placed at location J6, whose type is share pin.
Executing : def_port {mem_dq[1]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=L8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 7)] | Port mem_dq[3] has been placed at location L8, whose type is share pin.
Executing : def_port {mem_dq[3]} LOC=L8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=G4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=G4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 9)] | Port mem_dq[5] has been placed at location K7, whose type is share pin.
Executing : def_port {mem_dq[5]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=F4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=F4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=J5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 11)] | Port mem_dq[7] has been placed at location J5, whose type is share pin.
Executing : def_port {mem_dq[7]} LOC=J5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 12)] | Port mem_dq[8] has been placed at location H6, whose type is share pin.
Executing : def_port {mem_dq[8]} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=F8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[9]} LOC=F8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 14)] | Port mem_dq[10] has been placed at location H8, whose type is share pin.
Executing : def_port {mem_dq[10]} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=D6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 15)] | Port mem_dq[11] has been placed at location D6, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=D6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=G8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 16)] | Port mem_dq[12] has been placed at location G8, whose type is share pin.
Executing : def_port {mem_dq[12]} LOC=G8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=E6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 17)] | Port mem_dq[13] has been placed at location E6, whose type is share pin.
Executing : def_port {mem_dq[13]} LOC=E6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=H9 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[14]} LOC=H9 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 19)] | Port mem_dq[15] has been placed at location G6, whose type is share pin.
Executing : def_port {mem_dq[15]} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=C4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=C4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=D4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=D4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=A4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=A4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=C3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=C3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=B4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=B4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=D3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=D3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=D1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=D1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=A2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=A2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=A3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=A3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=G2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=G2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=C2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=C2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 36)] | Port mem_dqs[0] has been placed at location J4, whose type is share pin.
Executing : def_port {mem_dqs[0]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=H7 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 37)] | Port mem_dqs[1] has been placed at location H7, whose type is share pin.
Executing : def_port {mem_dqs[1]} LOC=H7 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=B5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=B5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=H4 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 40)] | Port mem_dqs_n[0] has been placed at location H4, whose type is share pin.
Executing : def_port {mem_dqs_n[0]} LOC=H4 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 41)] | Port mem_dqs_n[1] has been placed at location G7, whose type is share pin.
Executing : def_port {mem_dqs_n[1]} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=A5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=A5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=B1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=B1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 44)] | Port b_out[0] has been placed at location P19, whose type is share pin.
Executing : def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 49)] | Port b_out[5] has been placed at location N18, whose type is share pin.
Executing : def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 50)] | Port b_out[6] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 51)] | Port b_out[7] has been placed at location T22, whose type is share pin.
Executing : def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST PULLUP=TRUE
Executing : def_port {ddr_init_done} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 53)] | Port de_out has been placed at location N19, whose type is share pin.
Executing : def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 54)] | Port g_out[0] has been placed at location T25, whose type is share pin.
Executing : def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 55)] | Port g_out[1] has been placed at location P25, whose type is share pin.
Executing : def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 56)] | Port g_out[2] has been placed at location R25, whose type is share pin.
Executing : def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 57)] | Port g_out[3] has been placed at location P24, whose type is share pin.
Executing : def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 58)] | Port g_out[4] has been placed at location P23, whose type is share pin.
Executing : def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 59)] | Port g_out[5] has been placed at location N24, whose type is share pin.
Executing : def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 60)] | Port g_out[6] has been placed at location N23, whose type is share pin.
Executing : def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_angle_th} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW OFF_CHIP_TERMINATION=N NONE=TRUE
Executing : def_port {gpio_angle_th} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW OFF_CHIP_TERMINATION=N NONE=TRUE successfully
Executing : def_port {gpio_y_th} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {gpio_y_th} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 64)] | Port hd_scl has been placed at location K22, whose type is share pin.
Executing : def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST PULLUP=TRUE
Executing : def_port {heart_beat_led} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 67)] | Port hs_out has been placed at location R20, whose type is share pin.
Executing : def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {init_over_rx} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {init_over_rx} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[0]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[1]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[1]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[2]} LOC=L2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[2]} LOC=L2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[3]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[3]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[4]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[4]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[5]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[5]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[6]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[6]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[7]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[7]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[8]} LOC=U2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[9]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[9]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[10]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[10]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[11]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[11]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[12]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[12]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[13]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[13]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_a[14]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_a[14]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_ba[0]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=R2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_ba[1]} LOC=R2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_ba[2]} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_cas_n} LOC=T7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_cas_n} LOC=T7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=U6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_ck} LOC=U6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=U5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_ck_n} LOC=U5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_cke} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_cs_n} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=K6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 92)] | Port mem_dm[0] has been placed at location K6, whose type is share pin.
Executing : def_port {mem_dm[0]} LOC=K6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=F7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=F7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=D5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=D5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=E2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=E2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=H2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_odt} LOC=H2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_ras_n} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=H1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_rst_n} LOC=H1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=T8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {mem_we_n} LOC=T8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {pix_clk} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 104)] | Port r_out[3] has been placed at location L25, whose type is share pin.
Executing : def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 106)] | Port r_out[5] has been placed at location K26, whose type is share pin.
Executing : def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 107)] | Port r_out[6] has been placed at location K25, whose type is share pin.
Executing : def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 108)] | Port r_out[7] has been placed at location P16, whose type is share pin.
Executing : def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 109)] | Port rstn_out has been placed at location G25, whose type is share pin.
Executing : def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 110)] | Port vs_out has been placed at location R21, whose type is share pin.
Executing : def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {KEY0} LOC=C23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {KEY0} LOC=C23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {KEY1} LOC=B22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {KEY1} LOC=B22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {KEY2} LOC=A22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {KEY2} LOC=A22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {KEY3} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {KEY3} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 115)] Object 'b_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[0]} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[1]} LOC=J21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 116)] Object 'b_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[1]} LOC=J21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[2]} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 117)] Object 'b_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[2]} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 118)] | Port b_in[3] has been placed at location H18, whose type is share pin.
Executing : def_port {b_in[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 119)] | Port b_in[4] has been placed at location L17, whose type is share pin.
Executing : def_port {b_in[4]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[5]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[6]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[7]} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_n} LOC=N2 VCCIO=1.5 IOSTANDARD=HSTL15D_I UNUSED=TRUE
Executing : def_port {clk_n} LOC=N2 VCCIO=1.5 IOSTANDARD=HSTL15D_I UNUSED=TRUE successfully
Executing : def_port {clk_p} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I UNUSED=TRUE
Executing : def_port {clk_p} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I UNUSED=TRUE successfully
Executing : def_port {de_in} LOC=H23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {de_in} LOC=H23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[0]} LOC=L14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 126)] Object 'g_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[0]} LOC=L14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 127)] Object 'g_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[2]} LOC=J15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 128)] | Port g_in[2] has been placed at location J15, whose type is share pin.
Executing : def_port {g_in[2]} LOC=J15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 129)] | Port g_in[3] has been placed at location J16, whose type is share pin.
Executing : def_port {g_in[3]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 130)] | Port g_in[4] has been placed at location K15, whose type is share pin.
Executing : def_port {g_in[4]} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 131)] | Port g_in[5] has been placed at location K17, whose type is share pin.
Executing : def_port {g_in[5]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 132)] | Port g_in[6] has been placed at location K16, whose type is share pin.
Executing : def_port {g_in[6]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 133)] | Port g_in[7] has been placed at location L15, whose type is share pin.
Executing : def_port {g_in[7]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=J23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 134)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=J23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pixclk_in} LOC=K21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {pixclk_in} LOC=K21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=M15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 136)] Object 'r_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[0]} LOC=M15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[1]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 137)] Object 'r_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[1]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[2]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 138)] Object 'r_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[2]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 139)] | Port r_in[3] has been placed at location J20, whose type is share pin.
Executing : def_port {r_in[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 140)] | Port r_in[4] has been placed at location K20, whose type is share pin.
Executing : def_port {r_in[4]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=G21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[5]} LOC=G21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=G20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[6]} LOC=G20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[7]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_in} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_in} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=H24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf(line number: 146)] | Port vs_in has been placed at location H24, whose type is share pin.
Executing : def_port {vs_in} LOC=H24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv} CLMA_357_354 FF3
Executing : def_inst_site {u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv} CLMA_357_354 FF3 successfully
Executing : def_inst_site {u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv} CLMA_357_660 FF3
Executing : def_inst_site {u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv} CLMA_357_660 FF3 successfully
Executing : def_inst_site {u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst} DDRPHY_CPD_369_466
Executing : def_inst_site {u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst} DDRPHY_CPD_369_466 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance cfg_pll_inst/u_gpll/gpll_inst to GPLL_7_1075.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst to DDRPHY_IOCLK_DIV_368_310.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst to PPLL_367_307.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst to DDR_PHY_369_463.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/ddc_inst to DDR_PHY_369_309.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/ddc_inst to DDR_PHY_369_307.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst to DDRPHY_IOCLK_DIV_368_616.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst to PPLL_367_613.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY to DDR_PHY_369_769.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY to DDR_PHY_369_771.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY to DDR_PHY_369_615.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY to DDR_PHY_369_613.
Phase 1.1 1st GP placement started.
Design Utilization : 15%.
First map gop timing takes 3.38 sec
Worst slack after clock region global placement is 4071
Wirelength after clock region global placement is 234243 and checksum is 92FEC2BA3EB02F2E.
1st GP placement takes 11.28 sec.

Phase 1.2 Clock placement started.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk to RCKB_363_456.
Mapping instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk to RCKB_363_762.
Mapping instance u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst to MRCKB_361_456.
Mapping instance u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg to USCM_215_576.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_2/gopclkbufg to USCM_215_627.
Mapping instance clkbufg_3/gopclkbufg to USCM_215_630.
Mapping instance pll_gen_clk/u_gpll/gpll_inst to GPLL_7_463.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_579.
Mapping instance u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst to GPLL_7_157.
Mapping instance u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg to USCM_215_582.
Clock placement takes 0.31 sec.

Wirelength after Pre Global Placement is 234243 and checksum is 92FEC2BA3EB02F2E.
Pre global placement takes 12.41 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst KEY0_ibuf/opit_1 on IOLHR_16_984.
Placed fixed group with base inst KEY1_ibuf/opit_1 on IOLHR_16_1014.
Placed fixed group with base inst KEY2_ibuf/opit_1 on IOLHR_16_1008.
Placed fixed group with base inst KEY3_ibuf/opit_1 on IOLHR_16_1038.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOLHR_16_822.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOLHR_16_870.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOLHR_16_438.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOLHR_16_330.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOLHR_16_738.
Placed fixed group with base inst de_out_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOLHR_16_900.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOLHR_16_852.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOLHR_16_348.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOLHR_16_372.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOLHR_16_378.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOLHR_16_396.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOLHR_16_402.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst gpio_angle_th_obuf/opit_1 on IOLHR_16_60.
Placed fixed group with base inst gpio_y_th_obuf/opit_1 on IOLHR_16_54.
Placed fixed group with base inst hd_scl_obuf/opit_1 on IOLHR_16_696.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOLHR_16_390.
Placed fixed group with base inst init_over_rx_obuf/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOLHR_364_486.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOLHR_16_690.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOLHR_16_354.
Placed fixed group with base inst pixclk_in_ibuf/opit_1 on IOLHR_16_774.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOLHR_16_804.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOLHR_16_810.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOLHR_16_780.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOLHR_16_786.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst rst_in_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOLHR_16_636.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1 on IOLHR_364_774.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1 on IOLHR_364_834.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1 on IOLHR_364_768.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1 on IOLHR_364_822.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1 on IOLHR_364_786.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1 on IOLHR_364_798.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1 on IOLHR_364_780.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1 on IOLHR_364_828.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2 on IOLHR_364_810.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_1 on IOLHR_364_792.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1 on IOLHR_364_858.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1 on IOLHR_364_870.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1 on IOLHR_364_894.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1 on IOLHR_364_900.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1 on IOLHR_364_888.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1 on IOLHR_364_906.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1 on IOLHR_364_846.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1 on IOLHR_364_852.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2 on IOLHR_364_882.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_1 on IOLHR_364_864.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1 on IOLHR_364_738.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1 on IOLHR_364_744.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1 on IOLHR_364_714.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1 on IOLHR_364_690.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1 on IOLHR_364_702.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1 on IOLHR_364_696.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1 on IOLHR_364_720.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1 on IOLHR_364_708.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2 on IOLHR_364_732.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_outbuft_dm/opit_1 on IOLHR_364_750.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1 on IOLHR_364_648.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1 on IOLHR_364_630.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1 on IOLHR_364_618.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1 on IOLHR_364_666.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1 on IOLHR_364_636.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1 on IOLHR_364_672.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1 on IOLHR_364_624.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1 on IOLHR_364_684.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2 on IOLHR_364_660.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_outbuft_dm/opit_1 on IOLHR_364_642.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1 on IOLHR_364_522.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1 on IOLHR_364_516.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1 on IOLHR_364_474.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1 on IOLHR_364_444.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1 on IOLHR_364_402.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1 on IOLHR_364_498.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1 on IOLHR_364_384.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1 on IOLHR_364_528.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1 on IOLHR_364_390.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1 on IOLHR_364_510.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1 on IOLHR_364_408.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1 on IOLHR_364_420.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1 on IOLHR_364_414.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1 on IOLHR_364_480.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1 on IOLHR_364_504.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1 on IOLHR_364_438.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1 on IOLHR_364_396.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1 on IOLHR_364_366.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1 on IOLHR_364_312.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1 on IOLHR_364_426.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1 on IOLHR_364_432.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1 on IOLHR_364_492.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1 on IOLHR_364_378.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1 on IOLHR_364_318.
Placed fixed group with base inst u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3 on IOLHR_364_354.
Placed fixed group with base inst u_gtp/opit_2 on IOLHR_364_468.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOLHR_16_714.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOLHR_16_384.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv on CLMA_357_354.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv on CLMA_357_660.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance cfg_pll_inst/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_579.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_215_627.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_215_630.
Placed fixed instance pll_gen_clk/u_gpll/gpll_inst on GPLL_7_463.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst on DDR_PHY_369_463.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/ddc_inst on DDR_PHY_369_309.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/ddc_inst on DDR_PHY_369_307.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst on PPLL_367_307.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk on RCKB_363_456.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst on DDRPHY_IOCLK_DIV_368_310.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst on PPLL_367_613.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk on RCKB_363_762.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst on DDRPHY_IOCLK_DIV_368_616.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY on DDR_PHY_369_769.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY on DDR_PHY_369_771.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY on DDR_PHY_369_615.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY on DDR_PHY_369_613.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst on GPLL_7_157.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst on MRCKB_361_456.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst on DDRPHY_CPD_369_466.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg on USCM_215_582.
Placed fixed instance u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg on USCM_215_576.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_646.
Placed fixed instance BKCL_auto_5 on BKCL_373_340.
Fixed placement takes 0.36 sec.

Phase 2.2 Process placement started.
I: The IO driver of pll_gen_clk/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
I: The IO driver of u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.14 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -3377.
	14 iterations finished.
	Final slack 505.
Super clustering done.
Design Utilization : 15%.
Worst slack after global placement is 3763
2nd GP placement takes 4.70 sec.

Wirelength after global placement is 80129 and checksum is FF7D3803045CDE82.
Global placement takes 5.23 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 3989 LUT6 in collection, pack success:111
Packing LUT6D takes 3.19 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 93410 and checksum is D94DC4991AC17F45.
Macro cell placement takes 0.06 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -3377.
	13 iterations finished.
	Final slack 248.
Super clustering done.
Design Utilization : 15%.
Worst slack after post global placement is 3543
3rd GP placement takes 5.00 sec.

Wirelength after post global placement is 81500 and checksum is 3CF5F618AFFB34C8.
Packing LUT6D started.
I: LUT6D pack result: There are 3767 LUT6 in collection, pack success:5
Packing LUT6D takes 3.22 sec.
Post global placement takes 11.52 sec.

Phase 4 Legalization started.
The average distance in LP is 0.486969.
Wirelength after legalization is 99577 and checksum is 262B943D447CF86F.
Legalization takes 0.95 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 3404.
Replication placement takes 0.69 sec.

Wirelength after replication placement is 99577 and checksum is 262B943D447CF86F.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 3404, TNS before detailed placement is 0. 
Worst slack after detailed placement is 3404, TNS after detailed placement is 0. 
Swapping placement takes 0.42 sec.

Wirelength after detailed placement is 99577 and checksum is 262B943D447CF86F.
Timing-driven detailed placement takes 1.14 sec.

Worst slack is 3404, TNS after placement is 0.
Placement done.
Total placement takes 36.66 sec.
Finished placement.

Routing started.
Building routing graph takes 5.30 sec.
Worst slack is 3404, TNS before global route is 0.
Processing design graph takes 2.05 sec.
Total memory for routing:
	229.144015 M.
Total nets for routing : 19623.
Global Routing step 1 processed 0 nets, it takes 1.86 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 108 nets, it takes 0.05 sec.
Unrouted nets 225 at the end of iteration 0.
Unrouted nets 143 at the end of iteration 1.
Unrouted nets 95 at the end of iteration 2.
Unrouted nets 65 at the end of iteration 3.
Unrouted nets 52 at the end of iteration 4.
Unrouted nets 31 at the end of iteration 5.
Unrouted nets 30 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 14 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 7 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 2 processed 542 nets, it takes 1.20 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 6 nets, it takes 0.05 sec.
Unrouted nets 142 at the end of iteration 0.
Unrouted nets 45 at the end of iteration 1.
Unrouted nets 17 at the end of iteration 2.
Unrouted nets 6 at the end of iteration 3.
Unrouted nets 5 at the end of iteration 4.
Unrouted nets 3 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 4 processed 395 nets, it takes 0.73 sec.
Global routing takes 2.12 sec.
Total 20495 subnets.
    forward max bucket size 357 , backward 362.
        Unrouted nets 13126 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.687500 sec.
    forward max bucket size 167 , backward 361.
        Unrouted nets 10918 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.765625 sec.
    forward max bucket size 171 , backward 341.
        Unrouted nets 9462 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.390625 sec.
    forward max bucket size 393 , backward 333.
        Unrouted nets 8034 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.812500 sec.
    forward max bucket size 324 , backward 338.
        Unrouted nets 6678 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.531250 sec.
    forward max bucket size 231 , backward 282.
        Unrouted nets 5390 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.281250 sec.
    forward max bucket size 243 , backward 399.
        Unrouted nets 4379 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.109375 sec.
    forward max bucket size 214 , backward 324.
        Unrouted nets 3606 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.953125 sec.
    forward max bucket size 164 , backward 199.
        Unrouted nets 2917 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.734375 sec.
    forward max bucket size 217 , backward 422.
        Unrouted nets 2373 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.593750 sec.
    forward max bucket size 236 , backward 219.
        Unrouted nets 1966 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.500000 sec.
    forward max bucket size 312 , backward 326.
        Unrouted nets 1646 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.421875 sec.
    forward max bucket size 319 , backward 400.
        Unrouted nets 1415 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.359375 sec.
    forward max bucket size 159 , backward 316.
        Unrouted nets 1182 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.328125 sec.
    forward max bucket size 319 , backward 336.
        Unrouted nets 1036 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.234375 sec.
    forward max bucket size 140 , backward 100.
        Unrouted nets 911 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.234375 sec.
    forward max bucket size 156 , backward 242.
        Unrouted nets 794 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.234375 sec.
    forward max bucket size 181 , backward 227.
        Unrouted nets 664 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.218750 sec.
    forward max bucket size 105 , backward 211.
        Unrouted nets 551 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.156250 sec.
    forward max bucket size 151 , backward 132.
        Unrouted nets 479 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.140625 sec.
    forward max bucket size 167 , backward 75.
        Unrouted nets 480 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.125000 sec.
    forward max bucket size 159 , backward 105.
        Unrouted nets 452 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.140625 sec.
    forward max bucket size 330 , backward 222.
        Unrouted nets 389 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.140625 sec.
    forward max bucket size 270 , backward 219.
        Unrouted nets 320 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.140625 sec.
    forward max bucket size 171 , backward 278.
        Unrouted nets 279 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.093750 sec.
    forward max bucket size 113 , backward 70.
        Unrouted nets 236 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.109375 sec.
    forward max bucket size 113 , backward 111.
        Unrouted nets 240 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.109375 sec.
    forward max bucket size 278 , backward 310.
        Unrouted nets 172 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.093750 sec.
    forward max bucket size 52 , backward 47.
        Unrouted nets 139 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.078125 sec.
    forward max bucket size 51 , backward 49.
        Unrouted nets 118 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.078125 sec.
    forward max bucket size 49 , backward 47.
        Unrouted nets 84 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.062500 sec.
    forward max bucket size 64 , backward 49.
        Unrouted nets 62 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.062500 sec.
    forward max bucket size 44 , backward 15.
        Unrouted nets 47 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
    forward max bucket size 252 , backward 617.
        Unrouted nets 50 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.062500 sec.
    forward max bucket size 60 , backward 40.
        Unrouted nets 38 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.062500 sec.
    forward max bucket size 32 , backward 30.
        Unrouted nets 35 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 23.
        Unrouted nets 36 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.046875 sec.
    forward max bucket size 34 , backward 40.
        Unrouted nets 26 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 15.
        Unrouted nets 23 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 15.
        Unrouted nets 18 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 31 , backward 13.
        Unrouted nets 15 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.062500 sec.
    forward max bucket size 26 , backward 14.
        Unrouted nets 12 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.062500 sec.
    forward max bucket size 35 , backward 14.
        Unrouted nets 8 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.062500 sec.
    forward max bucket size 26 , backward 15.
        Unrouted nets 7 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.062500 sec.
    forward max bucket size 20 , backward 14.
        Unrouted nets 7 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.046875 sec.
    forward max bucket size 21 , backward 13.
        Unrouted nets 5 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 13.
        Unrouted nets 6 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 15.
        Unrouted nets 5 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.046875 sec.
    forward max bucket size 23 , backward 13.
        Unrouted nets 5 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.062500 sec.
    forward max bucket size 23 , backward 12.
        Unrouted nets 2 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 4.
        Unrouted nets 2 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.062500 sec.
    forward max bucket size 23 , backward 4.
        Unrouted nets 0 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.062500 sec.
Detailed routing takes 51 iterations
I: Design net u_char_proc/N8310 is routed by general path.
C: Route-2036: The clock path from u_char_proc/N8310_10/gateop:L6 to u_char_proc/pix_areath/opit_0:CLK is routed by SRB.
Detailed routing takes 23.20 sec.
Start fix hold violation.
Build tmp routing results takes 0.20 sec.
Timing analysis takes 0.31 sec.
Hold violation fix iter 0 takes 0.25 sec, total_step_forward 6366.
Incremental timing analysis takes 0.16 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 23.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 4.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.23 sec.
Used SRB routing arc is 140634.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 41.55 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 6        | 6             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 2210     | 11675         | 19                 
|   FF                        | 7170     | 93400         | 8                  
|   LUT                       | 7011     | 46700         | 16                 
|   LUT-FF pairs              | 3497     | 46700         | 8                  
| Use of CLMS                 | 822      | 4975          | 17                 
|   FF                        | 2362     | 39800         | 6                  
|   LUT                       | 2539     | 19900         | 13                 
|   LUT-FF pairs              | 1136     | 19900         | 6                  
|   Distributed RAM           | 39       | 19900         | 1                  
| Use of DDRPHY_CPD           | 1        | 12            | 9                  
| Use of DDRPHY_IOCLK_DIV     | 2        | 6             | 34                 
| Use of DDR_PHY              | 7        | 24            | 30                 
| Use of DRM                  | 22.5     | 155           | 15                 
| Use of GPLL                 | 4        | 6             | 67                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 1272     | 10550         | 13                 
| Use of HCKB                 | 23       | 96            | 24                 
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 135      | 300           | 45                 
|   IOBD                      | 66       | 144           | 46                 
|   IOBS                      | 69       | 156           | 45                 
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 134      | 300           | 45                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 1        | 12            | 9                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 2        | 6             | 34                 
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 3        | 24            | 13                 
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 14       | 48            | 30                 
| Use of USCM                 | 7        | 32            | 22                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'HDMI_IN_DDR3_bin_ero_dil_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:2m:31s
Action pnr: CPU time elapsed is 0h:2m:11s
Action pnr: Process CPU time elapsed is 0h:2m:37s
Current time: Fri Nov  7 15:28:22 2025
Action pnr: Peak memory pool usage is 2,049 MB
