Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 19 22:02:02 2022
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hydro_spartan_7_timing_summary_routed.rpt -pb hydro_spartan_7_timing_summary_routed.pb -rpx hydro_spartan_7_timing_summary_routed.rpx -warn_on_violation
| Design       : hydro_spartan_7
| Device       : 7s50-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.755        0.000                      0                22198        0.044        0.000                      0                22172        2.633        0.000                       0                 12634  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_system_clk_wiz_0_0_1                                       {0.000 19.531}       39.062          25.600          
  clkfbout_mb_system_clk_wiz_0_0_1                                       {0.000 25.000}       50.000          20.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_in                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_mb_system_clk_wiz_1_1                                         {0.000 5.000}        10.000          100.000         
  clk_out2_mb_system_clk_wiz_1_1                                         {0.000 10.000}       20.000          50.000          
  clk_out3_mb_system_clk_wiz_1_1                                         {0.000 50.000}       100.000         10.000          
  clkfbout_mb_system_clk_wiz_1_1                                         {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_0_0_1                                            35.785        0.000                      0                   16        0.165        0.000                      0                   16       19.031        0.000                       0                    10  
  clkfbout_mb_system_clk_wiz_0_0_1                                                                                                                                                                                         2.633        0.000                       0                     3  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.770        0.000                      0                  239        0.159        0.000                      0                  239       15.812        0.000                       0                   246  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.949        0.000                      0                   46        0.262        0.000                      0                   46       16.166        0.000                       0                    40  
clk_in                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_1_1                                               1.755        0.000                      0                 8077        0.105        0.000                      0                 8077        3.870        0.000                       0                  2646  
  clk_out2_mb_system_clk_wiz_1_1                                              11.758        0.000                      0                  824        0.118        0.000                      0                  824        8.870        0.000                       0                   404  
  clk_out3_mb_system_clk_wiz_1_1                                              29.161        0.000                      0                12708        0.044        0.000                      0                12708       49.146        0.000                       0                  9280  
  clkfbout_mb_system_clk_wiz_1_1                                                                                                                                                                                          16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1       18.814        0.000                      0                   18                                                                        
clk_out3_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1        6.294        0.000                      0                  139        0.104        0.000                      0                  139  
clk_out1_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1        8.953        0.000                      0                    8                                                                        
clk_out3_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1       14.070        0.000                      0                   16        0.437        0.000                      0                   16  
clk_out1_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1        2.382        0.000                      0                  485        0.113        0.000                      0                  485  
clk_out2_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       14.413        0.000                      0                    1        0.479        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out3_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       98.318        0.000                      0                    4        0.397        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
  To Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_0_0_1
  To Clock:  clk_out1_mb_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.763ns (29.434%)  route 1.829ns (70.566%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.974     2.791    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.115     2.906 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.550     3.456    Clock_device/clk_256k_i_3_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I3_O)        0.269     3.725 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.305     4.030    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism              0.084    40.476    
                         clock uncertainty           -0.141    40.336    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.521    39.815    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.815    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                 35.785    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.763ns (29.434%)  route 1.829ns (70.566%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.974     2.791    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.115     2.906 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.550     3.456    Clock_device/clk_256k_i_3_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I3_O)        0.269     3.725 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.305     4.030    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism              0.084    40.476    
                         clock uncertainty           -0.141    40.336    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.521    39.815    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.815    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                 35.785    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.763ns (29.434%)  route 1.829ns (70.566%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.974     2.791    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.115     2.906 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.550     3.456    Clock_device/clk_256k_i_3_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I3_O)        0.269     3.725 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.305     4.030    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism              0.084    40.476    
                         clock uncertainty           -0.141    40.336    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.521    39.815    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         39.815    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                 35.785    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.763ns (29.434%)  route 1.829ns (70.566%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.974     2.791    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.115     2.906 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.550     3.456    Clock_device/clk_256k_i_3_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I3_O)        0.269     3.725 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.305     4.030    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism              0.084    40.476    
                         clock uncertainty           -0.141    40.336    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.521    39.815    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.815    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                 35.785    

Slack (MET) :             35.812ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.763ns (29.476%)  route 1.826ns (70.524%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.974     2.791    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.115     2.906 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.550     3.456    Clock_device/clk_256k_i_3_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I3_O)        0.269     3.725 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.302     4.026    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.108    40.500    
                         clock uncertainty           -0.141    40.360    
    SLICE_X59Y42         FDRE (Setup_fdre_C_R)       -0.521    39.839    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.839    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                 35.812    

Slack (MET) :             35.812ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.763ns (29.476%)  route 1.826ns (70.524%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.974     2.791    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.115     2.906 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.550     3.456    Clock_device/clk_256k_i_3_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I3_O)        0.269     3.725 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.302     4.026    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism              0.108    40.500    
                         clock uncertainty           -0.141    40.360    
    SLICE_X59Y42         FDRE (Setup_fdre_C_R)       -0.521    39.839    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.839    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                 35.812    

Slack (MET) :             35.812ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.763ns (29.476%)  route 1.826ns (70.524%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.974     2.791    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.115     2.906 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.550     3.456    Clock_device/clk_256k_i_3_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I3_O)        0.269     3.725 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.302     4.026    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.108    40.500    
                         clock uncertainty           -0.141    40.360    
    SLICE_X59Y42         FDRE (Setup_fdre_C_R)       -0.521    39.839    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.839    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                 35.812    

Slack (MET) :             36.220ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.761ns (29.974%)  route 1.778ns (70.026%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 f  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.974     2.791    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.115     2.906 r  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.550     3.456    Clock_device/clk_256k_i_3_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I3_O)        0.267     3.723 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.254     3.977    Clock_device/clk_256k_i_1_n_0
    SLICE_X60Y42         FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X60Y42         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.081    40.473    
                         clock uncertainty           -0.141    40.333    
    SLICE_X60Y42         FDRE (Setup_fdre_C_CE)      -0.136    40.197    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.197    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                 36.220    

Slack (MET) :             36.551ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.589ns (24.754%)  route 1.790ns (75.246%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.929     2.745    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.105     2.850 r  Clock_device/clk_256k_s.count[6]_i_4/O
                         net (fo=1, routed)           0.862     3.712    Clock_device/clk_256k_s.count[6]_i_4_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.105     3.817 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     3.817    Clock_device/p_0_in[6]
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.084    40.476    
                         clock uncertainty           -0.141    40.336    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.032    40.368    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.368    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                 36.551    

Slack (MET) :             36.605ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.497ns (23.865%)  route 1.586ns (76.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 40.392 - 39.062 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.438     1.438    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.379     1.817 r  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.929     2.745    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.118     2.863 r  Clock_device/clk_256k_s.count[1]_i_1/O
                         net (fo=1, routed)           0.657     3.520    Clock_device/p_0_in[1]
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.330    40.392    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.084    40.476    
                         clock uncertainty           -0.141    40.336    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)       -0.210    40.126    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.126    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 36.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (69.009%)  route 0.084ns (30.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.084     0.817    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X59Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.862 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     0.862    Clock_device/p_0_in[6]
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism             -0.257     0.606    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.092     0.698    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.850%)  route 0.159ns (46.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.159     0.893    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X58Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.938 r  Clock_device/clk_256k_s.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.938    Clock_device/p_0_in[5]
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X58Y42         FDRE (Hold_fdre_C_D)         0.092     0.685    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.124%)  route 0.197ns (51.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.197     0.931    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X58Y42         LUT4 (Prop_lut4_I2_O)        0.042     0.973 r  Clock_device/clk_256k_s.count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.973    Clock_device/p_0_in[3]
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X58Y42         FDRE (Hold_fdre_C_D)         0.107     0.700    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.530%)  route 0.197ns (51.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.197     0.931    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X58Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.976 r  Clock_device/clk_256k_s.count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.976    Clock_device/clk_256k_s.count[2]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X58Y42         FDRE (Hold_fdre_C_D)         0.091     0.684    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.790%)  route 0.259ns (58.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.259     0.993    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X58Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.038 r  Clock_device/clk_256k_s.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.038    Clock_device/p_0_in[0]
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X58Y42         FDRE (Hold_fdre_C_D)         0.092     0.685    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.237%)  route 0.244ns (56.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 f  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.082     0.816    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.861 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.162     1.023    Clock_device/clk_256k_i_2_n_0
    SLICE_X60Y42         FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X60Y42         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.254     0.609    
    SLICE_X60Y42         FDRE (Hold_fdre_C_D)         0.059     0.668    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.912%)  route 0.269ns (59.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 f  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.171     0.904    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X59Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.949 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.098     1.047    Clock_device/clk_256k_i_1_n_0
    SLICE_X60Y42         FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X60Y42         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.254     0.609    
    SLICE_X60Y42         FDRE (Hold_fdre_C_CE)       -0.016     0.593    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.185ns (38.360%)  route 0.297ns (61.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.171     0.904    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X59Y42         LUT4 (Prop_lut4_I1_O)        0.044     0.948 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.127     1.075    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism             -0.257     0.606    
    SLICE_X59Y42         FDRE (Hold_fdre_C_R)        -0.085     0.521    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.185ns (38.360%)  route 0.297ns (61.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.171     0.904    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X59Y42         LUT4 (Prop_lut4_I1_O)        0.044     0.948 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.127     1.075    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism             -0.257     0.606    
    SLICE_X59Y42         FDRE (Hold_fdre_C_R)        -0.085     0.521    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.185ns (38.360%)  route 0.297ns (61.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X58Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.171     0.904    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X59Y42         LUT4 (Prop_lut4_I1_O)        0.044     0.948 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.127     1.075    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X59Y42         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism             -0.257     0.606    
    SLICE_X59Y42         FDRE (Hold_fdre_C_R)        -0.085     0.521    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.531 }
Period(ns):         39.062
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         39.062      37.470     BUFGCTRL_X0Y5   FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.062      37.813     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X60Y42    Clock_device/clk_256k_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X59Y42    Clock_device/clk_256k_s.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X59Y42    Clock_device/clk_256k_s.count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X59Y42    Clock_device/clk_256k_s.count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.062      120.938    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y42    Clock_device/clk_256k_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y42    Clock_device/clk_256k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X59Y42    Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X59Y42    Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y42    Clock_device/clk_256k_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y42    Clock_device/clk_256k_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X59Y42    Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X59Y42    Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X58Y42    Clock_device/clk_256k_s.count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_0_0_1
  To Clock:  clkfbout_mb_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6   FPGA_system/mb_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.770ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.636ns  (logic 0.657ns (24.928%)  route 1.979ns (75.072%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 35.959 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.488    20.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.105    20.635 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.202    21.836    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.115    21.951 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.289    22.240    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.309    35.959    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.292    36.251    
                         clock uncertainty           -0.035    36.216    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.206    36.010    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.010    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                 13.770    

Slack (MET) :             14.298ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.345ns  (logic 0.647ns (27.593%)  route 1.698ns (72.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 35.959 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.488    20.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.105    20.635 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.210    21.844    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y82         LUT6 (Prop_lut6_I4_O)        0.105    21.949 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.949    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.309    35.959    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.292    36.251    
                         clock uncertainty           -0.035    36.216    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.032    36.248    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.248    
                         arrival time                         -21.949    
  -------------------------------------------------------------------
                         slack                                 14.298    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.589ns (31.154%)  route 1.302ns (68.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 19.287 - 16.667 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447     1.447    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.528 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414     2.942    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.379     3.321 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.678     3.999    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.104 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.124     4.229    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.105     4.334 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.499     4.833    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    17.906    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.983 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.304    19.287    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.277    19.565    
                         clock uncertainty           -0.035    19.529    
    SLICE_X60Y78         FDRE (Setup_fdre_C_CE)      -0.132    19.397    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.397    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 14.565    

Slack (MET) :             14.594ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.042ns  (logic 0.647ns (31.690%)  route 1.395ns (68.310%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 35.954 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.488    20.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.105    20.635 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.906    21.541    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y77         LUT6 (Prop_lut6_I4_O)        0.105    21.646 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.646    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X58Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.304    35.954    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.292    36.246    
                         clock uncertainty           -0.035    36.211    
    SLICE_X58Y77         FDRE (Setup_fdre_C_D)        0.030    36.241    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.241    
                         arrival time                         -21.646    
  -------------------------------------------------------------------
                         slack                                 14.594    

Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.014ns  (logic 0.647ns (32.125%)  route 1.367ns (67.875%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 35.956 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.488    20.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.105    20.635 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.879    21.514    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.105    21.619 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X58Y79         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.306    35.956    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y79         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.292    36.248    
                         clock uncertainty           -0.035    36.213    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)        0.030    36.243    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.243    
                         arrival time                         -21.619    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.035ns  (logic 0.668ns (32.825%)  route 1.367ns (67.175%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 35.956 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.488    20.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.105    20.635 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.879    21.514    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.126    21.640 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.640    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X58Y79         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.306    35.956    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y79         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.292    36.248    
                         clock uncertainty           -0.035    36.213    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)        0.069    36.282    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.282    
                         arrival time                         -21.640    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.697ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.937ns  (logic 0.647ns (33.410%)  route 1.290ns (66.590%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 35.951 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.488    20.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.105    20.635 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.801    21.436    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y75         LUT3 (Prop_lut3_I1_O)        0.105    21.541 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.541    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X61Y75         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.301    35.951    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y75         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.292    36.243    
                         clock uncertainty           -0.035    36.208    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.030    36.238    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.238    
                         arrival time                         -21.541    
  -------------------------------------------------------------------
                         slack                                 14.697    

Slack (MET) :             14.715ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.958ns  (logic 0.668ns (34.124%)  route 1.290ns (65.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 35.951 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.488    20.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.105    20.635 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.801    21.436    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.126    21.562 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.562    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X61Y75         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.301    35.951    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y75         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.292    36.243    
                         clock uncertainty           -0.035    36.208    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.069    36.277    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                         -21.562    
  -------------------------------------------------------------------
                         slack                                 14.715    

Slack (MET) :             14.715ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.933ns  (logic 0.668ns (34.564%)  route 1.265ns (65.436%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 35.951 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.488    20.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.105    20.635 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.776    21.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.126    21.537 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.537    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X59Y75         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.301    35.951    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y75         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.292    36.243    
                         clock uncertainty           -0.035    36.208    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)        0.045    36.253    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.253    
                         arrival time                         -21.537    
  -------------------------------------------------------------------
                         slack                                 14.715    

Slack (MET) :             15.370ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.253ns  (logic 0.647ns (51.653%)  route 0.606ns (48.347%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.955 - 33.333 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 19.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.410    19.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.437    20.042 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.359    20.401    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X59Y77         LUT6 (Prop_lut6_I4_O)        0.105    20.506 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.246    20.752    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X62Y77         LUT6 (Prop_lut6_I1_O)        0.105    20.857 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    20.857    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X62Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.305    35.955    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.277    36.232    
                         clock uncertainty           -0.035    36.197    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.030    36.227    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.227    
                         arrival time                         -20.857    
  -------------------------------------------------------------------
                         slack                                 15.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.586     1.297    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X59Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.128     1.425 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.057     1.482    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X58Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.854     1.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.368     1.310    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.013     1.323    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_38/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_39/D
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.987%)  route 0.102ns (42.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.583     1.294    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y71         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_38/Q
                         net (fo=1, routed)           0.102     1.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_38_n_0
    SLICE_X65Y71         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_39/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.851     1.676    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y71         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_39/C
                         clock pessimism             -0.368     1.308    
    SLICE_X65Y71         FDCE (Hold_fdce_C_D)         0.066     1.374    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_39
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.788%)  route 0.154ns (52.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.584     1.295    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y70         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.436 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.154     1.591    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X64Y70         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.852     1.677    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y70         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK
                         clock pessimism             -0.368     1.309    
    SLICE_X64Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.590%)  route 0.117ns (45.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.549     1.260    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y73         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.401 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.117     1.519    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X29Y72         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.817     1.642    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y72         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.367     1.275    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.066     1.341    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_41/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_42/D
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.583     1.294    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y71         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_41/Q
                         net (fo=1, routed)           0.110     1.546    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_41_n_0
    SLICE_X64Y71         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_42/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.851     1.676    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y71         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_42/C
                         clock pessimism             -0.369     1.307    
    SLICE_X64Y71         FDCE (Hold_fdce_C_D)         0.060     1.367    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_42
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.551     1.262    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y71         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     1.403 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.122     1.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X28Y72         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.817     1.642    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y72         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.367     1.275    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.070     1.345    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.551     1.262    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y71         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     1.403 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.123     1.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X29Y72         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.817     1.642    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y72         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.367     1.275    
    SLICE_X29Y72         FDRE (Hold_fdre_C_D)         0.070     1.345    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.551     1.262    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y71         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     1.403 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.121     1.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X28Y72         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.817     1.642    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y72         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.367     1.275    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.066     1.341    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.456%)  route 0.103ns (35.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.581     1.292    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y76         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.433 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.103     1.536    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[10]
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.581 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.581    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X65Y75         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.847     1.672    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y75         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.368     1.304    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.092     1.396    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.583     1.294    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y71         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.435 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.169     1.605    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X64Y70         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.852     1.677    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y70         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/CLK
                         clock pessimism             -0.368     1.309    
    SLICE_X64Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y76   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y76   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y76   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y76   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y76   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y76   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X63Y76   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X63Y76   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y73   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y72   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y72   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X42Y74   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y76   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y77   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y78   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y74   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y74   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y74   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y73   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y73   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y73   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y73   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y79   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y73   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y73   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y73   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X60Y73   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X64Y70   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.949ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.348ns  (logic 0.752ns (17.295%)  route 3.596ns (82.705%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 35.779 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.487    22.099    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.204 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.627    23.831    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.239    35.779    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.204    35.983    
                         clock uncertainty           -0.035    35.948    
    SLICE_X28Y84         FDRE (Setup_fdre_C_CE)      -0.168    35.780    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.780    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                 11.949    

Slack (MET) :             12.136ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.162ns  (logic 0.752ns (18.067%)  route 3.410ns (81.933%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 35.780 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.487    22.099    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.204 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.441    23.645    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y85         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.240    35.780    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y85         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.204    35.984    
                         clock uncertainty           -0.035    35.949    
    SLICE_X28Y85         FDCE (Setup_fdce_C_CE)      -0.168    35.781    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.781    
                         arrival time                         -23.645    
  -------------------------------------------------------------------
                         slack                                 12.136    

Slack (MET) :             12.151ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.145ns  (logic 0.752ns (18.143%)  route 3.393ns (81.857%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.487    22.099    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.204 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.424    23.628    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y84         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y84         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.204    35.982    
                         clock uncertainty           -0.035    35.947    
    SLICE_X33Y84         FDCE (Setup_fdce_C_CE)      -0.168    35.779    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.779    
                         arrival time                         -23.628    
  -------------------------------------------------------------------
                         slack                                 12.151    

Slack (MET) :             12.178ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.117ns  (logic 0.752ns (18.266%)  route 3.365ns (81.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 35.777 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.487    22.099    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.204 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.396    23.600    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.237    35.777    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.204    35.981    
                         clock uncertainty           -0.035    35.946    
    SLICE_X28Y81         FDRE (Setup_fdre_C_CE)      -0.168    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.778    
                         arrival time                         -23.600    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.040ns  (logic 0.752ns (18.613%)  route 3.288ns (81.387%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 35.779 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.487    22.099    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.204 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.319    23.523    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y85         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.239    35.779    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y85         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.204    35.983    
                         clock uncertainty           -0.035    35.948    
    SLICE_X32Y85         FDCE (Setup_fdce_C_CE)      -0.168    35.780    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.780    
                         arrival time                         -23.523    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.911ns  (logic 0.752ns (19.228%)  route 3.159ns (80.772%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.487    22.099    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.204 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.190    23.394    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y83         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y83         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.204    35.982    
                         clock uncertainty           -0.035    35.947    
    SLICE_X32Y83         FDCE (Setup_fdce_C_CE)      -0.168    35.779    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.779    
                         arrival time                         -23.394    
  -------------------------------------------------------------------
                         slack                                 12.385    

Slack (MET) :             12.427ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.865ns  (logic 0.752ns (19.458%)  route 3.113ns (80.542%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 35.774 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.487    22.099    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.204 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.143    23.347    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y79         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.234    35.774    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y79         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.204    35.978    
                         clock uncertainty           -0.035    35.943    
    SLICE_X32Y79         FDRE (Setup_fdre_C_CE)      -0.168    35.775    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.775    
                         arrival time                         -23.347    
  -------------------------------------------------------------------
                         slack                                 12.427    

Slack (MET) :             12.427ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.865ns  (logic 0.752ns (19.458%)  route 3.113ns (80.542%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 35.774 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.487    22.099    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.204 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.143    23.347    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y79         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.234    35.774    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y79         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.204    35.978    
                         clock uncertainty           -0.035    35.943    
    SLICE_X32Y79         FDRE (Setup_fdre_C_CE)      -0.168    35.775    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.775    
                         arrival time                         -23.347    
  -------------------------------------------------------------------
                         slack                                 12.427    

Slack (MET) :             13.222ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.169ns  (logic 0.752ns (23.727%)  route 2.417ns (76.273%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 35.782 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.471    22.084    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.189 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.464    22.652    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X56Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.242    35.782    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.263    36.045    
                         clock uncertainty           -0.035    36.010    
    SLICE_X56Y81         FDCE (Setup_fdce_C_CE)      -0.136    35.874    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                         -22.652    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.222ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.169ns  (logic 0.752ns (23.727%)  route 2.417ns (76.273%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 35.782 - 33.333 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 19.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.412    19.483    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.437    19.920 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.930    20.850    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.105    20.955 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.552    21.507    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.105    21.612 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.471    22.084    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.189 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.464    22.652    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X56Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.242    35.782    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.263    36.045    
                         clock uncertainty           -0.035    36.010    
    SLICE_X56Y81         FDCE (Setup_fdce_C_CE)      -0.136    35.874    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                         -22.652    
  -------------------------------------------------------------------
                         slack                                 13.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.207    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.515    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.560 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.560    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X61Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.849     1.580    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.374     1.207    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.091     1.298    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.584     1.209    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.350 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.178     1.527    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X62Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.572 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.572    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X62Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.584    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.376     1.209    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.091     1.300    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.480%)  route 0.232ns (55.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.207    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.232     1.580    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.625    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X61Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.849     1.580    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.374     1.207    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.092     1.299    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.601ns  (logic 0.191ns (31.761%)  route 0.410ns (68.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.584    17.875    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X61Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDCE (Prop_fdce_C_Q)         0.146    18.021 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.260    18.281    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y80         LUT1 (Prop_lut1_I0_O)        0.045    18.326 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.151    18.477    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X61Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.851    18.250    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X61Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.875    
    SLICE_X61Y80         FDCE (Hold_fdce_C_D)         0.077    17.952    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.952    
                         arrival time                          18.477    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.191ns (34.747%)  route 0.359ns (65.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 18.249 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.242    18.265    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y80         LUT5 (Prop_lut5_I1_O)        0.045    18.310 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.117    18.427    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.850    18.249    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.908    
    SLICE_X60Y79         FDRE (Hold_fdre_C_CE)       -0.012    17.896    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.896    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.191ns (34.747%)  route 0.359ns (65.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 18.249 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.242    18.265    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y80         LUT5 (Prop_lut5_I1_O)        0.045    18.310 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.117    18.427    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.850    18.249    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.908    
    SLICE_X60Y79         FDRE (Hold_fdre_C_CE)       -0.012    17.896    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.896    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.191ns (34.747%)  route 0.359ns (65.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 18.249 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.242    18.265    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y80         LUT5 (Prop_lut5_I1_O)        0.045    18.310 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.117    18.427    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.850    18.249    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.908    
    SLICE_X60Y79         FDRE (Hold_fdre_C_CE)       -0.012    17.896    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.896    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.550ns  (logic 0.191ns (34.747%)  route 0.359ns (65.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 18.249 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.242    18.265    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y80         LUT5 (Prop_lut5_I1_O)        0.045    18.310 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.117    18.427    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.850    18.249    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.908    
    SLICE_X60Y79         FDRE (Hold_fdre_C_CE)       -0.012    17.896    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.896    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.668ns  (logic 0.191ns (28.598%)  route 0.477ns (71.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 18.248 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.242    18.265    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y80         LUT5 (Prop_lut5_I1_O)        0.045    18.310 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.235    18.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.850    18.248    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.907    
    SLICE_X61Y78         FDRE (Hold_fdre_C_CE)       -0.032    17.875    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.875    
                         arrival time                          18.545    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.668ns  (logic 0.191ns (28.598%)  route 0.477ns (71.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 18.248 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y81         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.146    18.023 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.242    18.265    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X61Y80         LUT5 (Prop_lut5_I1_O)        0.045    18.310 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.235    18.545    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.850    18.248    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.907    
    SLICE_X61Y78         FDRE (Hold_fdre_C_CE)       -0.032    17.875    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.875    
                         arrival time                          18.545    
  -------------------------------------------------------------------
                         slack                                  0.670    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            1.000         33.333      32.333     SLICE_X61Y77   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C    n/a            1.000         33.333      32.333     SLICE_X61Y77   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C    n/a            1.000         33.333      32.333     SLICE_X60Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C    n/a            1.000         33.333      32.333     SLICE_X61Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C    n/a            1.000         33.333      32.333     SLICE_X61Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C    n/a            1.000         33.333      32.333     SLICE_X60Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C    n/a            1.000         33.333      32.333     SLICE_X60Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C    n/a            1.000         33.333      32.333     SLICE_X61Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         16.666      16.166     SLICE_X61Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         16.666      16.166     SLICE_X61Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         16.666      16.166     SLICE_X61Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         16.666      16.166     SLICE_X61Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         16.666      16.166     SLICE_X62Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         16.666      16.166     SLICE_X28Y81   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X62Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X62Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X28Y85   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         16.666      16.166     SLICE_X28Y84   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X32Y85   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 2.485ns (33.597%)  route 4.912ns (66.403%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 9.008 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.108     5.118 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.660     6.778    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.300     9.008    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     9.344    
                         clock uncertainty           -0.243     9.101    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.568     8.533    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 2.485ns (33.593%)  route 4.912ns (66.407%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 8.996 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.108     5.118 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.661     6.779    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.288     8.996    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.397    
                         clock uncertainty           -0.243     9.155    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.568     8.587    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 2.485ns (33.878%)  route 4.850ns (66.122%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.108     5.118 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.599     6.717    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.287     8.995    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.337    
                         clock uncertainty           -0.243     9.094    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.568     8.526    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 2.482ns (33.038%)  route 5.031ns (66.962%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 9.009 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.105     5.115 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.779     6.894    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.301     9.009    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     9.345    
                         clock uncertainty           -0.243     9.102    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.715    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 2.485ns (34.639%)  route 4.689ns (65.361%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 8.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.108     5.118 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.438     6.555    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.283     8.991    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.333    
                         clock uncertainty           -0.243     9.090    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.568     8.522    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.485ns (34.687%)  route 4.679ns (65.313%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 8.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.108     5.118 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.428     6.546    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.286     8.994    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.336    
                         clock uncertainty           -0.243     9.093    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.568     8.525    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 2.482ns (33.759%)  route 4.870ns (66.241%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 8.996 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.105     5.115 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.619     6.734    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.288     8.996    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.397    
                         clock uncertainty           -0.243     9.155    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.768    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.485ns (34.847%)  route 4.646ns (65.153%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.108     5.118 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.395     6.512    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.287     8.995    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.396    
                         clock uncertainty           -0.243     9.154    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.568     8.586    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 2.482ns (34.312%)  route 4.752ns (65.688%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.105     5.115 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.500     6.615    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y21         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.441     9.148    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.491    
                         clock uncertainty           -0.243     9.248    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.861    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.485ns (35.984%)  route 4.421ns (64.016%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 8.997 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.338    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X44Y73         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDSE (Prop_fdse_C_Q)         0.348    -0.271 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[29]/Q
                         net (fo=3, routed)           0.713     0.443    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2_0[2]
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.239     0.682 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64/O
                         net (fo=1, routed)           0.000     0.682    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_64_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.126 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.126    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.226 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.226    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.326 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.426 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=4, routed)           0.832     2.258    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]_0[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.105     2.363 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.320     2.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.105     2.788 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.431     3.219    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.105     3.324 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.488     3.812    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y81         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.543 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.466     5.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.108     5.118 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.169     6.287    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y18         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.289     8.997    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.398    
                         clock uncertainty           -0.243     9.156    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.568     8.588    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  2.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.ex_op1_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.Check_Stack_Address_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.ex_op1_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.ex_op1_addr_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.425    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Q[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.380 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_i_1/O
                         net (fo=1, routed)           0.000    -0.380    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Check_Stack_Address0
    SLICE_X34Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.Check_Stack_Address_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.820    -0.860    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.Check_Stack_Address_reg/C
                         clock pessimism              0.254    -0.607    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.121    -0.486    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.Check_Stack_Address_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_instr2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.183ns (39.078%)  route 0.285ns (60.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.555    -0.619    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_instr2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_instr2_reg/Q
                         net (fo=1, routed)           0.285    -0.193    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/ex_is_multi_instr2
    SLICE_X37Y77         LUT2 (Prop_lut2_I1_O)        0.042    -0.151 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/mem_is_multi_or_load_instr_i_1/O
                         net (fo=1, routed)           0.000    -0.151    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr0
    SLICE_X37Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.816    -0.864    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X37Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg/C
                         clock pessimism              0.502    -0.362    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.105    -0.257    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/wb_EAR_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/wb_EAR_ii_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.553    -0.621    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Clk
    SLICE_X43Y69         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/wb_EAR_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/wb_EAR_i_reg[24]/Q
                         net (fo=1, routed)           0.055    -0.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/wb_EAR_i[24]
    SLICE_X42Y69         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/wb_EAR_ii_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.821    -0.860    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Clk
    SLICE_X42Y69         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/wb_EAR_ii_reg[24]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.075    -0.533    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/wb_EAR_ii_reg[24]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.827%)  route 0.124ns (49.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.557    -0.617    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.124    -0.365    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y64         SRL16E                                       r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.824    -0.856    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y64         SRL16E                                       r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.253    -0.604    
    SLICE_X30Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.474    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X52Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.229    -0.218    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.274    -0.574    
    SLICE_X54Y59         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.334    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X52Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.229    -0.218    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.274    -0.574    
    SLICE_X54Y59         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.334    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X52Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.229    -0.218    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.274    -0.574    
    SLICE_X54Y59         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.334    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X52Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.229    -0.218    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.274    -0.574    
    SLICE_X54Y59         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.334    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X52Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.229    -0.218    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.274    -0.574    
    SLICE_X54Y59         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.334    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X52Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.229    -0.218    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X54Y59         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.274    -0.574    
    SLICE_X54Y59         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.334    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y9      FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y9      FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y20     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y20     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y9      FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y9      FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y79     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y79     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y79     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y79     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y79     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y79     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y79     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y79     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y71     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y71     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y71     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y71     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y71     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y71     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y71     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y71     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       11.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.758ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 1.185ns (16.119%)  route 6.167ns (83.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.410    -0.546    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.322 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.669     1.990    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.105     2.095 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.482     3.578    FIFO_BUFFERS/u_full_1
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.105     3.683 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.147     4.829    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.107     4.936 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.869     6.805    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.445    19.454    
                         clock uncertainty           -0.264    19.190    
    RAMB36_X1Y8          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.563    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                 11.758    

Slack (MET) :             12.199ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 1.192ns (17.250%)  route 5.718ns (82.750%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.410    -0.546    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.322 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           2.006     2.328    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[2]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.105     2.433 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           0.352     2.784    FIFO_BUFFERS/u_full_2
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.105     2.889 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.781     3.670    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X40Y27         LUT5 (Prop_lut5_I0_O)        0.114     3.784 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           2.579     6.364    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.445    19.454    
                         clock uncertainty           -0.264    19.190    
    RAMB36_X0Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.563    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 12.199    

Slack (MET) :             12.646ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 1.185ns (18.636%)  route 5.174ns (81.364%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 19.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.410    -0.546    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.322 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.669     1.990    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.105     2.095 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.482     3.578    FIFO_BUFFERS/u_full_1
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.105     3.683 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.147     4.829    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.107     4.936 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.876     5.812    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.299    19.007    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.341    19.349    
                         clock uncertainty           -0.264    19.085    
    RAMB36_X0Y8          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.458    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.458    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 12.646    

Slack (MET) :             12.716ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 2.717ns (39.196%)  route 4.215ns (60.804%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 18.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.396    -0.561    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y24         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.125     1.564 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[4]
                         net (fo=7, routed)           1.209     2.773    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[3]
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.118     2.891 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.386     3.277    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.264     3.541 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.941     4.483    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.105     4.588 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=7, routed)           1.042     5.629    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int130_out__0
    SLICE_X56Y55         LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.637     6.371    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X56Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.250    18.958    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X56Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                         clock pessimism              0.419    19.377    
                         clock uncertainty           -0.264    19.114    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)       -0.027    19.087    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]
  -------------------------------------------------------------------
                         required time                         19.087    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                 12.716    

Slack (MET) :             12.828ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.717ns (40.032%)  route 4.070ns (59.968%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 18.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.396    -0.561    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y24         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.125     1.564 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[4]
                         net (fo=7, routed)           1.209     2.773    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[3]
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.118     2.891 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.386     3.277    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.264     3.541 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.941     4.483    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.105     4.588 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=7, routed)           1.033     5.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int130_out__0
    SLICE_X56Y55         LUT5 (Prop_lut5_I0_O)        0.105     5.725 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[3]_i_1/O
                         net (fo=2, routed)           0.501     6.226    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[3]
    SLICE_X55Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.250    18.958    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X55Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.401    19.359    
                         clock uncertainty           -0.264    19.096    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.042    19.054    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 12.828    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.193ns (19.212%)  route 5.017ns (80.788%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 19.009 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.410    -0.546    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.322 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.130     1.451    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.105     1.556 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.297     2.854    FIFO_BUFFERS/u_full_4
    SLICE_X54Y30         LUT4 (Prop_lut4_I1_O)        0.105     2.959 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.340     4.299    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.115     4.414 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.250     5.663    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.301    19.009    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.401    19.411    
                         clock uncertainty           -0.264    19.147    
    RAMB36_X1Y0          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.620    18.527    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.896ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.185ns (19.423%)  route 4.916ns (80.577%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 19.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.410    -0.546    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.322 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.669     1.990    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.105     2.095 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.482     3.578    FIFO_BUFFERS/u_full_1
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.105     3.683 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.147     4.829    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.107     4.936 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.618     5.555    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.292    19.000    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.341    19.342    
                         clock uncertainty           -0.264    19.078    
    RAMB36_X0Y6          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.451    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                 12.896    

Slack (MET) :             12.899ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.192ns (19.373%)  route 4.961ns (80.627%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 18.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.410    -0.546    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.322 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           2.006     2.328    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[2]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.105     2.433 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           0.352     2.784    FIFO_BUFFERS/u_full_2
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.105     2.889 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.781     3.670    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X40Y27         LUT5 (Prop_lut5_I0_O)        0.114     3.784 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.822     5.606    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.286    18.994    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.401    19.396    
                         clock uncertainty           -0.264    19.132    
    RAMB36_X0Y5          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.505    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.505    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                 12.899    

Slack (MET) :             12.914ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.717ns (40.652%)  route 3.967ns (59.348%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 18.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.396    -0.561    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y24         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.125     1.564 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[4]
                         net (fo=7, routed)           1.209     2.773    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[3]
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.118     2.891 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.386     3.277    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.264     3.541 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.941     4.483    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.105     4.588 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=7, routed)           1.042     5.629    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int130_out__0
    SLICE_X56Y55         LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.388     6.123    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X55Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.250    18.958    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X55Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.401    19.359    
                         clock uncertainty           -0.264    19.096    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.059    19.037    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                 12.914    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 2.545ns (37.962%)  route 4.159ns (62.038%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 18.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.396    -0.561    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y24         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.125     1.564 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[4]
                         net (fo=7, routed)           1.209     2.773    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[3]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.105     2.878 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.563     3.442    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.105     3.547 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.407     3.954    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X60Y58         LUT6 (Prop_lut6_I4_O)        0.105     4.059 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          1.347     5.405    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X56Y55         LUT5 (Prop_lut5_I3_O)        0.105     5.510 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[4]_i_1/O
                         net (fo=2, routed)           0.633     6.143    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[4]
    SLICE_X56Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.250    18.958    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X56Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/C
                         clock pessimism              0.419    19.377    
                         clock uncertainty           -0.264    19.114    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)       -0.012    19.102    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 12.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.415    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.237    -0.611    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.078    -0.533    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.415    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.237    -0.611    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.076    -0.535    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.563    -0.611    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/ext_spi_clk
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.415    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/ext_spi_clk
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.611    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.075    -0.536    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.564    -0.610    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.414    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X55Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.834    -0.846    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.237    -0.610    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.075    -0.535    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.562    -0.612    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X55Y60         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.416    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X55Y60         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.832    -0.848    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X55Y60         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.612    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.071    -0.541    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.559    -0.615    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X28Y61         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.410    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X28Y61         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.829    -0.852    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X28Y61         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.075    -0.540    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.314%)  route 0.192ns (57.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.566    -0.608    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X57Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/Q
                         net (fo=1, routed)           0.192    -0.275    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB0
    SLICE_X50Y56         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.834    -0.846    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X50Y56         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.274    -0.573    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.427    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.622%)  route 0.175ns (55.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.564    -0.610    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X55Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/Q
                         net (fo=1, routed)           0.175    -0.294    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB1
    SLICE_X50Y56         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.834    -0.846    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X50Y56         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.274    -0.573    
    SLICE_X50Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.449    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.562    -0.612    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.393    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X46Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.831    -0.849    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.238    -0.612    
    SLICE_X46Y56         FDRE (Hold_fdre_C_D)         0.064    -0.548    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.635%)  route 0.175ns (55.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.564    -0.610    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X55Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/Q
                         net (fo=1, routed)           0.175    -0.294    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DIA1
    SLICE_X50Y55         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.834    -0.846    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X50Y55         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.274    -0.573    
    SLICE_X50Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.453    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y8      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y6      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y7      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y8      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y5      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y1      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y5      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y1      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y6      FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y7      FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y56     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y55     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X50Y55     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       29.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        70.405ns  (logic 32.971ns (46.831%)  route 37.434ns (53.169%))
  Logic Levels:           194  (CARRY4=156 LUT1=2 LUT2=6 LUT3=1 LUT4=5 LUT5=19 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 98.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.889    67.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.105    68.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_1/O
                         net (fo=3, routed)           0.974    69.041    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[1]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.105    69.146 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_8/O
                         net (fo=1, routed)           0.000    69.146    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_8_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    69.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.684 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.684    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    69.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000    69.816    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X33Y58         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.243    98.951    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X33Y58         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.335    99.286    
                         clock uncertainty           -0.354    98.931    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.046    98.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         98.977    
                         arrival time                         -69.817    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.784ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.547ns  (logic 32.311ns (46.459%)  route 37.236ns (53.541%))
  Logic Levels:           191  (CARRY4=153 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=21 LUT6=4)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 98.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.447    67.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    67.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=18, routed)          0.714    68.340    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X32Y57         LUT5 (Prop_lut5_I4_O)        0.115    68.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_1/O
                         net (fo=1, routed)           0.505    68.959    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[8]
    SLICE_X37Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.244    98.952    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X37Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/C
                         clock pessimism              0.335    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)       -0.189    98.743    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         98.743    
                         arrival time                         -68.959    
  -------------------------------------------------------------------
                         slack                                 29.784    

Slack (MET) :             30.030ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.304ns  (logic 32.311ns (46.622%)  route 36.993ns (53.378%))
  Logic Levels:           191  (CARRY4=153 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=20 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 98.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.439    67.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I3_O)        0.105    67.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_2/O
                         net (fo=24, routed)          0.730    68.347    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_2_n_0
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.115    68.462 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_1/O
                         net (fo=1, routed)           0.254    68.716    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[10]
    SLICE_X30Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.244    98.952    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X30Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/C
                         clock pessimism              0.335    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X30Y57         FDRE (Setup_fdre_C_D)       -0.186    98.746    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         98.746    
                         arrival time                         -68.716    
  -------------------------------------------------------------------
                         slack                                 30.030    

Slack (MET) :             30.123ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.354ns  (logic 32.196ns (46.423%)  route 37.158ns (53.577%))
  Logic Levels:           190  (CARRY4=153 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=19 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 98.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.681    67.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I5_O)        0.105    67.859 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_2/O
                         net (fo=3, routed)           0.906    68.766    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[4]
    SLICE_X37Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.244    98.952    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X37Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]/C
                         clock pessimism              0.335    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)       -0.044    98.888    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                         -68.766    
  -------------------------------------------------------------------
                         slack                                 30.123    

Slack (MET) :             30.131ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.342ns  (logic 32.196ns (46.430%)  route 37.146ns (53.569%))
  Logic Levels:           190  (CARRY4=153 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=19 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 98.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.889    67.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.105    68.067 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_1/O
                         net (fo=3, routed)           0.687    68.754    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[1]
    SLICE_X31Y56         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.244    98.952    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X31Y56         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/C
                         clock pessimism              0.335    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.047    98.885    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         98.885    
                         arrival time                         -68.754    
  -------------------------------------------------------------------
                         slack                                 30.131    

Slack (MET) :             30.207ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.345ns  (logic 32.301ns (46.580%)  route 37.044ns (53.420%))
  Logic Levels:           191  (CARRY4=153 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=20 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 98.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.699    67.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.105    67.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_3/O
                         net (fo=12, routed)          0.775    68.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_3_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I0_O)        0.105    68.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_1/O
                         net (fo=1, routed)           0.000    68.757    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[12]
    SLICE_X31Y56         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.244    98.952    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X31Y56         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/C
                         clock pessimism              0.335    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)        0.032    98.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                         -68.757    
  -------------------------------------------------------------------
                         slack                                 30.207    

Slack (MET) :             30.260ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.292ns  (logic 32.301ns (46.616%)  route 36.991ns (53.384%))
  Logic Levels:           191  (CARRY4=153 LUT1=2 LUT2=6 LUT3=2 LUT4=4 LUT5=19 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 98.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.699    67.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.105    67.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_3/O
                         net (fo=12, routed)          0.721    68.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_3_n_0
    SLICE_X32Y57         LUT3 (Prop_lut3_I2_O)        0.105    68.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_1/O
                         net (fo=1, routed)           0.000    68.704    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[11]
    SLICE_X32Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.244    98.952    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X32Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/C
                         clock pessimism              0.335    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)        0.032    98.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                         -68.704    
  -------------------------------------------------------------------
                         slack                                 30.260    

Slack (MET) :             30.267ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.216ns  (logic 32.196ns (46.515%)  route 37.020ns (53.484%))
  Logic Levels:           190  (CARRY4=153 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=19 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 98.953 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          1.286    67.444    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.283    67.727 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_3/O
                         net (fo=1, routed)           0.353    68.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_3_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.105    68.185 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_2/O
                         net (fo=3, routed)           0.442    68.627    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[2]
    SLICE_X29Y56         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.245    98.953    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X29Y56         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/C
                         clock pessimism              0.335    99.288    
                         clock uncertainty           -0.354    98.933    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)       -0.039    98.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -68.628    
  -------------------------------------------------------------------
                         slack                                 30.267    

Slack (MET) :             30.276ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.313ns  (logic 32.322ns (46.632%)  route 36.991ns (53.368%))
  Logic Levels:           191  (CARRY4=153 LUT1=2 LUT2=6 LUT3=2 LUT4=4 LUT5=19 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 98.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.699    67.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.105    67.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_3/O
                         net (fo=12, routed)          0.721    68.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_3_n_0
    SLICE_X32Y57         LUT3 (Prop_lut3_I2_O)        0.126    68.725 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_1/O
                         net (fo=1, routed)           0.000    68.725    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[9]
    SLICE_X32Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.244    98.952    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X32Y57         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]/C
                         clock pessimism              0.335    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)        0.069    99.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                         -68.725    
  -------------------------------------------------------------------
                         slack                                 30.276    

Slack (MET) :             30.371ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.102ns  (logic 32.196ns (46.592%)  route 36.906ns (53.408%))
  Logic Levels:           190  (CARRY4=153 LUT1=2 LUT2=6 LUT3=1 LUT4=4 LUT5=19 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 98.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.369    -0.588    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X42Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.155 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.054     0.899    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1[9]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.105     1.004 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.004    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.427 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.427    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.634 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12__8_carry__1/CO[0]
                         net (fo=1, routed)           0.863     2.497    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.297     2.794 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4/O
                         net (fo=2, routed)           0.550     3.344    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_4_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.105     3.449 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=95, routed)          1.154     4.603    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[5]_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.708 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.477     5.185    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_0[0]
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.105     5.290 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_122/O
                         net (fo=1, routed)           0.260     5.550    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_48_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.030 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.030    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_105_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.295 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78/O[1]
                         net (fo=30, routed)          1.439     7.734    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[13]_i_78_n_6
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.250     7.984 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_55/O
                         net (fo=1, routed)           0.000     7.984    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_94_0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.316 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_40_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.672     9.374    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.261     9.635 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49/O
                         net (fo=1, routed)           0.000     9.635    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_49_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_37_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_62_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.279 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.279    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_35_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_17_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.479 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_6/CO[3]
                         net (fo=33, routed)          1.028    11.507    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.105    11.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45/O
                         net (fo=1, routed)           0.000    11.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_32_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.167    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_27_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.265 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_22_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          0.870    13.332    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[25]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.105    13.437 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121/O
                         net (fo=1, routed)           0.000    13.437    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_121_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_88_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_22_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.090    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.922    15.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.105    15.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117/O
                         net (fo=1, routed)           0.000    15.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_117_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79/CO[3]
                         net (fo=1, routed)           0.000    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_79_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_52_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          1.068    17.230    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.105    17.335 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109/O
                         net (fo=1, routed)           0.000    17.335    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_109_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.792 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.792    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_73_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.890 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_46_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.988 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.988    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_28_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.184 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_5/CO[3]
                         net (fo=23, routed)          0.826    19.010    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.105    19.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104/O
                         net (fo=1, routed)           0.000    19.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_104_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_68_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_41_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_23_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_8_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=23, routed)          1.055    21.019    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X35Y62         LUT5 (Prop_lut5_I0_O)        0.105    21.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100/O
                         net (fo=1, routed)           0.000    21.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_100_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.581 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.581    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_67_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.679 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.679    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_40_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.777 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.777    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.875 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.875    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.973 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=24, routed)          0.984    22.957    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.105    23.062 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    23.062    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_8/CO[3]
                         net (fo=23, routed)          1.132    25.038    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.105    25.143 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    25.143    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.839    26.831    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X33Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    26.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.589    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.687 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.687    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.086    28.871    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.105    28.976 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56/O
                         net (fo=1, routed)           0.000    28.976    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_56_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.420 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.420    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_40_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.620 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.620    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_20_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.820 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.095    30.915    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X29Y57         LUT5 (Prop_lut5_I0_O)        0.105    31.020 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    31.020    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.575 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    31.575    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.673 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.673    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.771 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.771    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.869 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=24, routed)          1.005    32.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[15]
    SLICE_X30Y58         LUT5 (Prop_lut5_I3_O)        0.105    32.979 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    32.979    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_23[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.423 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.423    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_27_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.950    34.673    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.105    34.778 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    34.778    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.235    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.627 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.323    36.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.105    37.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.960    38.863    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.105    38.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    38.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.621 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.621    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.719 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.159    40.976    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[11]
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.105    41.081 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[3]_i_42/O
                         net (fo=1, routed)           0.000    41.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_46[0]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    41.397 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.397    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.697 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.697    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.951    42.748    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.105    42.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    42.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.310 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.310    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.408 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.408    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.932    44.635    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.105    44.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43/O
                         net (fo=1, routed)           0.000    44.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_43_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    45.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_30_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.393    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.589 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          0.797    46.386    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.105    46.491 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    46.491    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.948 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001    46.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.047 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.047    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.895    48.236    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    48.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.001    48.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    48.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    48.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.031 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.031    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.131 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.776    49.907    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.105    50.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192/O
                         net (fo=1, routed)           0.000    50.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_192_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.469 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    50.469    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.567 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    50.567    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.665 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    50.665    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.763 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.763    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.082    51.943    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.105    52.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.048    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    52.505 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    52.505    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.603 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.603    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.701 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    52.701    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.799 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.799    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.897 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          0.936    53.834    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.105    53.939 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    53.939    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    54.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.494 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    54.494    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.592 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.592    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.690 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.690    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.099    55.887    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.105    55.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    55.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    56.449 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    56.449    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.547 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.001    56.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.646 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    56.646    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.744 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.744    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    56.842 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.017    57.859    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.105    57.964 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_174/O
                         net (fo=1, routed)           0.000    57.964    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_184[1]
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.421 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    58.421    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    58.519    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.617 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.617    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.715 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.935    59.649    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.105    59.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    59.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    60.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    60.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    60.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.498    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    60.598 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          1.086    61.684    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.105    61.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213/O
                         net (fo=1, routed)           0.000    61.789    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_213_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    62.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.327 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    62.327    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.425 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.425    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    62.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.545    63.258    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.261    63.519 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.417    63.937    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    64.431 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.431    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.531 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001    64.531    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.631 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.631    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.831 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.831    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.931 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.931    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_5_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    65.193 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.693    65.887    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.271    66.158 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.633    66.790    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.073 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.846    67.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I4_O)        0.105    68.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_1/O
                         net (fo=3, routed)           0.490    68.514    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[3]
    SLICE_X33Y55         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.244    98.952    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X33Y55         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/C
                         clock pessimism              0.335    99.287    
                         clock uncertainty           -0.354    98.932    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)       -0.047    98.885    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         98.885    
                         arrival time                         -68.514    
  -------------------------------------------------------------------
                         slack                                 30.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.095%)  route 0.156ns (37.905%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.561    -0.613    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[8]/Q
                         net (fo=2, routed)           0.156    -0.316    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg_n_0_[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.045    -0.271 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12[11]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.271    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12[11]_i_5__1_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.201 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.201    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout11[8]
    SLICE_X35Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.829    -0.852    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[8]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.105    -0.245    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.095%)  route 0.156ns (37.905%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y9          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.315    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg_n_0_[4]
    SLICE_X35Y9          LUT2 (Prop_lut2_I0_O)        0.045    -0.270 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12[7]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.270    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12[7]_i_4__1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.200 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.200    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout11[4]
    SLICE_X35Y9          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.830    -0.851    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y9          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[4]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X35Y9          FDRE (Hold_fdre_C_D)         0.105    -0.244    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[4]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.290ns (64.346%)  route 0.161ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.556    -0.618    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y31         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin4_reg[1]/Q
                         net (fo=2, routed)           0.161    -0.316    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin4_reg_n_0_[1]
    SLICE_X34Y32         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[3]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout4[2]
    SLICE_X34Y32         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.823    -0.858    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X34Y32         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[2]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.134    -0.222    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.568    -0.606    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X56Y46         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][10]/Q
                         net (fo=1, routed)           0.104    -0.338    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_3[10]
    RAMB18_X2Y18         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.876    -0.805    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.550    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.395    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.568    -0.606    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X56Y46         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][11]/Q
                         net (fo=1, routed)           0.104    -0.338    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_3[11]
    RAMB18_X2Y18         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.876    -0.805    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.550    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.395    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.568    -0.606    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X56Y46         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][5]/Q
                         net (fo=1, routed)           0.104    -0.338    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_3[5]
    RAMB18_X2Y18         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.876    -0.805    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.550    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.395    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.460%)  route 0.167ns (36.540%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.558    -0.616    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y34         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.308    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg_n_0_[1]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.159 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[3]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.159    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout8[2]
    SLICE_X38Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.825    -0.856    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[2]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.134    -0.220    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[2]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.290ns (62.990%)  route 0.170ns (37.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.558    -0.616    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y36         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[9]/Q
                         net (fo=3, routed)           0.170    -0.305    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg_n_0_[9]
    SLICE_X38Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.156 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.156    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout8[10]
    SLICE_X38Y35         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.827    -0.854    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y35         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[10]/C
                         clock pessimism              0.502    -0.352    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.134    -0.218    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[10]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.290ns (63.002%)  route 0.170ns (36.998%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.558    -0.616    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y35         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg[5]/Q
                         net (fo=2, routed)           0.170    -0.305    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8_reg_n_0_[5]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.156 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[7]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.156    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout8[6]
    SLICE_X38Y34         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.826    -0.855    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y34         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[6]/C
                         clock pessimism              0.502    -0.353    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.134    -0.219    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin9_reg[6]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.290ns (63.074%)  route 0.170ns (36.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.558    -0.616    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin4_reg[9]/Q
                         net (fo=3, routed)           0.170    -0.305    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin4_reg_n_0_[9]
    SLICE_X34Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.156 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.156    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout4[10]
    SLICE_X34Y34         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.825    -0.856    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X34Y34         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[10]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.134    -0.220    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin5_reg[10]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y18     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y6      PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y16     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y8      PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y17     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y4      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y9      PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y8      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y19     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y6      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y38     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X46Y16     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X46Y16     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y2      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X46Y16     PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X60Y23     PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y17     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_1_reg[0][16]_srl2___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X6Y35      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[5][10]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X2Y25      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[5][11]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y15     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y15     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y6      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y38     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y33     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X42Y32     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X42Y32     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X42Y32     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y33     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y7      FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_1_1
  To Clock:  clkfbout_mb_system_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         83.333      81.741     BUFGCTRL_X0Y7    FPGA_system/mb_system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       18.814ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.814ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.974ns  (logic 0.348ns (35.722%)  route 0.626ns (64.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.626     0.974    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X49Y54         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X49Y54         FDRE (Setup_fdre_C_D)       -0.212    19.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 18.814    

Slack (MET) :             18.941ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.418%)  route 0.459ns (53.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.857    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X55Y58         FDRE (Setup_fdre_C_D)       -0.202    19.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 18.941    

Slack (MET) :             19.002ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.797ns  (logic 0.398ns (49.941%)  route 0.399ns (50.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.399     0.797    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y57         FDRE (Setup_fdre_C_D)       -0.201    19.799    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.799    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 19.002    

Slack (MET) :             19.009ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.916ns  (logic 0.433ns (47.254%)  route 0.483ns (52.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.483     0.916    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[0]
    SLICE_X51Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.075    19.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 19.009    

Slack (MET) :             19.015ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.782ns  (logic 0.398ns (50.897%)  route 0.384ns (49.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.384     0.782    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[3]
    SLICE_X53Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y57         FDRE (Setup_fdre_C_D)       -0.203    19.797    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                 19.015    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.906ns  (logic 0.433ns (47.795%)  route 0.473ns (52.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.473     0.906    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X51Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.073    19.927    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.039ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.761ns  (logic 0.398ns (52.308%)  route 0.363ns (47.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.363     0.761    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X51Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.200    19.800    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.800    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 19.039    

Slack (MET) :             19.062ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.748%)  route 0.381ns (52.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.729    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y54         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X55Y54         FDRE (Setup_fdre_C_D)       -0.209    19.791    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 19.062    

Slack (MET) :             19.081ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.759ns  (logic 0.398ns (52.467%)  route 0.361ns (47.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.361     0.759    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X46Y54         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)       -0.160    19.840    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 19.081    

Slack (MET) :             19.090ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.262%)  route 0.458ns (54.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.458     0.837    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X49Y54         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X49Y54         FDRE (Setup_fdre_C_D)       -0.073    19.927    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 19.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 Automatic_Gain_Control/error_agc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.487ns (17.594%)  route 2.281ns (82.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 8.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.425    -0.532    Automatic_Gain_Control/clk
    SLICE_X59Y53         FDRE                                         r  Automatic_Gain_Control/error_agc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.379    -0.153 f  Automatic_Gain_Control/error_agc_reg/Q
                         net (fo=6, routed)           1.177     1.024    Automatic_Gain_Control/error
    SLICE_X59Y53         LUT2 (Prop_lut2_I1_O)        0.108     1.132 r  Automatic_Gain_Control/agc_on_INST_0/O
                         net (fo=1, routed)           1.104     2.236    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[1]
    SLICE_X55Y53         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.250     8.958    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X55Y53         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/C
                         clock pessimism              0.264     9.222    
                         clock uncertainty           -0.474     8.748    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.217     8.531    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 z_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.379ns (14.794%)  route 2.183ns (85.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 8.959 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.367    -0.590    u_clk_10mhz
    SLICE_X43Y9          FDRE                                         r  z_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.379    -0.211 r  z_reg[13]/Q
                         net (fo=1, routed)           2.183     1.972    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[13]
    SLICE_X50Y28         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.251     8.959    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X50Y28         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[13]/C
                         clock pessimism              0.264     9.223    
                         clock uncertainty           -0.474     8.748    
    SLICE_X50Y28         FDRE (Setup_fdre_C_D)       -0.031     8.717    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[13]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 Automatic_Gain_Control/error_agc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.379ns (15.461%)  route 2.072ns (84.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.425    -0.532    Automatic_Gain_Control/clk
    SLICE_X59Y53         FDRE                                         r  Automatic_Gain_Control/error_agc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.379    -0.153 r  Automatic_Gain_Control/error_agc_reg/Q
                         net (fo=6, routed)           2.072     1.920    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[2]
    SLICE_X45Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.246     8.954    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X45Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[2]/C
                         clock pessimism              0.264     9.218    
                         clock uncertainty           -0.474     8.744    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)       -0.047     8.697    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[2]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 z_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.398ns (16.848%)  route 1.964ns (83.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 8.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.361    -0.596    u_clk_10mhz
    SLICE_X42Y15         FDRE                                         r  z_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.398    -0.198 r  z_reg[6]/Q
                         net (fo=1, routed)           1.964     1.766    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[6]
    SLICE_X47Y32         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.253     8.961    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X47Y32         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/C
                         clock pessimism              0.264     9.225    
                         clock uncertainty           -0.474     8.750    
    SLICE_X47Y32         FDRE (Setup_fdre_C_D)       -0.202     8.548    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.433ns (17.418%)  route 2.053ns (82.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 8.953 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.353    -0.604    PhaseHydrophones/clk
    SLICE_X30Y56         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.433    -0.171 r  PhaseHydrophones/Delay1_out1_reg[5]/Q
                         net (fo=1, routed)           2.053     1.882    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[8]
    SLICE_X40Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.245     8.953    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X40Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[8]/C
                         clock pessimism              0.264     9.217    
                         clock uncertainty           -0.474     8.743    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.039     8.704    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[8]
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 z_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.348ns (14.809%)  route 2.002ns (85.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 8.953 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.358    -0.599    u_clk_10mhz
    SLICE_X43Y18         FDRE                                         r  z_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.348    -0.251 r  z_reg[4]/Q
                         net (fo=1, routed)           2.002     1.751    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[4]
    SLICE_X46Y24         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.245     8.953    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X46Y24         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/C
                         clock pessimism              0.264     9.217    
                         clock uncertainty           -0.474     8.742    
    SLICE_X46Y24         FDRE (Setup_fdre_C_D)       -0.168     8.574    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -1.751    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 frequency_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.433ns (17.926%)  route 1.982ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 8.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.376    -0.581    u_clk_10mhz
    SLICE_X54Y45         FDRE                                         r  frequency_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.433    -0.148 r  frequency_reg[24]/Q
                         net (fo=1, routed)           1.982     1.834    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[24]
    SLICE_X49Y43         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.263     8.971    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X49Y43         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[24]/C
                         clock pessimism              0.264     9.235    
                         clock uncertainty           -0.474     8.760    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)       -0.074     8.686    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[24]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.379ns (15.721%)  route 2.032ns (84.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 8.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.367    -0.590    u_clk_10mhz
    SLICE_X49Y35         FDRE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379    -0.211 r  x_reg[0]/Q
                         net (fo=1, routed)           2.032     1.821    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[0]
    SLICE_X48Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.259     8.967    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X48Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.264     9.231    
                         clock uncertainty           -0.474     8.756    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)       -0.074     8.682    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 z_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.433ns (17.734%)  route 2.009ns (82.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 8.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.361    -0.596    u_clk_10mhz
    SLICE_X42Y15         FDRE                                         r  z_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.433    -0.163 r  z_reg[29]/Q
                         net (fo=1, routed)           2.009     1.846    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[29]
    SLICE_X49Y31         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.255     8.963    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X49Y31         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[29]/C
                         clock pessimism              0.264     9.227    
                         clock uncertainty           -0.474     8.752    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)       -0.039     8.713    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[29]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 z_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.379ns (15.758%)  route 2.026ns (84.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 8.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.358    -0.599    u_clk_10mhz
    SLICE_X43Y18         FDRE                                         r  z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  z_reg[1]/Q
                         net (fo=1, routed)           2.026     1.806    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[1]
    SLICE_X49Y31         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.255     8.963    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X49Y31         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/C
                         clock pessimism              0.264     9.227    
                         clock uncertainty           -0.474     8.752    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)       -0.059     8.693    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                  6.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 x_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.723%)  route 0.805ns (86.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.565    -0.609    u_clk_10mhz
    SLICE_X53Y40         FDRE                                         r  x_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  x_reg[16]/Q
                         net (fo=1, routed)           0.805     0.324    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[16]
    SLICE_X52Y40         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.836    -0.845    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X52Y40         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[16]/C
                         clock pessimism              0.555    -0.290    
                         clock uncertainty            0.474     0.184    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.036     0.220    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.272%)  route 0.847ns (85.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.560    -0.614    u_clk_10mhz
    SLICE_X53Y32         FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  x_reg[1]/Q
                         net (fo=1, routed)           0.847     0.374    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[1]
    SLICE_X50Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.835    -0.846    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X50Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[1]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.474     0.183    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.083     0.266    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.119%)  route 0.858ns (85.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.558    -0.616    u_clk_10mhz
    SLICE_X51Y30         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  y_reg[0]/Q
                         net (fo=1, routed)           0.858     0.383    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[0]
    SLICE_X50Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.832    -0.849    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X50Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.555    -0.294    
                         clock uncertainty            0.474     0.180    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.090     0.270    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 y_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.557%)  route 0.828ns (85.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.563    -0.611    u_clk_10mhz
    SLICE_X51Y37         FDRE                                         r  y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  y_reg[15]/Q
                         net (fo=1, routed)           0.828     0.358    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[15]
    SLICE_X49Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.834    -0.847    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X49Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.060     0.242    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.128ns (13.993%)  route 0.787ns (86.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.560    -0.614    u_clk_10mhz
    SLICE_X53Y32         FDRE                                         r  y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  y_reg[23]/Q
                         net (fo=1, routed)           0.787     0.301    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[23]
    SLICE_X48Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.830    -0.851    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X48Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/C
                         clock pessimism              0.555    -0.296    
                         clock uncertainty            0.474     0.178    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.006     0.184    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 frequency_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.128ns (14.022%)  route 0.785ns (85.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.566    -0.608    u_clk_10mhz
    SLICE_X51Y44         FDRE                                         r  frequency_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  frequency_reg[26]/Q
                         net (fo=1, routed)           0.785     0.305    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[26]
    SLICE_X48Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.834    -0.847    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X48Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[26]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.005     0.187    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 frequency_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.552%)  route 0.828ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.566    -0.608    u_clk_10mhz
    SLICE_X51Y44         FDRE                                         r  frequency_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  frequency_reg[10]/Q
                         net (fo=1, routed)           0.828     0.361    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[10]
    SLICE_X48Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.834    -0.847    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X48Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.061     0.243    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.873%)  route 0.808ns (83.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.563    -0.611    u_clk_10mhz
    SLICE_X52Y37         FDRE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  x_reg[10]/Q
                         net (fo=1, routed)           0.808     0.361    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[10]
    SLICE_X48Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.831    -0.850    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X48Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.061     0.240    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 y_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.141ns (14.412%)  route 0.837ns (85.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.564    -0.610    u_clk_10mhz
    SLICE_X53Y38         FDRE                                         r  y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  y_reg[13]/Q
                         net (fo=1, routed)           0.837     0.368    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[13]
    SLICE_X49Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.834    -0.847    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X49Y38         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.061     0.243    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 x_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.141ns (14.389%)  route 0.839ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.560    -0.614    u_clk_10mhz
    SLICE_X53Y32         FDRE                                         r  x_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  x_reg[24]/Q
                         net (fo=1, routed)           0.839     0.366    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[24]
    SLICE_X48Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.831    -0.850    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X48Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[24]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.058     0.237    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.953ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.016ns  (logic 0.379ns (37.313%)  route 0.637ns (62.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.016    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y56         FDRE (Setup_fdre_C_D)       -0.031     9.969    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             8.958ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.833ns  (logic 0.348ns (41.765%)  route 0.485ns (58.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.485     0.833    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)       -0.209     9.791    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  8.958    

Slack (MET) :             8.981ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.990ns  (logic 0.379ns (38.291%)  route 0.611ns (61.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.611     0.990    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X46Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y56         FDRE (Setup_fdre_C_D)       -0.029     9.971    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  8.981    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.781ns  (logic 0.348ns (44.586%)  route 0.433ns (55.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.433     0.781    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)       -0.166     9.834    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.092%)  route 0.347ns (49.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.347     0.695    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)       -0.208     9.792    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.137ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.834ns  (logic 0.379ns (45.429%)  route 0.455ns (54.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.455     0.834    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.029     9.971    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  9.137    

Slack (MET) :             9.148ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.819ns  (logic 0.379ns (46.270%)  route 0.440ns (53.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.440     0.819    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)       -0.033     9.967    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  9.148    

Slack (MET) :             9.212ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.713ns  (logic 0.379ns (53.124%)  route 0.334ns (46.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.334     0.713    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X55Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y56         FDRE (Setup_fdre_C_D)       -0.075     9.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  9.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.070ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.598ns (12.742%)  route 4.095ns (87.258%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.365    -0.592    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.735     0.522    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.105     0.627 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.781     1.407    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X40Y27         LUT5 (Prop_lut5_I0_O)        0.114     1.521 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           2.579     4.101    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.272    
                         clock uncertainty           -0.474    18.798    
    RAMB36_X0Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.171    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.171    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                 14.070    

Slack (MET) :             14.076ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.591ns (12.609%)  route 4.096ns (87.391%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.365    -0.592    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.081     0.868    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.105     0.973 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.147     2.119    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.107     2.226 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.869     4.095    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.272    
                         clock uncertainty           -0.474    18.798    
    RAMB36_X1Y8          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.171    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.171    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 14.076    

Slack (MET) :             14.476ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.599ns (13.948%)  route 3.696ns (86.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 19.009 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.365    -0.592    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.106     0.893    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.105     0.998 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.340     2.338    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.115     2.453 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.250     3.703    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.301    19.009    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.273    
                         clock uncertainty           -0.474    18.799    
    RAMB36_X1Y0          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.620    18.179    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.179    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 14.476    

Slack (MET) :             14.613ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.599ns (14.449%)  route 3.547ns (85.551%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 18.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.357    -0.600    FIFO_BUFFERS/clk_read
    SLICE_X41Y30         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.379    -0.221 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.278     1.057    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I2_O)        0.105     1.162 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.660     1.821    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.115     1.936 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.609     3.545    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y10         FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.289    18.997    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y10         FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.261    
                         clock uncertainty           -0.474    18.786    
    RAMB36_X2Y10         FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.158    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 14.613    

Slack (MET) :             14.775ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.599ns (15.040%)  route 3.384ns (84.960%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 18.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.357    -0.600    FIFO_BUFFERS/clk_read
    SLICE_X41Y30         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.379    -0.221 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.278     1.057    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I2_O)        0.105     1.162 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.660     1.821    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.115     1.936 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.446     3.383    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.288    18.996    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.260    
                         clock uncertainty           -0.474    18.786    
    RAMB36_X2Y5          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.158    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                 14.775    

Slack (MET) :             14.813ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.598ns (15.194%)  route 3.338ns (84.806%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 18.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.365    -0.592    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.735     0.522    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.105     0.627 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.781     1.407    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X40Y27         LUT5 (Prop_lut5_I0_O)        0.114     1.521 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.822     3.344    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.286    18.994    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.258    
                         clock uncertainty           -0.474    18.784    
    RAMB36_X0Y5          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.157    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 14.813    

Slack (MET) :             14.867ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.599ns (15.340%)  route 3.306ns (84.660%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 19.010 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.365    -0.592    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.106     0.893    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.105     0.998 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.340     2.338    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.115     2.453 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.860     3.313    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.302    19.010    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.274    
                         clock uncertainty           -0.474    18.800    
    RAMB36_X2Y0          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.620    18.180    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.180    
                         arrival time                          -3.313    
  -------------------------------------------------------------------
                         slack                                 14.867    

Slack (MET) :             14.940ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.599ns (15.646%)  route 3.230ns (84.354%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 19.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.365    -0.592    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.106     0.893    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.105     0.998 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.340     2.338    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.115     2.453 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.784     3.236    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.299    19.007    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.271    
                         clock uncertainty           -0.474    18.797    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.620    18.177    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.177    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                 14.940    

Slack (MET) :             15.068ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.591ns (15.997%)  route 3.103ns (84.003%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 19.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.365    -0.592    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.081     0.868    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.105     0.973 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.147     2.119    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.107     2.226 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.876     3.102    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.299    19.007    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.271    
                         clock uncertainty           -0.474    18.797    
    RAMB36_X0Y8          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.170    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.170    
                         arrival time                          -3.102    
  -------------------------------------------------------------------
                         slack                                 15.068    

Slack (MET) :             15.209ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.599ns (16.833%)  route 2.960ns (83.167%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 19.006 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.365    -0.592    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.106     0.893    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.105     0.998 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.340     2.338    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.115     2.453 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.514     2.966    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.298    19.006    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.270    
                         clock uncertainty           -0.474    18.796    
    RAMB36_X1Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.620    18.176    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                 15.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.235ns (17.881%)  route 1.079ns (82.119%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X41Y30         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.217    -0.261    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.045    -0.216 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.596     0.380    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.049     0.429 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.267     0.695    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.869    -0.812    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.474     0.218    
    RAMB36_X0Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.258    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.235ns (17.279%)  route 1.125ns (82.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X41Y30         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.217    -0.261    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.045    -0.216 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.596     0.380    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.049     0.429 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.312     0.741    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.474     0.214    
    RAMB36_X0Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.254    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.229ns (16.806%)  route 1.134ns (83.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X41Y30         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.300    -0.178    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.334     0.201    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X40Y27         LUT5 (Prop_lut5_I0_O)        0.043     0.244 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.500     0.744    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.859    -0.822    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.474     0.208    
    RAMB36_X1Y5          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.248    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.229ns (15.647%)  route 1.235ns (84.353%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.561    -0.613    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.503     0.031    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.045     0.076 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.277     0.353    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.043     0.396 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.455     0.851    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.869    -0.812    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.474     0.218    
    RAMB36_X1Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.258    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.229ns (15.316%)  route 1.266ns (84.684%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X41Y30         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.300    -0.178    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.334     0.201    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X40Y27         LUT5 (Prop_lut5_I0_O)        0.043     0.244 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.632     0.876    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.874    -0.807    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.474     0.223    
    RAMB36_X1Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.263    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.235ns (15.702%)  route 1.262ns (84.298%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X41Y30         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.217    -0.261    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.045    -0.216 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.596     0.380    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.049     0.429 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.449     0.878    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.873    -0.808    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.474     0.222    
    RAMB36_X0Y8          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.262    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.229ns (14.410%)  route 1.360ns (85.590%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.561    -0.613    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.503     0.031    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.045     0.076 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.277     0.353    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.043     0.396 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.581     0.976    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.474     0.214    
    RAMB36_X1Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.254    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.230ns (14.254%)  route 1.384ns (85.746%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.561    -0.613    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.506     0.034    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.045     0.079 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.611     0.690    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.044     0.734 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.267     1.001    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.872    -0.809    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.474     0.221    
    RAMB36_X1Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.045     0.266    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.230ns (13.154%)  route 1.519ns (86.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.561    -0.613    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.506     0.034    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.045     0.079 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.611     0.690    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.044     0.734 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.402     1.136    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.873    -0.808    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.474     0.222    
    RAMB36_X2Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.045     0.267    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.230ns (12.844%)  route 1.561ns (87.156%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.561    -0.613    FIFO_BUFFERS/clk_read
    SLICE_X48Y33         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.506     0.034    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I3_O)        0.045     0.079 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.611     0.690    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.044     0.734 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.444     1.178    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.876    -0.805    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.250    
                         clock uncertainty            0.474     0.225    
    RAMB36_X2Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.045     0.270    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.908    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.833ns  (logic 0.484ns (7.084%)  route 6.349ns (92.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         2.390    92.172    L[4]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.105    92.277 r  frequency[26]_i_1/O
                         net (fo=120, routed)         3.959    96.236    y
    SLICE_X52Y15         FDRE                                         r  z_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.257    98.964    u_clk_10mhz
    SLICE_X52Y15         FDRE                                         r  z_reg[11]/C
                         clock pessimism              0.264    99.228    
                         clock uncertainty           -0.474    98.754    
    SLICE_X52Y15         FDRE (Setup_fdre_C_CE)      -0.136    98.618    z_reg[11]
  -------------------------------------------------------------------
                         required time                         98.618    
                         arrival time                         -96.236    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.756ns  (logic 1.502ns (22.233%)  route 5.254ns (77.767%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns = ( 99.036 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X52Y52         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.433    89.836 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/Q
                         net (fo=2, routed)           0.678    90.514    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[0]
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.105    90.619 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8/O
                         net (fo=1, routed)           0.000    90.619    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    91.042 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    91.042    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.142 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.981    92.123    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.105    92.228 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.350    94.579    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.105    94.684 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2/O
                         net (fo=2, routed)           0.508    95.191    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I2_O)        0.105    95.296 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.477    95.774    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.126    95.900 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1/O
                         net (fo=1, routed)           0.259    96.159    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1_n_0
    SLICE_X2Y8           FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.329    99.036    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X2Y8           FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/C
                         clock pessimism              0.264    99.300    
                         clock uncertainty           -0.474    98.826    
    SLICE_X2Y8           FDRE (Setup_fdre_C_D)       -0.193    98.633    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.633    
                         arrival time                         -96.159    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.590ns  (logic 0.484ns (7.344%)  route 6.106ns (92.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         2.390    92.172    L[4]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.105    92.277 r  frequency[26]_i_1/O
                         net (fo=120, routed)         3.717    95.993    y
    SLICE_X50Y12         FDRE                                         r  z_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.260    98.967    u_clk_10mhz
    SLICE_X50Y12         FDRE                                         r  z_reg[25]/C
                         clock pessimism              0.264    99.231    
                         clock uncertainty           -0.474    98.757    
    SLICE_X50Y12         FDRE (Setup_fdre_C_CE)      -0.136    98.621    z_reg[25]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                         -95.993    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.590ns  (logic 0.484ns (7.344%)  route 6.106ns (92.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         2.390    92.172    L[4]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.105    92.277 r  frequency[26]_i_1/O
                         net (fo=120, routed)         3.717    95.993    y
    SLICE_X50Y12         FDRE                                         r  z_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.260    98.967    u_clk_10mhz
    SLICE_X50Y12         FDRE                                         r  z_reg[26]/C
                         clock pessimism              0.264    99.231    
                         clock uncertainty           -0.474    98.757    
    SLICE_X50Y12         FDRE (Setup_fdre_C_CE)      -0.136    98.621    z_reg[26]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                         -95.993    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.590ns  (logic 0.484ns (7.344%)  route 6.106ns (92.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         2.390    92.172    L[4]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.105    92.277 r  frequency[26]_i_1/O
                         net (fo=120, routed)         3.717    95.993    y
    SLICE_X50Y12         FDRE                                         r  z_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.260    98.967    u_clk_10mhz
    SLICE_X50Y12         FDRE                                         r  z_reg[2]/C
                         clock pessimism              0.264    99.231    
                         clock uncertainty           -0.474    98.757    
    SLICE_X50Y12         FDRE (Setup_fdre_C_CE)      -0.136    98.621    z_reg[2]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                         -95.993    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.590ns  (logic 0.484ns (7.344%)  route 6.106ns (92.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         2.390    92.172    L[4]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.105    92.277 r  frequency[26]_i_1/O
                         net (fo=120, routed)         3.717    95.993    y
    SLICE_X50Y12         FDRE                                         r  z_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.260    98.967    u_clk_10mhz
    SLICE_X50Y12         FDRE                                         r  z_reg[3]/C
                         clock pessimism              0.264    99.231    
                         clock uncertainty           -0.474    98.757    
    SLICE_X50Y12         FDRE (Setup_fdre_C_CE)      -0.136    98.621    z_reg[3]
  -------------------------------------------------------------------
                         required time                         98.621    
                         arrival time                         -95.993    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.556ns  (logic 1.271ns (19.388%)  route 5.285ns (80.612%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X52Y52         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.433    89.836 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/Q
                         net (fo=2, routed)           0.678    90.514    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[0]
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.105    90.619 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8/O
                         net (fo=1, routed)           0.000    90.619    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    91.042 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    91.042    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.142 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.981    92.123    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.105    92.228 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.189    94.418    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.105    94.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[15]_i_1/O
                         net (fo=16, routed)          1.436    95.959    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X9Y36          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X9Y36          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[11]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[11]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -95.959    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.556ns  (logic 1.271ns (19.388%)  route 5.285ns (80.612%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X52Y52         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.433    89.836 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/Q
                         net (fo=2, routed)           0.678    90.514    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[0]
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.105    90.619 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8/O
                         net (fo=1, routed)           0.000    90.619    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    91.042 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    91.042    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.142 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.981    92.123    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.105    92.228 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.189    94.418    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.105    94.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[15]_i_1/O
                         net (fo=16, routed)          1.436    95.959    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X9Y36          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X9Y36          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[12]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[12]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -95.959    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.556ns  (logic 1.271ns (19.388%)  route 5.285ns (80.612%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X52Y52         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.433    89.836 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/Q
                         net (fo=2, routed)           0.678    90.514    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[0]
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.105    90.619 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8/O
                         net (fo=1, routed)           0.000    90.619    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    91.042 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    91.042    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.142 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.981    92.123    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.105    92.228 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.189    94.418    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.105    94.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[15]_i_1/O
                         net (fo=16, routed)          1.436    95.959    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X9Y36          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X9Y36          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[5]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[5]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -95.959    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.556ns  (logic 1.271ns (19.388%)  route 5.285ns (80.612%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X52Y52         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.433    89.836 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[16]/Q
                         net (fo=2, routed)           0.678    90.514    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[0]
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.105    90.619 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8/O
                         net (fo=1, routed)           0.000    90.619    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_8_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    91.042 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    91.042    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.142 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.981    92.123    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.105    92.228 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.189    94.418    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.105    94.523 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[15]_i_1/O
                         net (fo=16, routed)          1.436    95.959    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X9Y36          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X9Y36          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[6]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[6]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -95.959    
  -------------------------------------------------------------------
                         slack                                  2.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.429ns (42.756%)  route 0.574ns (57.244%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.561    -0.613    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X40Y56         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.485 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[8]/Q
                         net (fo=2, routed)           0.574     0.089    PhaseHydrophones/u_SNR_Check/u_Division/SNR_Threshold[2]
    SLICE_X33Y56         LUT4 (Prop_lut4_I2_O)        0.099     0.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_3_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.346 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.346    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     0.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000     0.390    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X33Y58         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.828    -0.852    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X33Y58         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.100     0.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.217%)  route 0.894ns (82.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.564    -0.610    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X51Y53         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.894     0.425    Automatic_Gain_Control/user_gain[1]
    SLICE_X59Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.470 r  Automatic_Gain_Control/gain[1]_i_1/O
                         net (fo=1, routed)           0.000     0.470    Automatic_Gain_Control/gain[1]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  Automatic_Gain_Control/gain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.863    -0.818    Automatic_Gain_Control/clk
    SLICE_X59Y52         FDRE                                         r  Automatic_Gain_Control/gain_reg[1]/C
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.474     0.211    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.091     0.302    Automatic_Gain_Control/gain_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.226ns (20.091%)  route 0.899ns (79.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.564    -0.610    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X51Y53         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=4, routed)           0.899     0.417    Automatic_Gain_Control/enable
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.098     0.515 r  Automatic_Gain_Control/gain[0]_i_1/O
                         net (fo=1, routed)           0.000     0.515    Automatic_Gain_Control/gain[0]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  Automatic_Gain_Control/gain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.863    -0.818    Automatic_Gain_Control/clk
    SLICE_X59Y52         FDRE                                         r  Automatic_Gain_Control/gain_reg[0]/C
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.474     0.211    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.092     0.303    Automatic_Gain_Control/gain_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_out_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.646%)  route 0.931ns (83.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.565    -0.609    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         0.931     0.463    L[4]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.508 r  u_out_register[0]_i_1/O
                         net (fo=1, routed)           0.000     0.508    u_out_register[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  u_out_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.835    -0.846    u_clk_10mhz
    SLICE_X47Y49         FDRE                                         r  u_out_register_reg[0]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.474     0.183    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.092     0.275    u_out_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.061%)  route 0.972ns (83.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.565    -0.609    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         0.972     0.504    L[4]
    SLICE_X53Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.549 r  x[20]_i_1/O
                         net (fo=1, routed)           0.000     0.549    x[20]_i_1_n_0
    SLICE_X53Y42         FDRE                                         r  x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.836    -0.845    u_clk_10mhz
    SLICE_X53Y42         FDRE                                         r  x_reg[20]/C
                         clock pessimism              0.555    -0.290    
                         clock uncertainty            0.474     0.184    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.107     0.291    x_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.226ns (19.171%)  route 0.953ns (80.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.564    -0.610    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X51Y53         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=4, routed)           0.953     0.471    Automatic_Gain_Control/enable
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.098     0.569 r  Automatic_Gain_Control/gain[2]_i_1/O
                         net (fo=1, routed)           0.000     0.569    Automatic_Gain_Control/gain[2]_i_1_n_0
    SLICE_X59Y53         FDRE                                         r  Automatic_Gain_Control/gain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.861    -0.819    Automatic_Gain_Control/clk
    SLICE_X59Y53         FDRE                                         r  Automatic_Gain_Control/gain_reg[2]/C
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.474     0.210    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.092     0.302    Automatic_Gain_Control/gain_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.061%)  route 0.972ns (83.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.565    -0.609    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         0.972     0.504    L[4]
    SLICE_X53Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.549 r  frequency[15]_i_1/O
                         net (fo=1, routed)           0.000     0.549    frequency[15]_i_1_n_0
    SLICE_X53Y42         FDRE                                         r  frequency_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.836    -0.845    u_clk_10mhz
    SLICE_X53Y42         FDRE                                         r  frequency_reg[15]/C
                         clock pessimism              0.555    -0.290    
                         clock uncertainty            0.474     0.184    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.092     0.276    frequency_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.185ns (14.882%)  route 1.058ns (85.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.565    -0.609    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         1.058     0.590    L[4]
    SLICE_X52Y42         LUT3 (Prop_lut3_I0_O)        0.044     0.634 r  x[18]_i_1/O
                         net (fo=1, routed)           0.000     0.634    x[18]_i_1_n_0
    SLICE_X52Y42         FDRE                                         r  x_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.836    -0.845    u_clk_10mhz
    SLICE_X52Y42         FDRE                                         r  x_reg[18]/C
                         clock pessimism              0.555    -0.290    
                         clock uncertainty            0.474     0.184    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.131     0.315    x_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.185ns (14.870%)  route 1.059ns (85.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.565    -0.609    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         1.059     0.591    L[4]
    SLICE_X54Y44         LUT4 (Prop_lut4_I2_O)        0.044     0.635 r  frequency[5]_i_1/O
                         net (fo=1, routed)           0.000     0.635    frequency[5]_i_1_n_0
    SLICE_X54Y44         FDRE                                         r  frequency_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.837    -0.844    u_clk_10mhz
    SLICE_X54Y44         FDRE                                         r  frequency_reg[5]/C
                         clock pessimism              0.555    -0.289    
                         clock uncertainty            0.474     0.185    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.131     0.316    frequency_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.186ns (14.951%)  route 1.058ns (85.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.565    -0.609    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y50         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=128, routed)         1.058     0.590    L[4]
    SLICE_X52Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.635 r  frequency[13]_i_1/O
                         net (fo=1, routed)           0.000     0.635    frequency[13]_i_1_n_0
    SLICE_X52Y42         FDRE                                         r  frequency_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.836    -0.845    u_clk_10mhz
    SLICE_X52Y42         FDRE                                         r  frequency_reg[13]/C
                         clock pessimism              0.555    -0.290    
                         clock uncertainty            0.474     0.184    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.121     0.305    frequency_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.413ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@80.000ns)
  Data Path Delay:        4.915ns  (logic 1.183ns (24.067%)  route 3.732ns (75.933%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 98.960 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 79.453 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     80.000    80.000 r  
    H11                                               0.000    80.000 r  clk_in (IN)
                         net (fo=0)                   0.000    80.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    81.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    82.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    76.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    77.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.410    79.453    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868    80.321 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.669    81.990    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.105    82.095 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.480    83.575    FIFO_BUFFERS/u_full_1
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.105    83.680 r  FIFO_BUFFERS/fifo_full_INST_0/O
                         net (fo=1, routed)           0.583    84.264    FIFO_BUFFERS/fifo_full
    SLICE_X44Y32         LUT6 (Prop_lut6_I1_O)        0.105    84.369 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000    84.369    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X44Y32         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.253    98.960    FIFO_BUFFERS/clk_read
    SLICE_X44Y32         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.264    99.224    
                         clock uncertainty           -0.474    98.750    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)        0.032    98.782    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         98.782    
                         arrival time                         -84.369    
  -------------------------------------------------------------------
                         slack                                 14.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.401ns (30.229%)  route 0.926ns (69.771%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.581    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.315 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           0.416     0.100    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X40Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.145 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           0.255     0.400    FIFO_BUFFERS/u_full_2
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.445 r  FIFO_BUFFERS/fifo_full_INST_0/O
                         net (fo=1, routed)           0.255     0.700    FIFO_BUFFERS/fifo_full
    SLICE_X44Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.745 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000     0.745    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X44Y32         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.826    -0.855    FIFO_BUFFERS/clk_read
    SLICE_X44Y32         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.474     0.174    
    SLICE_X44Y32         FDRE (Hold_fdre_C_D)         0.092     0.266    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       98.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.318ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.348ns (39.983%)  route 0.522ns (60.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.371    -0.586    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X11Y40         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDPE (Prop_fdpe_C_Q)         0.348    -0.238 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.522     0.284    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X11Y39         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.260    98.967    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X11Y39         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.418    99.386    
                         clock uncertainty           -0.354    99.031    
    SLICE_X11Y39         FDPE (Recov_fdpe_C_PRE)     -0.429    98.602    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                 98.318    

Slack (MET) :             98.406ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.348ns (45.311%)  route 0.420ns (54.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 98.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.359    -0.598    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X29Y32         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDPE (Prop_fdpe_C_Q)         0.348    -0.250 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.420     0.170    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X30Y32         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.251    98.958    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X30Y32         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.401    99.360    
                         clock uncertainty           -0.354    99.005    
    SLICE_X30Y32         FDPE (Recov_fdpe_C_PRE)     -0.429    98.576    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                 98.406    

Slack (MET) :             98.410ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.398ns (50.442%)  route 0.391ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns = ( 99.036 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.437    -0.520    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X60Y40         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDPE (Prop_fdpe_C_Q)         0.398    -0.122 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.391     0.269    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X59Y40         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.329    99.036    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X59Y40         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.416    99.453    
                         clock uncertainty           -0.354    99.098    
    SLICE_X59Y40         FDPE (Recov_fdpe_C_PRE)     -0.419    98.679    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.679    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                 98.410    

Slack (MET) :             98.420ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.398ns (51.024%)  route 0.382ns (48.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 99.037 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.438    -0.519    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y10         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.398    -0.121 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.382     0.261    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X64Y9          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        1.330    99.037    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y9          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.417    99.455    
                         clock uncertainty           -0.354    99.100    
    SLICE_X64Y9          FDPE (Recov_fdpe_C_PRE)     -0.419    98.681    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.681    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                 98.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.964%)  route 0.177ns (58.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.557    -0.617    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X29Y32         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDPE (Prop_fdpe_C_Q)         0.128    -0.489 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.177    -0.312    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X30Y32         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.824    -0.857    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X30Y32         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.273    -0.584    
    SLICE_X30Y32         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.709    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.958%)  route 0.174ns (54.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.593    -0.581    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y10         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.148    -0.433 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.259    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X64Y9          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X64Y9          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.252    -0.564    
    SLICE_X64Y9          FDPE (Remov_fdpe_C_PRE)     -0.124    -0.688    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.891%)  route 0.161ns (52.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.593    -0.581    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X60Y40         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDPE (Prop_fdpe_C_Q)         0.148    -0.433 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.161    -0.272    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X59Y40         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.863    -0.818    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X59Y40         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.253    -0.565    
    SLICE_X59Y40         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.713    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.718%)  route 0.230ns (64.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.565    -0.609    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X11Y40         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.481 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.230    -0.251    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X11Y39         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9279, routed)        0.834    -0.847    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X11Y39         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.253    -0.594    
    SLICE_X11Y39         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.743    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.492    





