Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov 20 16:51:25 2023
| Host         : luciano-Inspiron-5567 running 64-bit Linux Mint 21.2
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | UART_TX_inst/r_SM_Main[2] |                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                           |                                                          |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | UART_TX_inst/COUNT_CLK    | UART_TX_inst/COUNT_CLK0                                  |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | FILE_READER_inst/r_INDEX  | FILE_READER_inst/FSM_onehot_r_SM_FILE_READER_reg_n_0_[2] |                8 |             32 |         4.00 |
+----------------+---------------------------+----------------------------------------------------------+------------------+----------------+--------------+


