
HSE_SYSCLK_8Mhz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f1c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08002028  08002028  00012028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020e8  080020e8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080020e8  080020e8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020e8  080020e8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020e8  080020e8  000120e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020ec  080020ec  000120ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080020f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000074  08002164  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  08002164  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005f0a  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012c5  00000000  00000000  00025fa7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000580  00000000  00000000  00027270  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004d8  00000000  00000000  000277f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013433  00000000  00000000  00027cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000507e  00000000  00000000  0003b0fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000681ad  00000000  00000000  00040179  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a8326  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000181c  00000000  00000000  000a83a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002010 	.word	0x08002010

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002010 	.word	0x08002010

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
void MX_USART2_UART_Init(void);
void Error_Handler(void);

char *msg_user = "The application is running\r\n";

int main(void){
 800015c:	b590      	push	{r4, r7, lr}
 800015e:	b0a9      	sub	sp, #164	; 0xa4
 8000160:	af00      	add	r7, sp, #0

	char msg[100];
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	HAL_Init();
 8000162:	f000 fa01 	bl	8000568 <HAL_Init>
	MX_USART2_UART_Init();
 8000166:	f000 f8d7 	bl	8000318 <MX_USART2_UART_Init>

	memset(&osc_init, 0, sizeof(osc_init));
 800016a:	f107 0314 	add.w	r3, r7, #20
 800016e:	2228      	movs	r2, #40	; 0x28
 8000170:	2100      	movs	r1, #0
 8000172:	4618      	mov	r0, r3
 8000174:	f001 fb32 	bl	80017dc <memset>

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000178:	2301      	movs	r3, #1
 800017a:	617b      	str	r3, [r7, #20]
	osc_init.HSEState = RCC_HSE_ON;
 800017c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000180:	61bb      	str	r3, [r7, #24]

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK){
 8000182:	f107 0314 	add.w	r3, r7, #20
 8000186:	4618      	mov	r0, r3
 8000188:	f000 fcd8 	bl	8000b3c <HAL_RCC_OscConfig>
 800018c:	4603      	mov	r3, r0
 800018e:	2b00      	cmp	r3, #0
 8000190:	d001      	beq.n	8000196 <main+0x3a>
		Error_Handler();
 8000192:	f000 f8e7 	bl	8000364 <Error_Handler>
	}

	clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000196:	230f      	movs	r3, #15
 8000198:	603b      	str	r3, [r7, #0]
  		    		     RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800019a:	2301      	movs	r3, #1
 800019c:	607b      	str	r3, [r7, #4]
	clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800019e:	2380      	movs	r3, #128	; 0x80
 80001a0:	60bb      	str	r3, [r7, #8]
	clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80001a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001a6:	60fb      	str	r3, [r7, #12]
	clk_init.APB2CLKDivider = RCC_HCLK_DIV4;
 80001a8:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80001ac:	613b      	str	r3, [r7, #16]

	if(HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_0) != HAL_OK){
 80001ae:	463b      	mov	r3, r7
 80001b0:	2101      	movs	r1, #1
 80001b2:	4618      	mov	r0, r3
 80001b4:	f000 ff42 	bl	800103c <HAL_RCC_ClockConfig>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d001      	beq.n	80001c2 <main+0x66>
		Error_Handler();
 80001be:	f000 f8d1 	bl	8000364 <Error_Handler>
	}

	/*---------------------------- AFTER THIS LINE SYSCLK is SOURCED BY HSE------------------*/

  	__HAL_RCC_HSI_DISABLE(); 	//Saves some current
 80001c2:	4b4d      	ldr	r3, [pc, #308]	; (80002f8 <main+0x19c>)
 80001c4:	2200      	movs	r2, #0
 80001c6:	601a      	str	r2, [r3, #0]

  	/* LETS REDO THE SYSTICK CONFIGURATION */
  	/* F_HCLK = 4MHz; T_HCLK = 0.25us*/
  	/* If 0.25us is equivalent to 1 tick, so how many ticks we have in 1ms? */
  	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80001c8:	f001 f884 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 80001cc:	4602      	mov	r2, r0
 80001ce:	4b4b      	ldr	r3, [pc, #300]	; (80002fc <main+0x1a0>)
 80001d0:	fba3 2302 	umull	r2, r3, r3, r2
 80001d4:	099b      	lsrs	r3, r3, #6
 80001d6:	4618      	mov	r0, r3
 80001d8:	f000 fb29 	bl	800082e <HAL_SYSTICK_Config>

  	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80001dc:	2004      	movs	r0, #4
 80001de:	f000 fb33 	bl	8000848 <HAL_SYSTICK_CLKSourceConfig>

  	MX_USART2_UART_Init();
 80001e2:	f000 f899 	bl	8000318 <MX_USART2_UART_Init>

  	HAL_UART_Transmit(&huart2, (uint8_t*)msg_user, strlen(msg_user), HAL_MAX_DELAY);
 80001e6:	4b46      	ldr	r3, [pc, #280]	; (8000300 <main+0x1a4>)
 80001e8:	681c      	ldr	r4, [r3, #0]
 80001ea:	4b45      	ldr	r3, [pc, #276]	; (8000300 <main+0x1a4>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4618      	mov	r0, r3
 80001f0:	f7ff ffac 	bl	800014c <strlen>
 80001f4:	4603      	mov	r3, r0
 80001f6:	b29a      	uxth	r2, r3
 80001f8:	f04f 33ff 	mov.w	r3, #4294967295
 80001fc:	4621      	mov	r1, r4
 80001fe:	4841      	ldr	r0, [pc, #260]	; (8000304 <main+0x1a8>)
 8000200:	f001 f905 	bl	800140e <HAL_UART_Transmit>

  	memset(msg, 0, sizeof(msg));
 8000204:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000208:	2264      	movs	r2, #100	; 0x64
 800020a:	2100      	movs	r1, #0
 800020c:	4618      	mov	r0, r3
 800020e:	f001 fae5 	bl	80017dc <memset>
  	sprintf(msg,"SYSCLK: %ldHz\r\n", HAL_RCC_GetSysClockFreq());
 8000212:	f000 fffd 	bl	8001210 <HAL_RCC_GetSysClockFreq>
 8000216:	4602      	mov	r2, r0
 8000218:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800021c:	493a      	ldr	r1, [pc, #232]	; (8000308 <main+0x1ac>)
 800021e:	4618      	mov	r0, r3
 8000220:	f001 fae4 	bl	80017ec <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000224:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000228:	4618      	mov	r0, r3
 800022a:	f7ff ff8f 	bl	800014c <strlen>
 800022e:	4603      	mov	r3, r0
 8000230:	b29a      	uxth	r2, r3
 8000232:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000236:	f04f 33ff 	mov.w	r3, #4294967295
 800023a:	4832      	ldr	r0, [pc, #200]	; (8000304 <main+0x1a8>)
 800023c:	f001 f8e7 	bl	800140e <HAL_UART_Transmit>

  	memset(msg, 0, sizeof(msg));
 8000240:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000244:	2264      	movs	r2, #100	; 0x64
 8000246:	2100      	movs	r1, #0
 8000248:	4618      	mov	r0, r3
 800024a:	f001 fac7 	bl	80017dc <memset>
  	sprintf(msg, "HCLK: %ldHz\r\n", HAL_RCC_GetHCLKFreq());
 800024e:	f001 f841 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 8000252:	4602      	mov	r2, r0
 8000254:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000258:	492c      	ldr	r1, [pc, #176]	; (800030c <main+0x1b0>)
 800025a:	4618      	mov	r0, r3
 800025c:	f001 fac6 	bl	80017ec <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000260:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000264:	4618      	mov	r0, r3
 8000266:	f7ff ff71 	bl	800014c <strlen>
 800026a:	4603      	mov	r3, r0
 800026c:	b29a      	uxth	r2, r3
 800026e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000272:	f04f 33ff 	mov.w	r3, #4294967295
 8000276:	4823      	ldr	r0, [pc, #140]	; (8000304 <main+0x1a8>)
 8000278:	f001 f8c9 	bl	800140e <HAL_UART_Transmit>

  	memset(msg, 0, sizeof(msg));
 800027c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000280:	2264      	movs	r2, #100	; 0x64
 8000282:	2100      	movs	r1, #0
 8000284:	4618      	mov	r0, r3
 8000286:	f001 faa9 	bl	80017dc <memset>
  	sprintf(msg,"PCLK1: %ldHz\r\n", HAL_RCC_GetPCLK1Freq());
 800028a:	f001 f82d 	bl	80012e8 <HAL_RCC_GetPCLK1Freq>
 800028e:	4602      	mov	r2, r0
 8000290:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000294:	491e      	ldr	r1, [pc, #120]	; (8000310 <main+0x1b4>)
 8000296:	4618      	mov	r0, r3
 8000298:	f001 faa8 	bl	80017ec <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800029c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002a0:	4618      	mov	r0, r3
 80002a2:	f7ff ff53 	bl	800014c <strlen>
 80002a6:	4603      	mov	r3, r0
 80002a8:	b29a      	uxth	r2, r3
 80002aa:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80002ae:	f04f 33ff 	mov.w	r3, #4294967295
 80002b2:	4814      	ldr	r0, [pc, #80]	; (8000304 <main+0x1a8>)
 80002b4:	f001 f8ab 	bl	800140e <HAL_UART_Transmit>

  	memset(msg,0,sizeof(msg));
 80002b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002bc:	2264      	movs	r2, #100	; 0x64
 80002be:	2100      	movs	r1, #0
 80002c0:	4618      	mov	r0, r3
 80002c2:	f001 fa8b 	bl	80017dc <memset>
  	sprintf(msg, "PCLK2: %ldHz\r\n", HAL_RCC_GetPCLK2Freq());
 80002c6:	f001 f823 	bl	8001310 <HAL_RCC_GetPCLK2Freq>
 80002ca:	4602      	mov	r2, r0
 80002cc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002d0:	4910      	ldr	r1, [pc, #64]	; (8000314 <main+0x1b8>)
 80002d2:	4618      	mov	r0, r3
 80002d4:	f001 fa8a 	bl	80017ec <siprintf>
  	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80002d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002dc:	4618      	mov	r0, r3
 80002de:	f7ff ff35 	bl	800014c <strlen>
 80002e2:	4603      	mov	r3, r0
 80002e4:	b29a      	uxth	r2, r3
 80002e6:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80002ea:	f04f 33ff 	mov.w	r3, #4294967295
 80002ee:	4805      	ldr	r0, [pc, #20]	; (8000304 <main+0x1a8>)
 80002f0:	f001 f88d 	bl	800140e <HAL_UART_Transmit>

  	while(1);
 80002f4:	e7fe      	b.n	80002f4 <main+0x198>
 80002f6:	bf00      	nop
 80002f8:	42420000 	.word	0x42420000
 80002fc:	10624dd3 	.word	0x10624dd3
 8000300:	20000000 	.word	0x20000000
 8000304:	2000009c 	.word	0x2000009c
 8000308:	08002048 	.word	0x08002048
 800030c:	08002058 	.word	0x08002058
 8000310:	08002068 	.word	0x08002068
 8000314:	08002078 	.word	0x08002078

08000318 <MX_USART2_UART_Init>:

  	return 0;

}

void MX_USART2_UART_Init(void){
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 800031c:	4b0f      	ldr	r3, [pc, #60]	; (800035c <MX_USART2_UART_Init+0x44>)
 800031e:	4a10      	ldr	r2, [pc, #64]	; (8000360 <MX_USART2_UART_Init+0x48>)
 8000320:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000322:	4b0e      	ldr	r3, [pc, #56]	; (800035c <MX_USART2_UART_Init+0x44>)
 8000324:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000328:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800032a:	4b0c      	ldr	r3, [pc, #48]	; (800035c <MX_USART2_UART_Init+0x44>)
 800032c:	2200      	movs	r2, #0
 800032e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000330:	4b0a      	ldr	r3, [pc, #40]	; (800035c <MX_USART2_UART_Init+0x44>)
 8000332:	2200      	movs	r2, #0
 8000334:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000336:	4b09      	ldr	r3, [pc, #36]	; (800035c <MX_USART2_UART_Init+0x44>)
 8000338:	2200      	movs	r2, #0
 800033a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800033c:	4b07      	ldr	r3, [pc, #28]	; (800035c <MX_USART2_UART_Init+0x44>)
 800033e:	2200      	movs	r2, #0
 8000340:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX;
 8000342:	4b06      	ldr	r3, [pc, #24]	; (800035c <MX_USART2_UART_Init+0x44>)
 8000344:	2208      	movs	r2, #8
 8000346:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK){
 8000348:	4804      	ldr	r0, [pc, #16]	; (800035c <MX_USART2_UART_Init+0x44>)
 800034a:	f001 f813 	bl	8001374 <HAL_UART_Init>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d001      	beq.n	8000358 <MX_USART2_UART_Init+0x40>
		//There is a problem
		Error_Handler();
 8000354:	f000 f806 	bl	8000364 <Error_Handler>
	}
}
 8000358:	bf00      	nop
 800035a:	bd80      	pop	{r7, pc}
 800035c:	2000009c 	.word	0x2000009c
 8000360:	40004400 	.word	0x40004400

08000364 <Error_Handler>:


void Error_Handler(void){
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
	while(1);
 8000368:	e7fe      	b.n	8000368 <Error_Handler+0x4>
	...

0800036c <HAL_MspInit>:
#include "main.h"

void HAL_MspInit(void){
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0

	//1. Set up the priority grouping of the arm cortex mx processor
	// This line is not required because priority grouping will be 4 by default
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000370:	2003      	movs	r0, #3
 8000372:	f000 fa27 	bl	80007c4 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 8000376:	4b0d      	ldr	r3, [pc, #52]	; (80003ac <HAL_MspInit+0x40>)
 8000378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800037a:	4a0c      	ldr	r2, [pc, #48]	; (80003ac <HAL_MspInit+0x40>)
 800037c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000380:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000382:	2200      	movs	r2, #0
 8000384:	2100      	movs	r1, #0
 8000386:	f06f 000b 	mvn.w	r0, #11
 800038a:	f000 fa26 	bl	80007da <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800038e:	2200      	movs	r2, #0
 8000390:	2100      	movs	r1, #0
 8000392:	f06f 000a 	mvn.w	r0, #10
 8000396:	f000 fa20 	bl	80007da <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800039a:	2200      	movs	r2, #0
 800039c:	2100      	movs	r1, #0
 800039e:	f06f 0009 	mvn.w	r0, #9
 80003a2:	f000 fa1a 	bl	80007da <HAL_NVIC_SetPriority>

}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	e000ed00 	.word	0xe000ed00

080003b0 <HAL_UART_MspInit>:
* @brief UART MSP Initialization
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart){
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b08a      	sub	sp, #40	; 0x28
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level inits of the USART2 peripheral

	//1. enable the clock for the USART2 peripheral as well as for GPIOA and AFIO peripheral
	__HAL_RCC_USART2_CLK_ENABLE();
 80003b8:	4b22      	ldr	r3, [pc, #136]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003ba:	69db      	ldr	r3, [r3, #28]
 80003bc:	4a21      	ldr	r2, [pc, #132]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003c2:	61d3      	str	r3, [r2, #28]
 80003c4:	4b1f      	ldr	r3, [pc, #124]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003c6:	69db      	ldr	r3, [r3, #28]
 80003c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003cc:	617b      	str	r3, [r7, #20]
 80003ce:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80003d0:	4b1c      	ldr	r3, [pc, #112]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a1b      	ldr	r2, [pc, #108]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003d6:	f043 0304 	orr.w	r3, r3, #4
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b19      	ldr	r3, [pc, #100]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0304 	and.w	r3, r3, #4
 80003e4:	613b      	str	r3, [r7, #16]
 80003e6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_AFIO_CLK_ENABLE();
 80003e8:	4b16      	ldr	r3, [pc, #88]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	4a15      	ldr	r2, [pc, #84]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003ee:	f043 0301 	orr.w	r3, r3, #1
 80003f2:	6193      	str	r3, [r2, #24]
 80003f4:	4b13      	ldr	r3, [pc, #76]	; (8000444 <HAL_UART_MspInit+0x94>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f003 0301 	and.w	r3, r3, #1
 80003fc:	60fb      	str	r3, [r7, #12]
 80003fe:	68fb      	ldr	r3, [r7, #12]

	//2. Do the pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2; //UART2_TX
 8000400:	2304      	movs	r3, #4
 8000402:	61bb      	str	r3, [r7, #24]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000404:	2302      	movs	r3, #2
 8000406:	61fb      	str	r3, [r7, #28]
	gpio_uart.Pull = GPIO_PULLUP;
 8000408:	2301      	movs	r3, #1
 800040a:	623b      	str	r3, [r7, #32]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 800040c:	2302      	movs	r3, #2
 800040e:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000410:	f107 0318 	add.w	r3, r7, #24
 8000414:	4619      	mov	r1, r3
 8000416:	480c      	ldr	r0, [pc, #48]	; (8000448 <HAL_UART_MspInit+0x98>)
 8000418:	f000 fa3e 	bl	8000898 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3;
 800041c:	2308      	movs	r3, #8
 800041e:	61bb      	str	r3, [r7, #24]
	//gpio_uart.Mode = GPIO_MODE_INPUT;
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000420:	f107 0318 	add.w	r3, r7, #24
 8000424:	4619      	mov	r1, r3
 8000426:	4808      	ldr	r0, [pc, #32]	; (8000448 <HAL_UART_MspInit+0x98>)
 8000428:	f000 fa36 	bl	8000898 <HAL_GPIO_Init>

	//3. Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800042c:	2026      	movs	r0, #38	; 0x26
 800042e:	f000 f9f0 	bl	8000812 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 8000432:	2200      	movs	r2, #0
 8000434:	210f      	movs	r1, #15
 8000436:	2026      	movs	r0, #38	; 0x26
 8000438:	f000 f9cf 	bl	80007da <HAL_NVIC_SetPriority>

}
 800043c:	bf00      	nop
 800043e:	3728      	adds	r7, #40	; 0x28
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	40021000 	.word	0x40021000
 8000448:	40010800 	.word	0x40010800

0800044c <SysTick_Handler>:
#include "main.h"
#include "stm32f1xx_it.h"

extern UART_HandleTypeDef huart2;

void SysTick_Handler(void){
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000450:	f000 f8d0 	bl	80005f4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000454:	f000 fa14 	bl	8000880 <HAL_SYSTICK_IRQHandler>

}
 8000458:	bf00      	nop
 800045a:	bd80      	pop	{r7, pc}

0800045c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b084      	sub	sp, #16
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000464:	4b11      	ldr	r3, [pc, #68]	; (80004ac <_sbrk+0x50>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d102      	bne.n	8000472 <_sbrk+0x16>
		heap_end = &end;
 800046c:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <_sbrk+0x50>)
 800046e:	4a10      	ldr	r2, [pc, #64]	; (80004b0 <_sbrk+0x54>)
 8000470:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000472:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <_sbrk+0x50>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000478:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <_sbrk+0x50>)
 800047a:	681a      	ldr	r2, [r3, #0]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4413      	add	r3, r2
 8000480:	466a      	mov	r2, sp
 8000482:	4293      	cmp	r3, r2
 8000484:	d907      	bls.n	8000496 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000486:	f001 f97f 	bl	8001788 <__errno>
 800048a:	4602      	mov	r2, r0
 800048c:	230c      	movs	r3, #12
 800048e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000490:	f04f 33ff 	mov.w	r3, #4294967295
 8000494:	e006      	b.n	80004a4 <_sbrk+0x48>
	}

	heap_end += incr;
 8000496:	4b05      	ldr	r3, [pc, #20]	; (80004ac <_sbrk+0x50>)
 8000498:	681a      	ldr	r2, [r3, #0]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	4413      	add	r3, r2
 800049e:	4a03      	ldr	r2, [pc, #12]	; (80004ac <_sbrk+0x50>)
 80004a0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80004a2:	68fb      	ldr	r3, [r7, #12]
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	3710      	adds	r7, #16
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000090 	.word	0x20000090
 80004b0:	200000e8 	.word	0x200000e8

080004b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80004b8:	4b15      	ldr	r3, [pc, #84]	; (8000510 <SystemInit+0x5c>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a14      	ldr	r2, [pc, #80]	; (8000510 <SystemInit+0x5c>)
 80004be:	f043 0301 	orr.w	r3, r3, #1
 80004c2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80004c4:	4b12      	ldr	r3, [pc, #72]	; (8000510 <SystemInit+0x5c>)
 80004c6:	685a      	ldr	r2, [r3, #4]
 80004c8:	4911      	ldr	r1, [pc, #68]	; (8000510 <SystemInit+0x5c>)
 80004ca:	4b12      	ldr	r3, [pc, #72]	; (8000514 <SystemInit+0x60>)
 80004cc:	4013      	ands	r3, r2
 80004ce:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <SystemInit+0x5c>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a0e      	ldr	r2, [pc, #56]	; (8000510 <SystemInit+0x5c>)
 80004d6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004de:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80004e0:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <SystemInit+0x5c>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a0a      	ldr	r2, [pc, #40]	; (8000510 <SystemInit+0x5c>)
 80004e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004ea:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80004ec:	4b08      	ldr	r3, [pc, #32]	; (8000510 <SystemInit+0x5c>)
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	4a07      	ldr	r2, [pc, #28]	; (8000510 <SystemInit+0x5c>)
 80004f2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80004f6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80004f8:	4b05      	ldr	r3, [pc, #20]	; (8000510 <SystemInit+0x5c>)
 80004fa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80004fe:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000500:	4b05      	ldr	r3, [pc, #20]	; (8000518 <SystemInit+0x64>)
 8000502:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000506:	609a      	str	r2, [r3, #8]
#endif 
}
 8000508:	bf00      	nop
 800050a:	46bd      	mov	sp, r7
 800050c:	bc80      	pop	{r7}
 800050e:	4770      	bx	lr
 8000510:	40021000 	.word	0x40021000
 8000514:	f8ff0000 	.word	0xf8ff0000
 8000518:	e000ed00 	.word	0xe000ed00

0800051c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800051c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800051e:	e003      	b.n	8000528 <LoopCopyDataInit>

08000520 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000520:	4b0b      	ldr	r3, [pc, #44]	; (8000550 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000522:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000524:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000526:	3104      	adds	r1, #4

08000528 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000528:	480a      	ldr	r0, [pc, #40]	; (8000554 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800052a:	4b0b      	ldr	r3, [pc, #44]	; (8000558 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800052c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800052e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000530:	d3f6      	bcc.n	8000520 <CopyDataInit>
  ldr r2, =_sbss
 8000532:	4a0a      	ldr	r2, [pc, #40]	; (800055c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000534:	e002      	b.n	800053c <LoopFillZerobss>

08000536 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000536:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000538:	f842 3b04 	str.w	r3, [r2], #4

0800053c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800053c:	4b08      	ldr	r3, [pc, #32]	; (8000560 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800053e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000540:	d3f9      	bcc.n	8000536 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000542:	f7ff ffb7 	bl	80004b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000546:	f001 f925 	bl	8001794 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800054a:	f7ff fe07 	bl	800015c <main>
  bx lr
 800054e:	4770      	bx	lr
  ldr r3, =_sidata
 8000550:	080020f0 	.word	0x080020f0
  ldr r0, =_sdata
 8000554:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000558:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 800055c:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8000560:	200000e4 	.word	0x200000e4

08000564 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000564:	e7fe      	b.n	8000564 <ADC1_2_IRQHandler>
	...

08000568 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800056c:	4b08      	ldr	r3, [pc, #32]	; (8000590 <HAL_Init+0x28>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a07      	ldr	r2, [pc, #28]	; (8000590 <HAL_Init+0x28>)
 8000572:	f043 0310 	orr.w	r3, r3, #16
 8000576:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000578:	2003      	movs	r0, #3
 800057a:	f000 f923 	bl	80007c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800057e:	2000      	movs	r0, #0
 8000580:	f000 f808 	bl	8000594 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000584:	f7ff fef2 	bl	800036c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000588:	2300      	movs	r3, #0
}
 800058a:	4618      	mov	r0, r3
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40022000 	.word	0x40022000

08000594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800059c:	4b12      	ldr	r3, [pc, #72]	; (80005e8 <HAL_InitTick+0x54>)
 800059e:	681a      	ldr	r2, [r3, #0]
 80005a0:	4b12      	ldr	r3, [pc, #72]	; (80005ec <HAL_InitTick+0x58>)
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	4619      	mov	r1, r3
 80005a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 f93b 	bl	800082e <HAL_SYSTICK_Config>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005be:	2301      	movs	r3, #1
 80005c0:	e00e      	b.n	80005e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2b0f      	cmp	r3, #15
 80005c6:	d80a      	bhi.n	80005de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c8:	2200      	movs	r2, #0
 80005ca:	6879      	ldr	r1, [r7, #4]
 80005cc:	f04f 30ff 	mov.w	r0, #4294967295
 80005d0:	f000 f903 	bl	80007da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d4:	4a06      	ldr	r2, [pc, #24]	; (80005f0 <HAL_InitTick+0x5c>)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005da:	2300      	movs	r3, #0
 80005dc:	e000      	b.n	80005e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005de:	2301      	movs	r3, #1
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000004 	.word	0x20000004
 80005ec:	2000000c 	.word	0x2000000c
 80005f0:	20000008 	.word	0x20000008

080005f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005f8:	4b05      	ldr	r3, [pc, #20]	; (8000610 <HAL_IncTick+0x1c>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	461a      	mov	r2, r3
 80005fe:	4b05      	ldr	r3, [pc, #20]	; (8000614 <HAL_IncTick+0x20>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4413      	add	r3, r2
 8000604:	4a03      	ldr	r2, [pc, #12]	; (8000614 <HAL_IncTick+0x20>)
 8000606:	6013      	str	r3, [r2, #0]
}
 8000608:	bf00      	nop
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr
 8000610:	2000000c 	.word	0x2000000c
 8000614:	200000dc 	.word	0x200000dc

08000618 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  return uwTick;
 800061c:	4b02      	ldr	r3, [pc, #8]	; (8000628 <HAL_GetTick+0x10>)
 800061e:	681b      	ldr	r3, [r3, #0]
}
 8000620:	4618      	mov	r0, r3
 8000622:	46bd      	mov	sp, r7
 8000624:	bc80      	pop	{r7}
 8000626:	4770      	bx	lr
 8000628:	200000dc 	.word	0x200000dc

0800062c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	f003 0307 	and.w	r3, r3, #7
 800063a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <__NVIC_SetPriorityGrouping+0x44>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000642:	68ba      	ldr	r2, [r7, #8]
 8000644:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000648:	4013      	ands	r3, r2
 800064a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800065c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800065e:	4a04      	ldr	r2, [pc, #16]	; (8000670 <__NVIC_SetPriorityGrouping+0x44>)
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	60d3      	str	r3, [r2, #12]
}
 8000664:	bf00      	nop
 8000666:	3714      	adds	r7, #20
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000678:	4b04      	ldr	r3, [pc, #16]	; (800068c <__NVIC_GetPriorityGrouping+0x18>)
 800067a:	68db      	ldr	r3, [r3, #12]
 800067c:	0a1b      	lsrs	r3, r3, #8
 800067e:	f003 0307 	and.w	r3, r3, #7
}
 8000682:	4618      	mov	r0, r3
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	db0b      	blt.n	80006ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	f003 021f 	and.w	r2, r3, #31
 80006a8:	4906      	ldr	r1, [pc, #24]	; (80006c4 <__NVIC_EnableIRQ+0x34>)
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	095b      	lsrs	r3, r3, #5
 80006b0:	2001      	movs	r0, #1
 80006b2:	fa00 f202 	lsl.w	r2, r0, r2
 80006b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006ba:	bf00      	nop
 80006bc:	370c      	adds	r7, #12
 80006be:	46bd      	mov	sp, r7
 80006c0:	bc80      	pop	{r7}
 80006c2:	4770      	bx	lr
 80006c4:	e000e100 	.word	0xe000e100

080006c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	6039      	str	r1, [r7, #0]
 80006d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	db0a      	blt.n	80006f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	490c      	ldr	r1, [pc, #48]	; (8000714 <__NVIC_SetPriority+0x4c>)
 80006e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e6:	0112      	lsls	r2, r2, #4
 80006e8:	b2d2      	uxtb	r2, r2
 80006ea:	440b      	add	r3, r1
 80006ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f0:	e00a      	b.n	8000708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	4908      	ldr	r1, [pc, #32]	; (8000718 <__NVIC_SetPriority+0x50>)
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	f003 030f 	and.w	r3, r3, #15
 80006fe:	3b04      	subs	r3, #4
 8000700:	0112      	lsls	r2, r2, #4
 8000702:	b2d2      	uxtb	r2, r2
 8000704:	440b      	add	r3, r1
 8000706:	761a      	strb	r2, [r3, #24]
}
 8000708:	bf00      	nop
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	e000e100 	.word	0xe000e100
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800071c:	b480      	push	{r7}
 800071e:	b089      	sub	sp, #36	; 0x24
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000730:	69fb      	ldr	r3, [r7, #28]
 8000732:	f1c3 0307 	rsb	r3, r3, #7
 8000736:	2b04      	cmp	r3, #4
 8000738:	bf28      	it	cs
 800073a:	2304      	movcs	r3, #4
 800073c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800073e:	69fb      	ldr	r3, [r7, #28]
 8000740:	3304      	adds	r3, #4
 8000742:	2b06      	cmp	r3, #6
 8000744:	d902      	bls.n	800074c <NVIC_EncodePriority+0x30>
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	3b03      	subs	r3, #3
 800074a:	e000      	b.n	800074e <NVIC_EncodePriority+0x32>
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000750:	f04f 32ff 	mov.w	r2, #4294967295
 8000754:	69bb      	ldr	r3, [r7, #24]
 8000756:	fa02 f303 	lsl.w	r3, r2, r3
 800075a:	43da      	mvns	r2, r3
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	401a      	ands	r2, r3
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000764:	f04f 31ff 	mov.w	r1, #4294967295
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	fa01 f303 	lsl.w	r3, r1, r3
 800076e:	43d9      	mvns	r1, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000774:	4313      	orrs	r3, r2
         );
}
 8000776:	4618      	mov	r0, r3
 8000778:	3724      	adds	r7, #36	; 0x24
 800077a:	46bd      	mov	sp, r7
 800077c:	bc80      	pop	{r7}
 800077e:	4770      	bx	lr

08000780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	3b01      	subs	r3, #1
 800078c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000790:	d301      	bcc.n	8000796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000792:	2301      	movs	r3, #1
 8000794:	e00f      	b.n	80007b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000796:	4a0a      	ldr	r2, [pc, #40]	; (80007c0 <SysTick_Config+0x40>)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	3b01      	subs	r3, #1
 800079c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800079e:	210f      	movs	r1, #15
 80007a0:	f04f 30ff 	mov.w	r0, #4294967295
 80007a4:	f7ff ff90 	bl	80006c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <SysTick_Config+0x40>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ae:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <SysTick_Config+0x40>)
 80007b0:	2207      	movs	r2, #7
 80007b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007b4:	2300      	movs	r3, #0
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	e000e010 	.word	0xe000e010

080007c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f7ff ff2d 	bl	800062c <__NVIC_SetPriorityGrouping>
}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}

080007da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007da:	b580      	push	{r7, lr}
 80007dc:	b086      	sub	sp, #24
 80007de:	af00      	add	r7, sp, #0
 80007e0:	4603      	mov	r3, r0
 80007e2:	60b9      	str	r1, [r7, #8]
 80007e4:	607a      	str	r2, [r7, #4]
 80007e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007ec:	f7ff ff42 	bl	8000674 <__NVIC_GetPriorityGrouping>
 80007f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	68b9      	ldr	r1, [r7, #8]
 80007f6:	6978      	ldr	r0, [r7, #20]
 80007f8:	f7ff ff90 	bl	800071c <NVIC_EncodePriority>
 80007fc:	4602      	mov	r2, r0
 80007fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000802:	4611      	mov	r1, r2
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff5f 	bl	80006c8 <__NVIC_SetPriority>
}
 800080a:	bf00      	nop
 800080c:	3718      	adds	r7, #24
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	b082      	sub	sp, #8
 8000816:	af00      	add	r7, sp, #0
 8000818:	4603      	mov	r3, r0
 800081a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800081c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff35 	bl	8000690 <__NVIC_EnableIRQ>
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	b082      	sub	sp, #8
 8000832:	af00      	add	r7, sp, #0
 8000834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff ffa2 	bl	8000780 <SysTick_Config>
 800083c:	4603      	mov	r3, r0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2b04      	cmp	r3, #4
 8000854:	d106      	bne.n	8000864 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000856:	4b09      	ldr	r3, [pc, #36]	; (800087c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a08      	ldr	r2, [pc, #32]	; (800087c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800085c:	f043 0304 	orr.w	r3, r3, #4
 8000860:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000862:	e005      	b.n	8000870 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000864:	4b05      	ldr	r3, [pc, #20]	; (800087c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a04      	ldr	r2, [pc, #16]	; (800087c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800086a:	f023 0304 	bic.w	r3, r3, #4
 800086e:	6013      	str	r3, [r2, #0]
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	e000e010 	.word	0xe000e010

08000880 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000884:	f000 f802 	bl	800088c <HAL_SYSTICK_Callback>
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}

0800088c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr

08000898 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000898:	b480      	push	{r7}
 800089a:	b08b      	sub	sp, #44	; 0x2c
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008a2:	2300      	movs	r3, #0
 80008a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008a6:	2300      	movs	r3, #0
 80008a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008aa:	e121      	b.n	8000af0 <HAL_GPIO_Init+0x258>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008ac:	2201      	movs	r2, #1
 80008ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b0:	fa02 f303 	lsl.w	r3, r2, r3
 80008b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	69fa      	ldr	r2, [r7, #28]
 80008bc:	4013      	ands	r3, r2
 80008be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008c0:	69ba      	ldr	r2, [r7, #24]
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	f040 8110 	bne.w	8000aea <HAL_GPIO_Init+0x252>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	2b12      	cmp	r3, #18
 80008d0:	d034      	beq.n	800093c <HAL_GPIO_Init+0xa4>
 80008d2:	2b12      	cmp	r3, #18
 80008d4:	d80d      	bhi.n	80008f2 <HAL_GPIO_Init+0x5a>
 80008d6:	2b02      	cmp	r3, #2
 80008d8:	d02b      	beq.n	8000932 <HAL_GPIO_Init+0x9a>
 80008da:	2b02      	cmp	r3, #2
 80008dc:	d804      	bhi.n	80008e8 <HAL_GPIO_Init+0x50>
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d031      	beq.n	8000946 <HAL_GPIO_Init+0xae>
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d01c      	beq.n	8000920 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80008e6:	e048      	b.n	800097a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008e8:	2b03      	cmp	r3, #3
 80008ea:	d043      	beq.n	8000974 <HAL_GPIO_Init+0xdc>
 80008ec:	2b11      	cmp	r3, #17
 80008ee:	d01b      	beq.n	8000928 <HAL_GPIO_Init+0x90>
          break;
 80008f0:	e043      	b.n	800097a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008f2:	4a86      	ldr	r2, [pc, #536]	; (8000b0c <HAL_GPIO_Init+0x274>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d026      	beq.n	8000946 <HAL_GPIO_Init+0xae>
 80008f8:	4a84      	ldr	r2, [pc, #528]	; (8000b0c <HAL_GPIO_Init+0x274>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d806      	bhi.n	800090c <HAL_GPIO_Init+0x74>
 80008fe:	4a84      	ldr	r2, [pc, #528]	; (8000b10 <HAL_GPIO_Init+0x278>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d020      	beq.n	8000946 <HAL_GPIO_Init+0xae>
 8000904:	4a83      	ldr	r2, [pc, #524]	; (8000b14 <HAL_GPIO_Init+0x27c>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d01d      	beq.n	8000946 <HAL_GPIO_Init+0xae>
          break;
 800090a:	e036      	b.n	800097a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800090c:	4a82      	ldr	r2, [pc, #520]	; (8000b18 <HAL_GPIO_Init+0x280>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d019      	beq.n	8000946 <HAL_GPIO_Init+0xae>
 8000912:	4a82      	ldr	r2, [pc, #520]	; (8000b1c <HAL_GPIO_Init+0x284>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d016      	beq.n	8000946 <HAL_GPIO_Init+0xae>
 8000918:	4a81      	ldr	r2, [pc, #516]	; (8000b20 <HAL_GPIO_Init+0x288>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d013      	beq.n	8000946 <HAL_GPIO_Init+0xae>
          break;
 800091e:	e02c      	b.n	800097a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	623b      	str	r3, [r7, #32]
          break;
 8000926:	e028      	b.n	800097a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	3304      	adds	r3, #4
 800092e:	623b      	str	r3, [r7, #32]
          break;
 8000930:	e023      	b.n	800097a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	68db      	ldr	r3, [r3, #12]
 8000936:	3308      	adds	r3, #8
 8000938:	623b      	str	r3, [r7, #32]
          break;
 800093a:	e01e      	b.n	800097a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	330c      	adds	r3, #12
 8000942:	623b      	str	r3, [r7, #32]
          break;
 8000944:	e019      	b.n	800097a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	689b      	ldr	r3, [r3, #8]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d102      	bne.n	8000954 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800094e:	2304      	movs	r3, #4
 8000950:	623b      	str	r3, [r7, #32]
          break;
 8000952:	e012      	b.n	800097a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	689b      	ldr	r3, [r3, #8]
 8000958:	2b01      	cmp	r3, #1
 800095a:	d105      	bne.n	8000968 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800095c:	2308      	movs	r3, #8
 800095e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	69fa      	ldr	r2, [r7, #28]
 8000964:	611a      	str	r2, [r3, #16]
          break;
 8000966:	e008      	b.n	800097a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000968:	2308      	movs	r3, #8
 800096a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	69fa      	ldr	r2, [r7, #28]
 8000970:	615a      	str	r2, [r3, #20]
          break;
 8000972:	e002      	b.n	800097a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000974:	2300      	movs	r3, #0
 8000976:	623b      	str	r3, [r7, #32]
          break;
 8000978:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800097a:	69bb      	ldr	r3, [r7, #24]
 800097c:	2bff      	cmp	r3, #255	; 0xff
 800097e:	d801      	bhi.n	8000984 <HAL_GPIO_Init+0xec>
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	e001      	b.n	8000988 <HAL_GPIO_Init+0xf0>
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3304      	adds	r3, #4
 8000988:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800098a:	69bb      	ldr	r3, [r7, #24]
 800098c:	2bff      	cmp	r3, #255	; 0xff
 800098e:	d802      	bhi.n	8000996 <HAL_GPIO_Init+0xfe>
 8000990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	e002      	b.n	800099c <HAL_GPIO_Init+0x104>
 8000996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000998:	3b08      	subs	r3, #8
 800099a:	009b      	lsls	r3, r3, #2
 800099c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	210f      	movs	r1, #15
 80009a4:	693b      	ldr	r3, [r7, #16]
 80009a6:	fa01 f303 	lsl.w	r3, r1, r3
 80009aa:	43db      	mvns	r3, r3
 80009ac:	401a      	ands	r2, r3
 80009ae:	6a39      	ldr	r1, [r7, #32]
 80009b0:	693b      	ldr	r3, [r7, #16]
 80009b2:	fa01 f303 	lsl.w	r3, r1, r3
 80009b6:	431a      	orrs	r2, r3
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	f000 8090 	beq.w	8000aea <HAL_GPIO_Init+0x252>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009ca:	4b56      	ldr	r3, [pc, #344]	; (8000b24 <HAL_GPIO_Init+0x28c>)
 80009cc:	699b      	ldr	r3, [r3, #24]
 80009ce:	4a55      	ldr	r2, [pc, #340]	; (8000b24 <HAL_GPIO_Init+0x28c>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6193      	str	r3, [r2, #24]
 80009d6:	4b53      	ldr	r3, [pc, #332]	; (8000b24 <HAL_GPIO_Init+0x28c>)
 80009d8:	699b      	ldr	r3, [r3, #24]
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009e2:	4a51      	ldr	r2, [pc, #324]	; (8000b28 <HAL_GPIO_Init+0x290>)
 80009e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e6:	089b      	lsrs	r3, r3, #2
 80009e8:	3302      	adds	r3, #2
 80009ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ee:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f2:	f003 0303 	and.w	r3, r3, #3
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	220f      	movs	r2, #15
 80009fa:	fa02 f303 	lsl.w	r3, r2, r3
 80009fe:	43db      	mvns	r3, r3
 8000a00:	68fa      	ldr	r2, [r7, #12]
 8000a02:	4013      	ands	r3, r2
 8000a04:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a48      	ldr	r2, [pc, #288]	; (8000b2c <HAL_GPIO_Init+0x294>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d00d      	beq.n	8000a2a <HAL_GPIO_Init+0x192>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4a47      	ldr	r2, [pc, #284]	; (8000b30 <HAL_GPIO_Init+0x298>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d007      	beq.n	8000a26 <HAL_GPIO_Init+0x18e>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4a46      	ldr	r2, [pc, #280]	; (8000b34 <HAL_GPIO_Init+0x29c>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d101      	bne.n	8000a22 <HAL_GPIO_Init+0x18a>
 8000a1e:	2302      	movs	r3, #2
 8000a20:	e004      	b.n	8000a2c <HAL_GPIO_Init+0x194>
 8000a22:	2303      	movs	r3, #3
 8000a24:	e002      	b.n	8000a2c <HAL_GPIO_Init+0x194>
 8000a26:	2301      	movs	r3, #1
 8000a28:	e000      	b.n	8000a2c <HAL_GPIO_Init+0x194>
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a2e:	f002 0203 	and.w	r2, r2, #3
 8000a32:	0092      	lsls	r2, r2, #2
 8000a34:	4093      	lsls	r3, r2
 8000a36:	68fa      	ldr	r2, [r7, #12]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a3c:	493a      	ldr	r1, [pc, #232]	; (8000b28 <HAL_GPIO_Init+0x290>)
 8000a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a40:	089b      	lsrs	r3, r3, #2
 8000a42:	3302      	adds	r3, #2
 8000a44:	68fa      	ldr	r2, [r7, #12]
 8000a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d006      	beq.n	8000a64 <HAL_GPIO_Init+0x1cc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a56:	4b38      	ldr	r3, [pc, #224]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	4937      	ldr	r1, [pc, #220]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	600b      	str	r3, [r1, #0]
 8000a62:	e006      	b.n	8000a72 <HAL_GPIO_Init+0x1da>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a64:	4b34      	ldr	r3, [pc, #208]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	69bb      	ldr	r3, [r7, #24]
 8000a6a:	43db      	mvns	r3, r3
 8000a6c:	4932      	ldr	r1, [pc, #200]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000a6e:	4013      	ands	r3, r2
 8000a70:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d006      	beq.n	8000a8c <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a7e:	4b2e      	ldr	r3, [pc, #184]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000a80:	685a      	ldr	r2, [r3, #4]
 8000a82:	492d      	ldr	r1, [pc, #180]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000a84:	69bb      	ldr	r3, [r7, #24]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	604b      	str	r3, [r1, #4]
 8000a8a:	e006      	b.n	8000a9a <HAL_GPIO_Init+0x202>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a8c:	4b2a      	ldr	r3, [pc, #168]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000a8e:	685a      	ldr	r2, [r3, #4]
 8000a90:	69bb      	ldr	r3, [r7, #24]
 8000a92:	43db      	mvns	r3, r3
 8000a94:	4928      	ldr	r1, [pc, #160]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000a96:	4013      	ands	r3, r2
 8000a98:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d006      	beq.n	8000ab4 <HAL_GPIO_Init+0x21c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000aa6:	4b24      	ldr	r3, [pc, #144]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000aa8:	689a      	ldr	r2, [r3, #8]
 8000aaa:	4923      	ldr	r1, [pc, #140]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	608b      	str	r3, [r1, #8]
 8000ab2:	e006      	b.n	8000ac2 <HAL_GPIO_Init+0x22a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ab4:	4b20      	ldr	r3, [pc, #128]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000ab6:	689a      	ldr	r2, [r3, #8]
 8000ab8:	69bb      	ldr	r3, [r7, #24]
 8000aba:	43db      	mvns	r3, r3
 8000abc:	491e      	ldr	r1, [pc, #120]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000abe:	4013      	ands	r3, r2
 8000ac0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d006      	beq.n	8000adc <HAL_GPIO_Init+0x244>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ace:	4b1a      	ldr	r3, [pc, #104]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000ad0:	68da      	ldr	r2, [r3, #12]
 8000ad2:	4919      	ldr	r1, [pc, #100]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	60cb      	str	r3, [r1, #12]
 8000ada:	e006      	b.n	8000aea <HAL_GPIO_Init+0x252>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000adc:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000ade:	68da      	ldr	r2, [r3, #12]
 8000ae0:	69bb      	ldr	r3, [r7, #24]
 8000ae2:	43db      	mvns	r3, r3
 8000ae4:	4914      	ldr	r1, [pc, #80]	; (8000b38 <HAL_GPIO_Init+0x2a0>)
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aec:	3301      	adds	r3, #1
 8000aee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af6:	fa22 f303 	lsr.w	r3, r2, r3
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f47f aed6 	bne.w	80008ac <HAL_GPIO_Init+0x14>
  }
}
 8000b00:	bf00      	nop
 8000b02:	372c      	adds	r7, #44	; 0x2c
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bc80      	pop	{r7}
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	10210000 	.word	0x10210000
 8000b10:	10110000 	.word	0x10110000
 8000b14:	10120000 	.word	0x10120000
 8000b18:	10310000 	.word	0x10310000
 8000b1c:	10320000 	.word	0x10320000
 8000b20:	10220000 	.word	0x10220000
 8000b24:	40021000 	.word	0x40021000
 8000b28:	40010000 	.word	0x40010000
 8000b2c:	40010800 	.word	0x40010800
 8000b30:	40010c00 	.word	0x40010c00
 8000b34:	40011000 	.word	0x40011000
 8000b38:	40010400 	.word	0x40010400

08000b3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d101      	bne.n	8000b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e26c      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	f000 8087 	beq.w	8000c6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b5c:	4b92      	ldr	r3, [pc, #584]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f003 030c 	and.w	r3, r3, #12
 8000b64:	2b04      	cmp	r3, #4
 8000b66:	d00c      	beq.n	8000b82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b68:	4b8f      	ldr	r3, [pc, #572]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f003 030c 	and.w	r3, r3, #12
 8000b70:	2b08      	cmp	r3, #8
 8000b72:	d112      	bne.n	8000b9a <HAL_RCC_OscConfig+0x5e>
 8000b74:	4b8c      	ldr	r3, [pc, #560]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b80:	d10b      	bne.n	8000b9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b82:	4b89      	ldr	r3, [pc, #548]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d06c      	beq.n	8000c68 <HAL_RCC_OscConfig+0x12c>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d168      	bne.n	8000c68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	e246      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba2:	d106      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x76>
 8000ba4:	4b80      	ldr	r3, [pc, #512]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a7f      	ldr	r2, [pc, #508]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000baa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	e02e      	b.n	8000c10 <HAL_RCC_OscConfig+0xd4>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d10c      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x98>
 8000bba:	4b7b      	ldr	r3, [pc, #492]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a7a      	ldr	r2, [pc, #488]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bc4:	6013      	str	r3, [r2, #0]
 8000bc6:	4b78      	ldr	r3, [pc, #480]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a77      	ldr	r2, [pc, #476]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bcc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bd0:	6013      	str	r3, [r2, #0]
 8000bd2:	e01d      	b.n	8000c10 <HAL_RCC_OscConfig+0xd4>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bdc:	d10c      	bne.n	8000bf8 <HAL_RCC_OscConfig+0xbc>
 8000bde:	4b72      	ldr	r3, [pc, #456]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a71      	ldr	r2, [pc, #452]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000be4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000be8:	6013      	str	r3, [r2, #0]
 8000bea:	4b6f      	ldr	r3, [pc, #444]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a6e      	ldr	r2, [pc, #440]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf4:	6013      	str	r3, [r2, #0]
 8000bf6:	e00b      	b.n	8000c10 <HAL_RCC_OscConfig+0xd4>
 8000bf8:	4b6b      	ldr	r3, [pc, #428]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a6a      	ldr	r2, [pc, #424]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c02:	6013      	str	r3, [r2, #0]
 8000c04:	4b68      	ldr	r3, [pc, #416]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a67      	ldr	r2, [pc, #412]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d013      	beq.n	8000c40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c18:	f7ff fcfe 	bl	8000618 <HAL_GetTick>
 8000c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c1e:	e008      	b.n	8000c32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c20:	f7ff fcfa 	bl	8000618 <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b64      	cmp	r3, #100	; 0x64
 8000c2c:	d901      	bls.n	8000c32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e1fa      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c32:	4b5d      	ldr	r3, [pc, #372]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f0      	beq.n	8000c20 <HAL_RCC_OscConfig+0xe4>
 8000c3e:	e014      	b.n	8000c6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c40:	f7ff fcea 	bl	8000618 <HAL_GetTick>
 8000c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c46:	e008      	b.n	8000c5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c48:	f7ff fce6 	bl	8000618 <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	2b64      	cmp	r3, #100	; 0x64
 8000c54:	d901      	bls.n	8000c5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c56:	2303      	movs	r3, #3
 8000c58:	e1e6      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c5a:	4b53      	ldr	r3, [pc, #332]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1f0      	bne.n	8000c48 <HAL_RCC_OscConfig+0x10c>
 8000c66:	e000      	b.n	8000c6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f003 0302 	and.w	r3, r3, #2
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d063      	beq.n	8000d3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c76:	4b4c      	ldr	r3, [pc, #304]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f003 030c 	and.w	r3, r3, #12
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d00b      	beq.n	8000c9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c82:	4b49      	ldr	r3, [pc, #292]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f003 030c 	and.w	r3, r3, #12
 8000c8a:	2b08      	cmp	r3, #8
 8000c8c:	d11c      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x18c>
 8000c8e:	4b46      	ldr	r3, [pc, #280]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d116      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c9a:	4b43      	ldr	r3, [pc, #268]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d005      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x176>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	691b      	ldr	r3, [r3, #16]
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d001      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e1ba      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb2:	4b3d      	ldr	r3, [pc, #244]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	00db      	lsls	r3, r3, #3
 8000cc0:	4939      	ldr	r1, [pc, #228]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cc6:	e03a      	b.n	8000d3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	691b      	ldr	r3, [r3, #16]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d020      	beq.n	8000d12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cd0:	4b36      	ldr	r3, [pc, #216]	; (8000dac <HAL_RCC_OscConfig+0x270>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd6:	f7ff fc9f 	bl	8000618 <HAL_GetTick>
 8000cda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cdc:	e008      	b.n	8000cf0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cde:	f7ff fc9b 	bl	8000618 <HAL_GetTick>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	1ad3      	subs	r3, r2, r3
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d901      	bls.n	8000cf0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000cec:	2303      	movs	r3, #3
 8000cee:	e19b      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cf0:	4b2d      	ldr	r3, [pc, #180]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d0f0      	beq.n	8000cde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cfc:	4b2a      	ldr	r3, [pc, #168]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	695b      	ldr	r3, [r3, #20]
 8000d08:	00db      	lsls	r3, r3, #3
 8000d0a:	4927      	ldr	r1, [pc, #156]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	600b      	str	r3, [r1, #0]
 8000d10:	e015      	b.n	8000d3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d12:	4b26      	ldr	r3, [pc, #152]	; (8000dac <HAL_RCC_OscConfig+0x270>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d18:	f7ff fc7e 	bl	8000618 <HAL_GetTick>
 8000d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d1e:	e008      	b.n	8000d32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d20:	f7ff fc7a 	bl	8000618 <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d901      	bls.n	8000d32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	e17a      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d1f0      	bne.n	8000d20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0308 	and.w	r3, r3, #8
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d03a      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	699b      	ldr	r3, [r3, #24]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d019      	beq.n	8000d86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d52:	4b17      	ldr	r3, [pc, #92]	; (8000db0 <HAL_RCC_OscConfig+0x274>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d58:	f7ff fc5e 	bl	8000618 <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d5e:	e008      	b.n	8000d72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d60:	f7ff fc5a 	bl	8000618 <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e15a      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d72:	4b0d      	ldr	r3, [pc, #52]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d0f0      	beq.n	8000d60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d7e:	2001      	movs	r0, #1
 8000d80:	f000 fada 	bl	8001338 <RCC_Delay>
 8000d84:	e01c      	b.n	8000dc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d86:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <HAL_RCC_OscConfig+0x274>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d8c:	f7ff fc44 	bl	8000618 <HAL_GetTick>
 8000d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d92:	e00f      	b.n	8000db4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d94:	f7ff fc40 	bl	8000618 <HAL_GetTick>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b02      	cmp	r3, #2
 8000da0:	d908      	bls.n	8000db4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e140      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
 8000da6:	bf00      	nop
 8000da8:	40021000 	.word	0x40021000
 8000dac:	42420000 	.word	0x42420000
 8000db0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000db4:	4b9e      	ldr	r3, [pc, #632]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db8:	f003 0302 	and.w	r3, r3, #2
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d1e9      	bne.n	8000d94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	f000 80a6 	beq.w	8000f1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dd2:	4b97      	ldr	r3, [pc, #604]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d10d      	bne.n	8000dfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dde:	4b94      	ldr	r3, [pc, #592]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	4a93      	ldr	r2, [pc, #588]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000de8:	61d3      	str	r3, [r2, #28]
 8000dea:	4b91      	ldr	r3, [pc, #580]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000df6:	2301      	movs	r3, #1
 8000df8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dfa:	4b8e      	ldr	r3, [pc, #568]	; (8001034 <HAL_RCC_OscConfig+0x4f8>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d118      	bne.n	8000e38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e06:	4b8b      	ldr	r3, [pc, #556]	; (8001034 <HAL_RCC_OscConfig+0x4f8>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a8a      	ldr	r2, [pc, #552]	; (8001034 <HAL_RCC_OscConfig+0x4f8>)
 8000e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e12:	f7ff fc01 	bl	8000618 <HAL_GetTick>
 8000e16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e18:	e008      	b.n	8000e2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e1a:	f7ff fbfd 	bl	8000618 <HAL_GetTick>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	2b64      	cmp	r3, #100	; 0x64
 8000e26:	d901      	bls.n	8000e2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	e0fd      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e2c:	4b81      	ldr	r3, [pc, #516]	; (8001034 <HAL_RCC_OscConfig+0x4f8>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0f0      	beq.n	8000e1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d106      	bne.n	8000e4e <HAL_RCC_OscConfig+0x312>
 8000e40:	4b7b      	ldr	r3, [pc, #492]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e42:	6a1b      	ldr	r3, [r3, #32]
 8000e44:	4a7a      	ldr	r2, [pc, #488]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e46:	f043 0301 	orr.w	r3, r3, #1
 8000e4a:	6213      	str	r3, [r2, #32]
 8000e4c:	e02d      	b.n	8000eaa <HAL_RCC_OscConfig+0x36e>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d10c      	bne.n	8000e70 <HAL_RCC_OscConfig+0x334>
 8000e56:	4b76      	ldr	r3, [pc, #472]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e58:	6a1b      	ldr	r3, [r3, #32]
 8000e5a:	4a75      	ldr	r2, [pc, #468]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e5c:	f023 0301 	bic.w	r3, r3, #1
 8000e60:	6213      	str	r3, [r2, #32]
 8000e62:	4b73      	ldr	r3, [pc, #460]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e64:	6a1b      	ldr	r3, [r3, #32]
 8000e66:	4a72      	ldr	r2, [pc, #456]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e68:	f023 0304 	bic.w	r3, r3, #4
 8000e6c:	6213      	str	r3, [r2, #32]
 8000e6e:	e01c      	b.n	8000eaa <HAL_RCC_OscConfig+0x36e>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	2b05      	cmp	r3, #5
 8000e76:	d10c      	bne.n	8000e92 <HAL_RCC_OscConfig+0x356>
 8000e78:	4b6d      	ldr	r3, [pc, #436]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e7a:	6a1b      	ldr	r3, [r3, #32]
 8000e7c:	4a6c      	ldr	r2, [pc, #432]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6213      	str	r3, [r2, #32]
 8000e84:	4b6a      	ldr	r3, [pc, #424]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	4a69      	ldr	r2, [pc, #420]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	6213      	str	r3, [r2, #32]
 8000e90:	e00b      	b.n	8000eaa <HAL_RCC_OscConfig+0x36e>
 8000e92:	4b67      	ldr	r3, [pc, #412]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e94:	6a1b      	ldr	r3, [r3, #32]
 8000e96:	4a66      	ldr	r2, [pc, #408]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e98:	f023 0301 	bic.w	r3, r3, #1
 8000e9c:	6213      	str	r3, [r2, #32]
 8000e9e:	4b64      	ldr	r3, [pc, #400]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000ea0:	6a1b      	ldr	r3, [r3, #32]
 8000ea2:	4a63      	ldr	r2, [pc, #396]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000ea4:	f023 0304 	bic.w	r3, r3, #4
 8000ea8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	68db      	ldr	r3, [r3, #12]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d015      	beq.n	8000ede <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb2:	f7ff fbb1 	bl	8000618 <HAL_GetTick>
 8000eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000eb8:	e00a      	b.n	8000ed0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eba:	f7ff fbad 	bl	8000618 <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d901      	bls.n	8000ed0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	e0ab      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ed0:	4b57      	ldr	r3, [pc, #348]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	f003 0302 	and.w	r3, r3, #2
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d0ee      	beq.n	8000eba <HAL_RCC_OscConfig+0x37e>
 8000edc:	e014      	b.n	8000f08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ede:	f7ff fb9b 	bl	8000618 <HAL_GetTick>
 8000ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ee4:	e00a      	b.n	8000efc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ee6:	f7ff fb97 	bl	8000618 <HAL_GetTick>
 8000eea:	4602      	mov	r2, r0
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d901      	bls.n	8000efc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e095      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000efc:	4b4c      	ldr	r3, [pc, #304]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	f003 0302 	and.w	r3, r3, #2
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1ee      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f08:	7dfb      	ldrb	r3, [r7, #23]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d105      	bne.n	8000f1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f0e:	4b48      	ldr	r3, [pc, #288]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	4a47      	ldr	r2, [pc, #284]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	f000 8081 	beq.w	8001026 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f24:	4b42      	ldr	r3, [pc, #264]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 030c 	and.w	r3, r3, #12
 8000f2c:	2b08      	cmp	r3, #8
 8000f2e:	d061      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	69db      	ldr	r3, [r3, #28]
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d146      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f38:	4b3f      	ldr	r3, [pc, #252]	; (8001038 <HAL_RCC_OscConfig+0x4fc>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f3e:	f7ff fb6b 	bl	8000618 <HAL_GetTick>
 8000f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f44:	e008      	b.n	8000f58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f46:	f7ff fb67 	bl	8000618 <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d901      	bls.n	8000f58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f54:	2303      	movs	r3, #3
 8000f56:	e067      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f58:	4b35      	ldr	r3, [pc, #212]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d1f0      	bne.n	8000f46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6a1b      	ldr	r3, [r3, #32]
 8000f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f6c:	d108      	bne.n	8000f80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f6e:	4b30      	ldr	r3, [pc, #192]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	492d      	ldr	r1, [pc, #180]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f80:	4b2b      	ldr	r3, [pc, #172]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6a19      	ldr	r1, [r3, #32]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f90:	430b      	orrs	r3, r1
 8000f92:	4927      	ldr	r1, [pc, #156]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f94:	4313      	orrs	r3, r2
 8000f96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f98:	4b27      	ldr	r3, [pc, #156]	; (8001038 <HAL_RCC_OscConfig+0x4fc>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9e:	f7ff fb3b 	bl	8000618 <HAL_GetTick>
 8000fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fa4:	e008      	b.n	8000fb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fa6:	f7ff fb37 	bl	8000618 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d901      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	e037      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d0f0      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x46a>
 8000fc4:	e02f      	b.n	8001026 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <HAL_RCC_OscConfig+0x4fc>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fcc:	f7ff fb24 	bl	8000618 <HAL_GetTick>
 8000fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd2:	e008      	b.n	8000fe6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fd4:	f7ff fb20 	bl	8000618 <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d901      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e020      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fe6:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1f0      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x498>
 8000ff2:	e018      	b.n	8001026 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	69db      	ldr	r3, [r3, #28]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d101      	bne.n	8001000 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	e013      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001000:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6a1b      	ldr	r3, [r3, #32]
 8001010:	429a      	cmp	r2, r3
 8001012:	d106      	bne.n	8001022 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800101e:	429a      	cmp	r2, r3
 8001020:	d001      	beq.n	8001026 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40021000 	.word	0x40021000
 8001034:	40007000 	.word	0x40007000
 8001038:	42420060 	.word	0x42420060

0800103c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e0d0      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001050:	4b6a      	ldr	r3, [pc, #424]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 0307 	and.w	r3, r3, #7
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	429a      	cmp	r2, r3
 800105c:	d910      	bls.n	8001080 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800105e:	4b67      	ldr	r3, [pc, #412]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f023 0207 	bic.w	r2, r3, #7
 8001066:	4965      	ldr	r1, [pc, #404]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	4313      	orrs	r3, r2
 800106c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800106e:	4b63      	ldr	r3, [pc, #396]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	429a      	cmp	r2, r3
 800107a:	d001      	beq.n	8001080 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800107c:	2301      	movs	r3, #1
 800107e:	e0b8      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	2b00      	cmp	r3, #0
 800108a:	d020      	beq.n	80010ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0304 	and.w	r3, r3, #4
 8001094:	2b00      	cmp	r3, #0
 8001096:	d005      	beq.n	80010a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001098:	4b59      	ldr	r3, [pc, #356]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	4a58      	ldr	r2, [pc, #352]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800109e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0308 	and.w	r3, r3, #8
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d005      	beq.n	80010bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010b0:	4b53      	ldr	r3, [pc, #332]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	4a52      	ldr	r2, [pc, #328]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80010ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010bc:	4b50      	ldr	r3, [pc, #320]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	494d      	ldr	r1, [pc, #308]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d040      	beq.n	800115c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d107      	bne.n	80010f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010e2:	4b47      	ldr	r3, [pc, #284]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d115      	bne.n	800111a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e07f      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d107      	bne.n	800110a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010fa:	4b41      	ldr	r3, [pc, #260]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d109      	bne.n	800111a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e073      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110a:	4b3d      	ldr	r3, [pc, #244]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 0302 	and.w	r3, r3, #2
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e06b      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800111a:	4b39      	ldr	r3, [pc, #228]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f023 0203 	bic.w	r2, r3, #3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	4936      	ldr	r1, [pc, #216]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 8001128:	4313      	orrs	r3, r2
 800112a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800112c:	f7ff fa74 	bl	8000618 <HAL_GetTick>
 8001130:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001132:	e00a      	b.n	800114a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001134:	f7ff fa70 	bl	8000618 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001142:	4293      	cmp	r3, r2
 8001144:	d901      	bls.n	800114a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001146:	2303      	movs	r3, #3
 8001148:	e053      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800114a:	4b2d      	ldr	r3, [pc, #180]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f003 020c 	and.w	r2, r3, #12
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	429a      	cmp	r2, r3
 800115a:	d1eb      	bne.n	8001134 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800115c:	4b27      	ldr	r3, [pc, #156]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	683a      	ldr	r2, [r7, #0]
 8001166:	429a      	cmp	r2, r3
 8001168:	d210      	bcs.n	800118c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800116a:	4b24      	ldr	r3, [pc, #144]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f023 0207 	bic.w	r2, r3, #7
 8001172:	4922      	ldr	r1, [pc, #136]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	4313      	orrs	r3, r2
 8001178:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800117a:	4b20      	ldr	r3, [pc, #128]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	429a      	cmp	r2, r3
 8001186:	d001      	beq.n	800118c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e032      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0304 	and.w	r3, r3, #4
 8001194:	2b00      	cmp	r3, #0
 8001196:	d008      	beq.n	80011aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001198:	4b19      	ldr	r3, [pc, #100]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	4916      	ldr	r1, [pc, #88]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d009      	beq.n	80011ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	691b      	ldr	r3, [r3, #16]
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	490e      	ldr	r1, [pc, #56]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80011c6:	4313      	orrs	r3, r2
 80011c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011ca:	f000 f821 	bl	8001210 <HAL_RCC_GetSysClockFreq>
 80011ce:	4601      	mov	r1, r0
 80011d0:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	091b      	lsrs	r3, r3, #4
 80011d6:	f003 030f 	and.w	r3, r3, #15
 80011da:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <HAL_RCC_ClockConfig+0x1c8>)
 80011dc:	5cd3      	ldrb	r3, [r2, r3]
 80011de:	fa21 f303 	lsr.w	r3, r1, r3
 80011e2:	4a09      	ldr	r2, [pc, #36]	; (8001208 <HAL_RCC_ClockConfig+0x1cc>)
 80011e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <HAL_RCC_ClockConfig+0x1d0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff f9d2 	bl	8000594 <HAL_InitTick>

  return HAL_OK;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40022000 	.word	0x40022000
 8001200:	40021000 	.word	0x40021000
 8001204:	0800209c 	.word	0x0800209c
 8001208:	20000004 	.word	0x20000004
 800120c:	20000008 	.word	0x20000008

08001210 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001210:	b490      	push	{r4, r7}
 8001212:	b08a      	sub	sp, #40	; 0x28
 8001214:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001218:	1d3c      	adds	r4, r7, #4
 800121a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800121c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001220:	4b28      	ldr	r3, [pc, #160]	; (80012c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
 800122e:	2300      	movs	r3, #0
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001236:	2300      	movs	r3, #0
 8001238:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800123a:	4b23      	ldr	r3, [pc, #140]	; (80012c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	f003 030c 	and.w	r3, r3, #12
 8001246:	2b04      	cmp	r3, #4
 8001248:	d002      	beq.n	8001250 <HAL_RCC_GetSysClockFreq+0x40>
 800124a:	2b08      	cmp	r3, #8
 800124c:	d003      	beq.n	8001256 <HAL_RCC_GetSysClockFreq+0x46>
 800124e:	e02d      	b.n	80012ac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001250:	4b1e      	ldr	r3, [pc, #120]	; (80012cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001252:	623b      	str	r3, [r7, #32]
      break;
 8001254:	e02d      	b.n	80012b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	0c9b      	lsrs	r3, r3, #18
 800125a:	f003 030f 	and.w	r3, r3, #15
 800125e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001262:	4413      	add	r3, r2
 8001264:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001268:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d013      	beq.n	800129c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	0c5b      	lsrs	r3, r3, #17
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001282:	4413      	add	r3, r2
 8001284:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001288:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	4a0f      	ldr	r2, [pc, #60]	; (80012cc <HAL_RCC_GetSysClockFreq+0xbc>)
 800128e:	fb02 f203 	mul.w	r2, r2, r3
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	fbb2 f3f3 	udiv	r3, r2, r3
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
 800129a:	e004      	b.n	80012a6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	4a0c      	ldr	r2, [pc, #48]	; (80012d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80012a0:	fb02 f303 	mul.w	r3, r2, r3
 80012a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80012a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a8:	623b      	str	r3, [r7, #32]
      break;
 80012aa:	e002      	b.n	80012b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012ac:	4b07      	ldr	r3, [pc, #28]	; (80012cc <HAL_RCC_GetSysClockFreq+0xbc>)
 80012ae:	623b      	str	r3, [r7, #32]
      break;
 80012b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012b2:	6a3b      	ldr	r3, [r7, #32]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3728      	adds	r7, #40	; 0x28
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc90      	pop	{r4, r7}
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	08002088 	.word	0x08002088
 80012c4:	08002098 	.word	0x08002098
 80012c8:	40021000 	.word	0x40021000
 80012cc:	007a1200 	.word	0x007a1200
 80012d0:	003d0900 	.word	0x003d0900

080012d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012d8:	4b02      	ldr	r3, [pc, #8]	; (80012e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80012da:	681b      	ldr	r3, [r3, #0]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	20000004 	.word	0x20000004

080012e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012ec:	f7ff fff2 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 80012f0:	4601      	mov	r1, r0
 80012f2:	4b05      	ldr	r3, [pc, #20]	; (8001308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	0a1b      	lsrs	r3, r3, #8
 80012f8:	f003 0307 	and.w	r3, r3, #7
 80012fc:	4a03      	ldr	r2, [pc, #12]	; (800130c <HAL_RCC_GetPCLK1Freq+0x24>)
 80012fe:	5cd3      	ldrb	r3, [r2, r3]
 8001300:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001304:	4618      	mov	r0, r3
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40021000 	.word	0x40021000
 800130c:	080020ac 	.word	0x080020ac

08001310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001314:	f7ff ffde 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 8001318:	4601      	mov	r1, r0
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	0adb      	lsrs	r3, r3, #11
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	4a03      	ldr	r2, [pc, #12]	; (8001334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001326:	5cd3      	ldrb	r3, [r2, r3]
 8001328:	fa21 f303 	lsr.w	r3, r1, r3
}
 800132c:	4618      	mov	r0, r3
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40021000 	.word	0x40021000
 8001334:	080020ac 	.word	0x080020ac

08001338 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001340:	4b0a      	ldr	r3, [pc, #40]	; (800136c <RCC_Delay+0x34>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <RCC_Delay+0x38>)
 8001346:	fba2 2303 	umull	r2, r3, r2, r3
 800134a:	0a5b      	lsrs	r3, r3, #9
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	fb02 f303 	mul.w	r3, r2, r3
 8001352:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001354:	bf00      	nop
  }
  while (Delay --);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	1e5a      	subs	r2, r3, #1
 800135a:	60fa      	str	r2, [r7, #12]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1f9      	bne.n	8001354 <RCC_Delay+0x1c>
}
 8001360:	bf00      	nop
 8001362:	3714      	adds	r7, #20
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	20000004 	.word	0x20000004
 8001370:	10624dd3 	.word	0x10624dd3

08001374 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e03f      	b.n	8001406 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d106      	bne.n	80013a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff f808 	bl	80003b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2224      	movs	r2, #36	; 0x24
 80013a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	68da      	ldr	r2, [r3, #12]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80013b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f000 f90b 	bl	80015d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	691a      	ldr	r2, [r3, #16]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80013cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	695a      	ldr	r2, [r3, #20]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80013dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68da      	ldr	r2, [r3, #12]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80013ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2220      	movs	r2, #32
 80013f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2220      	movs	r2, #32
 8001400:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b088      	sub	sp, #32
 8001412:	af02      	add	r7, sp, #8
 8001414:	60f8      	str	r0, [r7, #12]
 8001416:	60b9      	str	r1, [r7, #8]
 8001418:	603b      	str	r3, [r7, #0]
 800141a:	4613      	mov	r3, r2
 800141c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b20      	cmp	r3, #32
 800142c:	f040 8083 	bne.w	8001536 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d002      	beq.n	800143c <HAL_UART_Transmit+0x2e>
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e07b      	b.n	8001538 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001446:	2b01      	cmp	r3, #1
 8001448:	d101      	bne.n	800144e <HAL_UART_Transmit+0x40>
 800144a:	2302      	movs	r3, #2
 800144c:	e074      	b.n	8001538 <HAL_UART_Transmit+0x12a>
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2201      	movs	r2, #1
 8001452:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2200      	movs	r2, #0
 800145a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2221      	movs	r2, #33	; 0x21
 8001460:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001464:	f7ff f8d8 	bl	8000618 <HAL_GetTick>
 8001468:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	88fa      	ldrh	r2, [r7, #6]
 800146e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	88fa      	ldrh	r2, [r7, #6]
 8001474:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001476:	e042      	b.n	80014fe <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800147c:	b29b      	uxth	r3, r3
 800147e:	3b01      	subs	r3, #1
 8001480:	b29a      	uxth	r2, r3
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800148e:	d122      	bne.n	80014d6 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	2200      	movs	r2, #0
 8001498:	2180      	movs	r1, #128	; 0x80
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f000 f850 	bl	8001540 <UART_WaitOnFlagUntilTimeout>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e046      	b.n	8001538 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	461a      	mov	r2, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80014bc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d103      	bne.n	80014ce <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	3302      	adds	r3, #2
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	e017      	b.n	80014fe <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	3301      	adds	r3, #1
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	e013      	b.n	80014fe <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	2200      	movs	r2, #0
 80014de:	2180      	movs	r1, #128	; 0x80
 80014e0:	68f8      	ldr	r0, [r7, #12]
 80014e2:	f000 f82d 	bl	8001540 <UART_WaitOnFlagUntilTimeout>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e023      	b.n	8001538 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	1c5a      	adds	r2, r3, #1
 80014f4:	60ba      	str	r2, [r7, #8]
 80014f6:	781a      	ldrb	r2, [r3, #0]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001502:	b29b      	uxth	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1b7      	bne.n	8001478 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	2200      	movs	r2, #0
 8001510:	2140      	movs	r1, #64	; 0x40
 8001512:	68f8      	ldr	r0, [r7, #12]
 8001514:	f000 f814 	bl	8001540 <UART_WaitOnFlagUntilTimeout>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e00a      	b.n	8001538 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2220      	movs	r2, #32
 8001526:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001536:	2302      	movs	r3, #2
  }
}
 8001538:	4618      	mov	r0, r3
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	603b      	str	r3, [r7, #0]
 800154c:	4613      	mov	r3, r2
 800154e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001550:	e02c      	b.n	80015ac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001558:	d028      	beq.n	80015ac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d007      	beq.n	8001570 <UART_WaitOnFlagUntilTimeout+0x30>
 8001560:	f7ff f85a 	bl	8000618 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	429a      	cmp	r2, r3
 800156e:	d21d      	bcs.n	80015ac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	68da      	ldr	r2, [r3, #12]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800157e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	695a      	ldr	r2, [r3, #20]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f022 0201 	bic.w	r2, r2, #1
 800158e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2220      	movs	r2, #32
 8001594:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2220      	movs	r2, #32
 800159c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e00f      	b.n	80015cc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	4013      	ands	r3, r2
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	bf0c      	ite	eq
 80015bc:	2301      	moveq	r3, #1
 80015be:	2300      	movne	r3, #0
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	461a      	mov	r2, r3
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d0c3      	beq.n	8001552 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	68da      	ldr	r2, [r3, #12]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	430a      	orrs	r2, r1
 80015f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689a      	ldr	r2, [r3, #8]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	431a      	orrs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	695b      	ldr	r3, [r3, #20]
 8001600:	4313      	orrs	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800160e:	f023 030c 	bic.w	r3, r3, #12
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	68f9      	ldr	r1, [r7, #12]
 8001618:	430b      	orrs	r3, r1
 800161a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699a      	ldr	r2, [r3, #24]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a52      	ldr	r2, [pc, #328]	; (8001780 <UART_SetConfig+0x1ac>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d14e      	bne.n	80016da <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800163c:	f7ff fe68 	bl	8001310 <HAL_RCC_GetPCLK2Freq>
 8001640:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	4613      	mov	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	009a      	lsls	r2, r3, #2
 800164c:	441a      	add	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	fbb2 f3f3 	udiv	r3, r2, r3
 8001658:	4a4a      	ldr	r2, [pc, #296]	; (8001784 <UART_SetConfig+0x1b0>)
 800165a:	fba2 2303 	umull	r2, r3, r2, r3
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	0119      	lsls	r1, r3, #4
 8001662:	68ba      	ldr	r2, [r7, #8]
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	009a      	lsls	r2, r3, #2
 800166c:	441a      	add	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	fbb2 f2f3 	udiv	r2, r2, r3
 8001678:	4b42      	ldr	r3, [pc, #264]	; (8001784 <UART_SetConfig+0x1b0>)
 800167a:	fba3 0302 	umull	r0, r3, r3, r2
 800167e:	095b      	lsrs	r3, r3, #5
 8001680:	2064      	movs	r0, #100	; 0x64
 8001682:	fb00 f303 	mul.w	r3, r0, r3
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	011b      	lsls	r3, r3, #4
 800168a:	3332      	adds	r3, #50	; 0x32
 800168c:	4a3d      	ldr	r2, [pc, #244]	; (8001784 <UART_SetConfig+0x1b0>)
 800168e:	fba2 2303 	umull	r2, r3, r2, r3
 8001692:	095b      	lsrs	r3, r3, #5
 8001694:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001698:	4419      	add	r1, r3
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	4613      	mov	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	009a      	lsls	r2, r3, #2
 80016a4:	441a      	add	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80016b0:	4b34      	ldr	r3, [pc, #208]	; (8001784 <UART_SetConfig+0x1b0>)
 80016b2:	fba3 0302 	umull	r0, r3, r3, r2
 80016b6:	095b      	lsrs	r3, r3, #5
 80016b8:	2064      	movs	r0, #100	; 0x64
 80016ba:	fb00 f303 	mul.w	r3, r0, r3
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	011b      	lsls	r3, r3, #4
 80016c2:	3332      	adds	r3, #50	; 0x32
 80016c4:	4a2f      	ldr	r2, [pc, #188]	; (8001784 <UART_SetConfig+0x1b0>)
 80016c6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ca:	095b      	lsrs	r3, r3, #5
 80016cc:	f003 020f 	and.w	r2, r3, #15
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	440a      	add	r2, r1
 80016d6:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80016d8:	e04d      	b.n	8001776 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80016da:	f7ff fe05 	bl	80012e8 <HAL_RCC_GetPCLK1Freq>
 80016de:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	4613      	mov	r3, r2
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	009a      	lsls	r2, r3, #2
 80016ea:	441a      	add	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f6:	4a23      	ldr	r2, [pc, #140]	; (8001784 <UART_SetConfig+0x1b0>)
 80016f8:	fba2 2303 	umull	r2, r3, r2, r3
 80016fc:	095b      	lsrs	r3, r3, #5
 80016fe:	0119      	lsls	r1, r3, #4
 8001700:	68ba      	ldr	r2, [r7, #8]
 8001702:	4613      	mov	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	009a      	lsls	r2, r3, #2
 800170a:	441a      	add	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	fbb2 f2f3 	udiv	r2, r2, r3
 8001716:	4b1b      	ldr	r3, [pc, #108]	; (8001784 <UART_SetConfig+0x1b0>)
 8001718:	fba3 0302 	umull	r0, r3, r3, r2
 800171c:	095b      	lsrs	r3, r3, #5
 800171e:	2064      	movs	r0, #100	; 0x64
 8001720:	fb00 f303 	mul.w	r3, r0, r3
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	3332      	adds	r3, #50	; 0x32
 800172a:	4a16      	ldr	r2, [pc, #88]	; (8001784 <UART_SetConfig+0x1b0>)
 800172c:	fba2 2303 	umull	r2, r3, r2, r3
 8001730:	095b      	lsrs	r3, r3, #5
 8001732:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001736:	4419      	add	r1, r3
 8001738:	68ba      	ldr	r2, [r7, #8]
 800173a:	4613      	mov	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	009a      	lsls	r2, r3, #2
 8001742:	441a      	add	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	fbb2 f2f3 	udiv	r2, r2, r3
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <UART_SetConfig+0x1b0>)
 8001750:	fba3 0302 	umull	r0, r3, r3, r2
 8001754:	095b      	lsrs	r3, r3, #5
 8001756:	2064      	movs	r0, #100	; 0x64
 8001758:	fb00 f303 	mul.w	r3, r0, r3
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	011b      	lsls	r3, r3, #4
 8001760:	3332      	adds	r3, #50	; 0x32
 8001762:	4a08      	ldr	r2, [pc, #32]	; (8001784 <UART_SetConfig+0x1b0>)
 8001764:	fba2 2303 	umull	r2, r3, r2, r3
 8001768:	095b      	lsrs	r3, r3, #5
 800176a:	f003 020f 	and.w	r2, r3, #15
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	440a      	add	r2, r1
 8001774:	609a      	str	r2, [r3, #8]
}
 8001776:	bf00      	nop
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40013800 	.word	0x40013800
 8001784:	51eb851f 	.word	0x51eb851f

08001788 <__errno>:
 8001788:	4b01      	ldr	r3, [pc, #4]	; (8001790 <__errno+0x8>)
 800178a:	6818      	ldr	r0, [r3, #0]
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	20000010 	.word	0x20000010

08001794 <__libc_init_array>:
 8001794:	b570      	push	{r4, r5, r6, lr}
 8001796:	2500      	movs	r5, #0
 8001798:	4e0c      	ldr	r6, [pc, #48]	; (80017cc <__libc_init_array+0x38>)
 800179a:	4c0d      	ldr	r4, [pc, #52]	; (80017d0 <__libc_init_array+0x3c>)
 800179c:	1ba4      	subs	r4, r4, r6
 800179e:	10a4      	asrs	r4, r4, #2
 80017a0:	42a5      	cmp	r5, r4
 80017a2:	d109      	bne.n	80017b8 <__libc_init_array+0x24>
 80017a4:	f000 fc34 	bl	8002010 <_init>
 80017a8:	2500      	movs	r5, #0
 80017aa:	4e0a      	ldr	r6, [pc, #40]	; (80017d4 <__libc_init_array+0x40>)
 80017ac:	4c0a      	ldr	r4, [pc, #40]	; (80017d8 <__libc_init_array+0x44>)
 80017ae:	1ba4      	subs	r4, r4, r6
 80017b0:	10a4      	asrs	r4, r4, #2
 80017b2:	42a5      	cmp	r5, r4
 80017b4:	d105      	bne.n	80017c2 <__libc_init_array+0x2e>
 80017b6:	bd70      	pop	{r4, r5, r6, pc}
 80017b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017bc:	4798      	blx	r3
 80017be:	3501      	adds	r5, #1
 80017c0:	e7ee      	b.n	80017a0 <__libc_init_array+0xc>
 80017c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017c6:	4798      	blx	r3
 80017c8:	3501      	adds	r5, #1
 80017ca:	e7f2      	b.n	80017b2 <__libc_init_array+0x1e>
 80017cc:	080020e8 	.word	0x080020e8
 80017d0:	080020e8 	.word	0x080020e8
 80017d4:	080020e8 	.word	0x080020e8
 80017d8:	080020ec 	.word	0x080020ec

080017dc <memset>:
 80017dc:	4603      	mov	r3, r0
 80017de:	4402      	add	r2, r0
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d100      	bne.n	80017e6 <memset+0xa>
 80017e4:	4770      	bx	lr
 80017e6:	f803 1b01 	strb.w	r1, [r3], #1
 80017ea:	e7f9      	b.n	80017e0 <memset+0x4>

080017ec <siprintf>:
 80017ec:	b40e      	push	{r1, r2, r3}
 80017ee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80017f2:	b500      	push	{lr}
 80017f4:	b09c      	sub	sp, #112	; 0x70
 80017f6:	ab1d      	add	r3, sp, #116	; 0x74
 80017f8:	9002      	str	r0, [sp, #8]
 80017fa:	9006      	str	r0, [sp, #24]
 80017fc:	9107      	str	r1, [sp, #28]
 80017fe:	9104      	str	r1, [sp, #16]
 8001800:	4808      	ldr	r0, [pc, #32]	; (8001824 <siprintf+0x38>)
 8001802:	4909      	ldr	r1, [pc, #36]	; (8001828 <siprintf+0x3c>)
 8001804:	f853 2b04 	ldr.w	r2, [r3], #4
 8001808:	9105      	str	r1, [sp, #20]
 800180a:	6800      	ldr	r0, [r0, #0]
 800180c:	a902      	add	r1, sp, #8
 800180e:	9301      	str	r3, [sp, #4]
 8001810:	f000 f866 	bl	80018e0 <_svfiprintf_r>
 8001814:	2200      	movs	r2, #0
 8001816:	9b02      	ldr	r3, [sp, #8]
 8001818:	701a      	strb	r2, [r3, #0]
 800181a:	b01c      	add	sp, #112	; 0x70
 800181c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001820:	b003      	add	sp, #12
 8001822:	4770      	bx	lr
 8001824:	20000010 	.word	0x20000010
 8001828:	ffff0208 	.word	0xffff0208

0800182c <__ssputs_r>:
 800182c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001830:	688e      	ldr	r6, [r1, #8]
 8001832:	4682      	mov	sl, r0
 8001834:	429e      	cmp	r6, r3
 8001836:	460c      	mov	r4, r1
 8001838:	4690      	mov	r8, r2
 800183a:	4699      	mov	r9, r3
 800183c:	d837      	bhi.n	80018ae <__ssputs_r+0x82>
 800183e:	898a      	ldrh	r2, [r1, #12]
 8001840:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001844:	d031      	beq.n	80018aa <__ssputs_r+0x7e>
 8001846:	2302      	movs	r3, #2
 8001848:	6825      	ldr	r5, [r4, #0]
 800184a:	6909      	ldr	r1, [r1, #16]
 800184c:	1a6f      	subs	r7, r5, r1
 800184e:	6965      	ldr	r5, [r4, #20]
 8001850:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001854:	fb95 f5f3 	sdiv	r5, r5, r3
 8001858:	f109 0301 	add.w	r3, r9, #1
 800185c:	443b      	add	r3, r7
 800185e:	429d      	cmp	r5, r3
 8001860:	bf38      	it	cc
 8001862:	461d      	movcc	r5, r3
 8001864:	0553      	lsls	r3, r2, #21
 8001866:	d530      	bpl.n	80018ca <__ssputs_r+0x9e>
 8001868:	4629      	mov	r1, r5
 800186a:	f000 fb37 	bl	8001edc <_malloc_r>
 800186e:	4606      	mov	r6, r0
 8001870:	b950      	cbnz	r0, 8001888 <__ssputs_r+0x5c>
 8001872:	230c      	movs	r3, #12
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f8ca 3000 	str.w	r3, [sl]
 800187c:	89a3      	ldrh	r3, [r4, #12]
 800187e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001882:	81a3      	strh	r3, [r4, #12]
 8001884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001888:	463a      	mov	r2, r7
 800188a:	6921      	ldr	r1, [r4, #16]
 800188c:	f000 fab6 	bl	8001dfc <memcpy>
 8001890:	89a3      	ldrh	r3, [r4, #12]
 8001892:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800189a:	81a3      	strh	r3, [r4, #12]
 800189c:	6126      	str	r6, [r4, #16]
 800189e:	443e      	add	r6, r7
 80018a0:	6026      	str	r6, [r4, #0]
 80018a2:	464e      	mov	r6, r9
 80018a4:	6165      	str	r5, [r4, #20]
 80018a6:	1bed      	subs	r5, r5, r7
 80018a8:	60a5      	str	r5, [r4, #8]
 80018aa:	454e      	cmp	r6, r9
 80018ac:	d900      	bls.n	80018b0 <__ssputs_r+0x84>
 80018ae:	464e      	mov	r6, r9
 80018b0:	4632      	mov	r2, r6
 80018b2:	4641      	mov	r1, r8
 80018b4:	6820      	ldr	r0, [r4, #0]
 80018b6:	f000 faac 	bl	8001e12 <memmove>
 80018ba:	68a3      	ldr	r3, [r4, #8]
 80018bc:	2000      	movs	r0, #0
 80018be:	1b9b      	subs	r3, r3, r6
 80018c0:	60a3      	str	r3, [r4, #8]
 80018c2:	6823      	ldr	r3, [r4, #0]
 80018c4:	441e      	add	r6, r3
 80018c6:	6026      	str	r6, [r4, #0]
 80018c8:	e7dc      	b.n	8001884 <__ssputs_r+0x58>
 80018ca:	462a      	mov	r2, r5
 80018cc:	f000 fb60 	bl	8001f90 <_realloc_r>
 80018d0:	4606      	mov	r6, r0
 80018d2:	2800      	cmp	r0, #0
 80018d4:	d1e2      	bne.n	800189c <__ssputs_r+0x70>
 80018d6:	6921      	ldr	r1, [r4, #16]
 80018d8:	4650      	mov	r0, sl
 80018da:	f000 fab3 	bl	8001e44 <_free_r>
 80018de:	e7c8      	b.n	8001872 <__ssputs_r+0x46>

080018e0 <_svfiprintf_r>:
 80018e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018e4:	461d      	mov	r5, r3
 80018e6:	898b      	ldrh	r3, [r1, #12]
 80018e8:	b09d      	sub	sp, #116	; 0x74
 80018ea:	061f      	lsls	r7, r3, #24
 80018ec:	4680      	mov	r8, r0
 80018ee:	460c      	mov	r4, r1
 80018f0:	4616      	mov	r6, r2
 80018f2:	d50f      	bpl.n	8001914 <_svfiprintf_r+0x34>
 80018f4:	690b      	ldr	r3, [r1, #16]
 80018f6:	b96b      	cbnz	r3, 8001914 <_svfiprintf_r+0x34>
 80018f8:	2140      	movs	r1, #64	; 0x40
 80018fa:	f000 faef 	bl	8001edc <_malloc_r>
 80018fe:	6020      	str	r0, [r4, #0]
 8001900:	6120      	str	r0, [r4, #16]
 8001902:	b928      	cbnz	r0, 8001910 <_svfiprintf_r+0x30>
 8001904:	230c      	movs	r3, #12
 8001906:	f8c8 3000 	str.w	r3, [r8]
 800190a:	f04f 30ff 	mov.w	r0, #4294967295
 800190e:	e0c8      	b.n	8001aa2 <_svfiprintf_r+0x1c2>
 8001910:	2340      	movs	r3, #64	; 0x40
 8001912:	6163      	str	r3, [r4, #20]
 8001914:	2300      	movs	r3, #0
 8001916:	9309      	str	r3, [sp, #36]	; 0x24
 8001918:	2320      	movs	r3, #32
 800191a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800191e:	2330      	movs	r3, #48	; 0x30
 8001920:	f04f 0b01 	mov.w	fp, #1
 8001924:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001928:	9503      	str	r5, [sp, #12]
 800192a:	4637      	mov	r7, r6
 800192c:	463d      	mov	r5, r7
 800192e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001932:	b10b      	cbz	r3, 8001938 <_svfiprintf_r+0x58>
 8001934:	2b25      	cmp	r3, #37	; 0x25
 8001936:	d13e      	bne.n	80019b6 <_svfiprintf_r+0xd6>
 8001938:	ebb7 0a06 	subs.w	sl, r7, r6
 800193c:	d00b      	beq.n	8001956 <_svfiprintf_r+0x76>
 800193e:	4653      	mov	r3, sl
 8001940:	4632      	mov	r2, r6
 8001942:	4621      	mov	r1, r4
 8001944:	4640      	mov	r0, r8
 8001946:	f7ff ff71 	bl	800182c <__ssputs_r>
 800194a:	3001      	adds	r0, #1
 800194c:	f000 80a4 	beq.w	8001a98 <_svfiprintf_r+0x1b8>
 8001950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001952:	4453      	add	r3, sl
 8001954:	9309      	str	r3, [sp, #36]	; 0x24
 8001956:	783b      	ldrb	r3, [r7, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	f000 809d 	beq.w	8001a98 <_svfiprintf_r+0x1b8>
 800195e:	2300      	movs	r3, #0
 8001960:	f04f 32ff 	mov.w	r2, #4294967295
 8001964:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001968:	9304      	str	r3, [sp, #16]
 800196a:	9307      	str	r3, [sp, #28]
 800196c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001970:	931a      	str	r3, [sp, #104]	; 0x68
 8001972:	462f      	mov	r7, r5
 8001974:	2205      	movs	r2, #5
 8001976:	f817 1b01 	ldrb.w	r1, [r7], #1
 800197a:	4850      	ldr	r0, [pc, #320]	; (8001abc <_svfiprintf_r+0x1dc>)
 800197c:	f000 fa30 	bl	8001de0 <memchr>
 8001980:	9b04      	ldr	r3, [sp, #16]
 8001982:	b9d0      	cbnz	r0, 80019ba <_svfiprintf_r+0xda>
 8001984:	06d9      	lsls	r1, r3, #27
 8001986:	bf44      	itt	mi
 8001988:	2220      	movmi	r2, #32
 800198a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800198e:	071a      	lsls	r2, r3, #28
 8001990:	bf44      	itt	mi
 8001992:	222b      	movmi	r2, #43	; 0x2b
 8001994:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001998:	782a      	ldrb	r2, [r5, #0]
 800199a:	2a2a      	cmp	r2, #42	; 0x2a
 800199c:	d015      	beq.n	80019ca <_svfiprintf_r+0xea>
 800199e:	462f      	mov	r7, r5
 80019a0:	2000      	movs	r0, #0
 80019a2:	250a      	movs	r5, #10
 80019a4:	9a07      	ldr	r2, [sp, #28]
 80019a6:	4639      	mov	r1, r7
 80019a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80019ac:	3b30      	subs	r3, #48	; 0x30
 80019ae:	2b09      	cmp	r3, #9
 80019b0:	d94d      	bls.n	8001a4e <_svfiprintf_r+0x16e>
 80019b2:	b1b8      	cbz	r0, 80019e4 <_svfiprintf_r+0x104>
 80019b4:	e00f      	b.n	80019d6 <_svfiprintf_r+0xf6>
 80019b6:	462f      	mov	r7, r5
 80019b8:	e7b8      	b.n	800192c <_svfiprintf_r+0x4c>
 80019ba:	4a40      	ldr	r2, [pc, #256]	; (8001abc <_svfiprintf_r+0x1dc>)
 80019bc:	463d      	mov	r5, r7
 80019be:	1a80      	subs	r0, r0, r2
 80019c0:	fa0b f000 	lsl.w	r0, fp, r0
 80019c4:	4318      	orrs	r0, r3
 80019c6:	9004      	str	r0, [sp, #16]
 80019c8:	e7d3      	b.n	8001972 <_svfiprintf_r+0x92>
 80019ca:	9a03      	ldr	r2, [sp, #12]
 80019cc:	1d11      	adds	r1, r2, #4
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	9103      	str	r1, [sp, #12]
 80019d2:	2a00      	cmp	r2, #0
 80019d4:	db01      	blt.n	80019da <_svfiprintf_r+0xfa>
 80019d6:	9207      	str	r2, [sp, #28]
 80019d8:	e004      	b.n	80019e4 <_svfiprintf_r+0x104>
 80019da:	4252      	negs	r2, r2
 80019dc:	f043 0302 	orr.w	r3, r3, #2
 80019e0:	9207      	str	r2, [sp, #28]
 80019e2:	9304      	str	r3, [sp, #16]
 80019e4:	783b      	ldrb	r3, [r7, #0]
 80019e6:	2b2e      	cmp	r3, #46	; 0x2e
 80019e8:	d10c      	bne.n	8001a04 <_svfiprintf_r+0x124>
 80019ea:	787b      	ldrb	r3, [r7, #1]
 80019ec:	2b2a      	cmp	r3, #42	; 0x2a
 80019ee:	d133      	bne.n	8001a58 <_svfiprintf_r+0x178>
 80019f0:	9b03      	ldr	r3, [sp, #12]
 80019f2:	3702      	adds	r7, #2
 80019f4:	1d1a      	adds	r2, r3, #4
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	9203      	str	r2, [sp, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	bfb8      	it	lt
 80019fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8001a02:	9305      	str	r3, [sp, #20]
 8001a04:	4d2e      	ldr	r5, [pc, #184]	; (8001ac0 <_svfiprintf_r+0x1e0>)
 8001a06:	2203      	movs	r2, #3
 8001a08:	7839      	ldrb	r1, [r7, #0]
 8001a0a:	4628      	mov	r0, r5
 8001a0c:	f000 f9e8 	bl	8001de0 <memchr>
 8001a10:	b138      	cbz	r0, 8001a22 <_svfiprintf_r+0x142>
 8001a12:	2340      	movs	r3, #64	; 0x40
 8001a14:	1b40      	subs	r0, r0, r5
 8001a16:	fa03 f000 	lsl.w	r0, r3, r0
 8001a1a:	9b04      	ldr	r3, [sp, #16]
 8001a1c:	3701      	adds	r7, #1
 8001a1e:	4303      	orrs	r3, r0
 8001a20:	9304      	str	r3, [sp, #16]
 8001a22:	7839      	ldrb	r1, [r7, #0]
 8001a24:	2206      	movs	r2, #6
 8001a26:	4827      	ldr	r0, [pc, #156]	; (8001ac4 <_svfiprintf_r+0x1e4>)
 8001a28:	1c7e      	adds	r6, r7, #1
 8001a2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001a2e:	f000 f9d7 	bl	8001de0 <memchr>
 8001a32:	2800      	cmp	r0, #0
 8001a34:	d038      	beq.n	8001aa8 <_svfiprintf_r+0x1c8>
 8001a36:	4b24      	ldr	r3, [pc, #144]	; (8001ac8 <_svfiprintf_r+0x1e8>)
 8001a38:	bb13      	cbnz	r3, 8001a80 <_svfiprintf_r+0x1a0>
 8001a3a:	9b03      	ldr	r3, [sp, #12]
 8001a3c:	3307      	adds	r3, #7
 8001a3e:	f023 0307 	bic.w	r3, r3, #7
 8001a42:	3308      	adds	r3, #8
 8001a44:	9303      	str	r3, [sp, #12]
 8001a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001a48:	444b      	add	r3, r9
 8001a4a:	9309      	str	r3, [sp, #36]	; 0x24
 8001a4c:	e76d      	b.n	800192a <_svfiprintf_r+0x4a>
 8001a4e:	fb05 3202 	mla	r2, r5, r2, r3
 8001a52:	2001      	movs	r0, #1
 8001a54:	460f      	mov	r7, r1
 8001a56:	e7a6      	b.n	80019a6 <_svfiprintf_r+0xc6>
 8001a58:	2300      	movs	r3, #0
 8001a5a:	250a      	movs	r5, #10
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	3701      	adds	r7, #1
 8001a60:	9305      	str	r3, [sp, #20]
 8001a62:	4638      	mov	r0, r7
 8001a64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001a68:	3a30      	subs	r2, #48	; 0x30
 8001a6a:	2a09      	cmp	r2, #9
 8001a6c:	d903      	bls.n	8001a76 <_svfiprintf_r+0x196>
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d0c8      	beq.n	8001a04 <_svfiprintf_r+0x124>
 8001a72:	9105      	str	r1, [sp, #20]
 8001a74:	e7c6      	b.n	8001a04 <_svfiprintf_r+0x124>
 8001a76:	fb05 2101 	mla	r1, r5, r1, r2
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	4607      	mov	r7, r0
 8001a7e:	e7f0      	b.n	8001a62 <_svfiprintf_r+0x182>
 8001a80:	ab03      	add	r3, sp, #12
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	4622      	mov	r2, r4
 8001a86:	4b11      	ldr	r3, [pc, #68]	; (8001acc <_svfiprintf_r+0x1ec>)
 8001a88:	a904      	add	r1, sp, #16
 8001a8a:	4640      	mov	r0, r8
 8001a8c:	f3af 8000 	nop.w
 8001a90:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001a94:	4681      	mov	r9, r0
 8001a96:	d1d6      	bne.n	8001a46 <_svfiprintf_r+0x166>
 8001a98:	89a3      	ldrh	r3, [r4, #12]
 8001a9a:	065b      	lsls	r3, r3, #25
 8001a9c:	f53f af35 	bmi.w	800190a <_svfiprintf_r+0x2a>
 8001aa0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001aa2:	b01d      	add	sp, #116	; 0x74
 8001aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001aa8:	ab03      	add	r3, sp, #12
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	4622      	mov	r2, r4
 8001aae:	4b07      	ldr	r3, [pc, #28]	; (8001acc <_svfiprintf_r+0x1ec>)
 8001ab0:	a904      	add	r1, sp, #16
 8001ab2:	4640      	mov	r0, r8
 8001ab4:	f000 f882 	bl	8001bbc <_printf_i>
 8001ab8:	e7ea      	b.n	8001a90 <_svfiprintf_r+0x1b0>
 8001aba:	bf00      	nop
 8001abc:	080020b4 	.word	0x080020b4
 8001ac0:	080020ba 	.word	0x080020ba
 8001ac4:	080020be 	.word	0x080020be
 8001ac8:	00000000 	.word	0x00000000
 8001acc:	0800182d 	.word	0x0800182d

08001ad0 <_printf_common>:
 8001ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ad4:	4691      	mov	r9, r2
 8001ad6:	461f      	mov	r7, r3
 8001ad8:	688a      	ldr	r2, [r1, #8]
 8001ada:	690b      	ldr	r3, [r1, #16]
 8001adc:	4606      	mov	r6, r0
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	bfb8      	it	lt
 8001ae2:	4613      	movlt	r3, r2
 8001ae4:	f8c9 3000 	str.w	r3, [r9]
 8001ae8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001aec:	460c      	mov	r4, r1
 8001aee:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001af2:	b112      	cbz	r2, 8001afa <_printf_common+0x2a>
 8001af4:	3301      	adds	r3, #1
 8001af6:	f8c9 3000 	str.w	r3, [r9]
 8001afa:	6823      	ldr	r3, [r4, #0]
 8001afc:	0699      	lsls	r1, r3, #26
 8001afe:	bf42      	ittt	mi
 8001b00:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001b04:	3302      	addmi	r3, #2
 8001b06:	f8c9 3000 	strmi.w	r3, [r9]
 8001b0a:	6825      	ldr	r5, [r4, #0]
 8001b0c:	f015 0506 	ands.w	r5, r5, #6
 8001b10:	d107      	bne.n	8001b22 <_printf_common+0x52>
 8001b12:	f104 0a19 	add.w	sl, r4, #25
 8001b16:	68e3      	ldr	r3, [r4, #12]
 8001b18:	f8d9 2000 	ldr.w	r2, [r9]
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	42ab      	cmp	r3, r5
 8001b20:	dc29      	bgt.n	8001b76 <_printf_common+0xa6>
 8001b22:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001b26:	6822      	ldr	r2, [r4, #0]
 8001b28:	3300      	adds	r3, #0
 8001b2a:	bf18      	it	ne
 8001b2c:	2301      	movne	r3, #1
 8001b2e:	0692      	lsls	r2, r2, #26
 8001b30:	d42e      	bmi.n	8001b90 <_printf_common+0xc0>
 8001b32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001b36:	4639      	mov	r1, r7
 8001b38:	4630      	mov	r0, r6
 8001b3a:	47c0      	blx	r8
 8001b3c:	3001      	adds	r0, #1
 8001b3e:	d021      	beq.n	8001b84 <_printf_common+0xb4>
 8001b40:	6823      	ldr	r3, [r4, #0]
 8001b42:	68e5      	ldr	r5, [r4, #12]
 8001b44:	f003 0306 	and.w	r3, r3, #6
 8001b48:	2b04      	cmp	r3, #4
 8001b4a:	bf18      	it	ne
 8001b4c:	2500      	movne	r5, #0
 8001b4e:	f8d9 2000 	ldr.w	r2, [r9]
 8001b52:	f04f 0900 	mov.w	r9, #0
 8001b56:	bf08      	it	eq
 8001b58:	1aad      	subeq	r5, r5, r2
 8001b5a:	68a3      	ldr	r3, [r4, #8]
 8001b5c:	6922      	ldr	r2, [r4, #16]
 8001b5e:	bf08      	it	eq
 8001b60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b64:	4293      	cmp	r3, r2
 8001b66:	bfc4      	itt	gt
 8001b68:	1a9b      	subgt	r3, r3, r2
 8001b6a:	18ed      	addgt	r5, r5, r3
 8001b6c:	341a      	adds	r4, #26
 8001b6e:	454d      	cmp	r5, r9
 8001b70:	d11a      	bne.n	8001ba8 <_printf_common+0xd8>
 8001b72:	2000      	movs	r0, #0
 8001b74:	e008      	b.n	8001b88 <_printf_common+0xb8>
 8001b76:	2301      	movs	r3, #1
 8001b78:	4652      	mov	r2, sl
 8001b7a:	4639      	mov	r1, r7
 8001b7c:	4630      	mov	r0, r6
 8001b7e:	47c0      	blx	r8
 8001b80:	3001      	adds	r0, #1
 8001b82:	d103      	bne.n	8001b8c <_printf_common+0xbc>
 8001b84:	f04f 30ff 	mov.w	r0, #4294967295
 8001b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b8c:	3501      	adds	r5, #1
 8001b8e:	e7c2      	b.n	8001b16 <_printf_common+0x46>
 8001b90:	2030      	movs	r0, #48	; 0x30
 8001b92:	18e1      	adds	r1, r4, r3
 8001b94:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b98:	1c5a      	adds	r2, r3, #1
 8001b9a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b9e:	4422      	add	r2, r4
 8001ba0:	3302      	adds	r3, #2
 8001ba2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001ba6:	e7c4      	b.n	8001b32 <_printf_common+0x62>
 8001ba8:	2301      	movs	r3, #1
 8001baa:	4622      	mov	r2, r4
 8001bac:	4639      	mov	r1, r7
 8001bae:	4630      	mov	r0, r6
 8001bb0:	47c0      	blx	r8
 8001bb2:	3001      	adds	r0, #1
 8001bb4:	d0e6      	beq.n	8001b84 <_printf_common+0xb4>
 8001bb6:	f109 0901 	add.w	r9, r9, #1
 8001bba:	e7d8      	b.n	8001b6e <_printf_common+0x9e>

08001bbc <_printf_i>:
 8001bbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bc0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001bc4:	460c      	mov	r4, r1
 8001bc6:	7e09      	ldrb	r1, [r1, #24]
 8001bc8:	b085      	sub	sp, #20
 8001bca:	296e      	cmp	r1, #110	; 0x6e
 8001bcc:	4617      	mov	r7, r2
 8001bce:	4606      	mov	r6, r0
 8001bd0:	4698      	mov	r8, r3
 8001bd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001bd4:	f000 80b3 	beq.w	8001d3e <_printf_i+0x182>
 8001bd8:	d822      	bhi.n	8001c20 <_printf_i+0x64>
 8001bda:	2963      	cmp	r1, #99	; 0x63
 8001bdc:	d036      	beq.n	8001c4c <_printf_i+0x90>
 8001bde:	d80a      	bhi.n	8001bf6 <_printf_i+0x3a>
 8001be0:	2900      	cmp	r1, #0
 8001be2:	f000 80b9 	beq.w	8001d58 <_printf_i+0x19c>
 8001be6:	2958      	cmp	r1, #88	; 0x58
 8001be8:	f000 8083 	beq.w	8001cf2 <_printf_i+0x136>
 8001bec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001bf0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001bf4:	e032      	b.n	8001c5c <_printf_i+0xa0>
 8001bf6:	2964      	cmp	r1, #100	; 0x64
 8001bf8:	d001      	beq.n	8001bfe <_printf_i+0x42>
 8001bfa:	2969      	cmp	r1, #105	; 0x69
 8001bfc:	d1f6      	bne.n	8001bec <_printf_i+0x30>
 8001bfe:	6820      	ldr	r0, [r4, #0]
 8001c00:	6813      	ldr	r3, [r2, #0]
 8001c02:	0605      	lsls	r5, r0, #24
 8001c04:	f103 0104 	add.w	r1, r3, #4
 8001c08:	d52a      	bpl.n	8001c60 <_printf_i+0xa4>
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6011      	str	r1, [r2, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	da03      	bge.n	8001c1a <_printf_i+0x5e>
 8001c12:	222d      	movs	r2, #45	; 0x2d
 8001c14:	425b      	negs	r3, r3
 8001c16:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001c1a:	486f      	ldr	r0, [pc, #444]	; (8001dd8 <_printf_i+0x21c>)
 8001c1c:	220a      	movs	r2, #10
 8001c1e:	e039      	b.n	8001c94 <_printf_i+0xd8>
 8001c20:	2973      	cmp	r1, #115	; 0x73
 8001c22:	f000 809d 	beq.w	8001d60 <_printf_i+0x1a4>
 8001c26:	d808      	bhi.n	8001c3a <_printf_i+0x7e>
 8001c28:	296f      	cmp	r1, #111	; 0x6f
 8001c2a:	d020      	beq.n	8001c6e <_printf_i+0xb2>
 8001c2c:	2970      	cmp	r1, #112	; 0x70
 8001c2e:	d1dd      	bne.n	8001bec <_printf_i+0x30>
 8001c30:	6823      	ldr	r3, [r4, #0]
 8001c32:	f043 0320 	orr.w	r3, r3, #32
 8001c36:	6023      	str	r3, [r4, #0]
 8001c38:	e003      	b.n	8001c42 <_printf_i+0x86>
 8001c3a:	2975      	cmp	r1, #117	; 0x75
 8001c3c:	d017      	beq.n	8001c6e <_printf_i+0xb2>
 8001c3e:	2978      	cmp	r1, #120	; 0x78
 8001c40:	d1d4      	bne.n	8001bec <_printf_i+0x30>
 8001c42:	2378      	movs	r3, #120	; 0x78
 8001c44:	4865      	ldr	r0, [pc, #404]	; (8001ddc <_printf_i+0x220>)
 8001c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001c4a:	e055      	b.n	8001cf8 <_printf_i+0x13c>
 8001c4c:	6813      	ldr	r3, [r2, #0]
 8001c4e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001c52:	1d19      	adds	r1, r3, #4
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6011      	str	r1, [r2, #0]
 8001c58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e08c      	b.n	8001d7a <_printf_i+0x1be>
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001c66:	6011      	str	r1, [r2, #0]
 8001c68:	bf18      	it	ne
 8001c6a:	b21b      	sxthne	r3, r3
 8001c6c:	e7cf      	b.n	8001c0e <_printf_i+0x52>
 8001c6e:	6813      	ldr	r3, [r2, #0]
 8001c70:	6825      	ldr	r5, [r4, #0]
 8001c72:	1d18      	adds	r0, r3, #4
 8001c74:	6010      	str	r0, [r2, #0]
 8001c76:	0628      	lsls	r0, r5, #24
 8001c78:	d501      	bpl.n	8001c7e <_printf_i+0xc2>
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	e002      	b.n	8001c84 <_printf_i+0xc8>
 8001c7e:	0668      	lsls	r0, r5, #25
 8001c80:	d5fb      	bpl.n	8001c7a <_printf_i+0xbe>
 8001c82:	881b      	ldrh	r3, [r3, #0]
 8001c84:	296f      	cmp	r1, #111	; 0x6f
 8001c86:	bf14      	ite	ne
 8001c88:	220a      	movne	r2, #10
 8001c8a:	2208      	moveq	r2, #8
 8001c8c:	4852      	ldr	r0, [pc, #328]	; (8001dd8 <_printf_i+0x21c>)
 8001c8e:	2100      	movs	r1, #0
 8001c90:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001c94:	6865      	ldr	r5, [r4, #4]
 8001c96:	2d00      	cmp	r5, #0
 8001c98:	60a5      	str	r5, [r4, #8]
 8001c9a:	f2c0 8095 	blt.w	8001dc8 <_printf_i+0x20c>
 8001c9e:	6821      	ldr	r1, [r4, #0]
 8001ca0:	f021 0104 	bic.w	r1, r1, #4
 8001ca4:	6021      	str	r1, [r4, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d13d      	bne.n	8001d26 <_printf_i+0x16a>
 8001caa:	2d00      	cmp	r5, #0
 8001cac:	f040 808e 	bne.w	8001dcc <_printf_i+0x210>
 8001cb0:	4665      	mov	r5, ip
 8001cb2:	2a08      	cmp	r2, #8
 8001cb4:	d10b      	bne.n	8001cce <_printf_i+0x112>
 8001cb6:	6823      	ldr	r3, [r4, #0]
 8001cb8:	07db      	lsls	r3, r3, #31
 8001cba:	d508      	bpl.n	8001cce <_printf_i+0x112>
 8001cbc:	6923      	ldr	r3, [r4, #16]
 8001cbe:	6862      	ldr	r2, [r4, #4]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	bfde      	ittt	le
 8001cc4:	2330      	movle	r3, #48	; 0x30
 8001cc6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001cca:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001cce:	ebac 0305 	sub.w	r3, ip, r5
 8001cd2:	6123      	str	r3, [r4, #16]
 8001cd4:	f8cd 8000 	str.w	r8, [sp]
 8001cd8:	463b      	mov	r3, r7
 8001cda:	aa03      	add	r2, sp, #12
 8001cdc:	4621      	mov	r1, r4
 8001cde:	4630      	mov	r0, r6
 8001ce0:	f7ff fef6 	bl	8001ad0 <_printf_common>
 8001ce4:	3001      	adds	r0, #1
 8001ce6:	d14d      	bne.n	8001d84 <_printf_i+0x1c8>
 8001ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cec:	b005      	add	sp, #20
 8001cee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cf2:	4839      	ldr	r0, [pc, #228]	; (8001dd8 <_printf_i+0x21c>)
 8001cf4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001cf8:	6813      	ldr	r3, [r2, #0]
 8001cfa:	6821      	ldr	r1, [r4, #0]
 8001cfc:	1d1d      	adds	r5, r3, #4
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	6015      	str	r5, [r2, #0]
 8001d02:	060a      	lsls	r2, r1, #24
 8001d04:	d50b      	bpl.n	8001d1e <_printf_i+0x162>
 8001d06:	07ca      	lsls	r2, r1, #31
 8001d08:	bf44      	itt	mi
 8001d0a:	f041 0120 	orrmi.w	r1, r1, #32
 8001d0e:	6021      	strmi	r1, [r4, #0]
 8001d10:	b91b      	cbnz	r3, 8001d1a <_printf_i+0x15e>
 8001d12:	6822      	ldr	r2, [r4, #0]
 8001d14:	f022 0220 	bic.w	r2, r2, #32
 8001d18:	6022      	str	r2, [r4, #0]
 8001d1a:	2210      	movs	r2, #16
 8001d1c:	e7b7      	b.n	8001c8e <_printf_i+0xd2>
 8001d1e:	064d      	lsls	r5, r1, #25
 8001d20:	bf48      	it	mi
 8001d22:	b29b      	uxthmi	r3, r3
 8001d24:	e7ef      	b.n	8001d06 <_printf_i+0x14a>
 8001d26:	4665      	mov	r5, ip
 8001d28:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d2c:	fb02 3311 	mls	r3, r2, r1, r3
 8001d30:	5cc3      	ldrb	r3, [r0, r3]
 8001d32:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001d36:	460b      	mov	r3, r1
 8001d38:	2900      	cmp	r1, #0
 8001d3a:	d1f5      	bne.n	8001d28 <_printf_i+0x16c>
 8001d3c:	e7b9      	b.n	8001cb2 <_printf_i+0xf6>
 8001d3e:	6813      	ldr	r3, [r2, #0]
 8001d40:	6825      	ldr	r5, [r4, #0]
 8001d42:	1d18      	adds	r0, r3, #4
 8001d44:	6961      	ldr	r1, [r4, #20]
 8001d46:	6010      	str	r0, [r2, #0]
 8001d48:	0628      	lsls	r0, r5, #24
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	d501      	bpl.n	8001d52 <_printf_i+0x196>
 8001d4e:	6019      	str	r1, [r3, #0]
 8001d50:	e002      	b.n	8001d58 <_printf_i+0x19c>
 8001d52:	066a      	lsls	r2, r5, #25
 8001d54:	d5fb      	bpl.n	8001d4e <_printf_i+0x192>
 8001d56:	8019      	strh	r1, [r3, #0]
 8001d58:	2300      	movs	r3, #0
 8001d5a:	4665      	mov	r5, ip
 8001d5c:	6123      	str	r3, [r4, #16]
 8001d5e:	e7b9      	b.n	8001cd4 <_printf_i+0x118>
 8001d60:	6813      	ldr	r3, [r2, #0]
 8001d62:	1d19      	adds	r1, r3, #4
 8001d64:	6011      	str	r1, [r2, #0]
 8001d66:	681d      	ldr	r5, [r3, #0]
 8001d68:	6862      	ldr	r2, [r4, #4]
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	4628      	mov	r0, r5
 8001d6e:	f000 f837 	bl	8001de0 <memchr>
 8001d72:	b108      	cbz	r0, 8001d78 <_printf_i+0x1bc>
 8001d74:	1b40      	subs	r0, r0, r5
 8001d76:	6060      	str	r0, [r4, #4]
 8001d78:	6863      	ldr	r3, [r4, #4]
 8001d7a:	6123      	str	r3, [r4, #16]
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d82:	e7a7      	b.n	8001cd4 <_printf_i+0x118>
 8001d84:	6923      	ldr	r3, [r4, #16]
 8001d86:	462a      	mov	r2, r5
 8001d88:	4639      	mov	r1, r7
 8001d8a:	4630      	mov	r0, r6
 8001d8c:	47c0      	blx	r8
 8001d8e:	3001      	adds	r0, #1
 8001d90:	d0aa      	beq.n	8001ce8 <_printf_i+0x12c>
 8001d92:	6823      	ldr	r3, [r4, #0]
 8001d94:	079b      	lsls	r3, r3, #30
 8001d96:	d413      	bmi.n	8001dc0 <_printf_i+0x204>
 8001d98:	68e0      	ldr	r0, [r4, #12]
 8001d9a:	9b03      	ldr	r3, [sp, #12]
 8001d9c:	4298      	cmp	r0, r3
 8001d9e:	bfb8      	it	lt
 8001da0:	4618      	movlt	r0, r3
 8001da2:	e7a3      	b.n	8001cec <_printf_i+0x130>
 8001da4:	2301      	movs	r3, #1
 8001da6:	464a      	mov	r2, r9
 8001da8:	4639      	mov	r1, r7
 8001daa:	4630      	mov	r0, r6
 8001dac:	47c0      	blx	r8
 8001dae:	3001      	adds	r0, #1
 8001db0:	d09a      	beq.n	8001ce8 <_printf_i+0x12c>
 8001db2:	3501      	adds	r5, #1
 8001db4:	68e3      	ldr	r3, [r4, #12]
 8001db6:	9a03      	ldr	r2, [sp, #12]
 8001db8:	1a9b      	subs	r3, r3, r2
 8001dba:	42ab      	cmp	r3, r5
 8001dbc:	dcf2      	bgt.n	8001da4 <_printf_i+0x1e8>
 8001dbe:	e7eb      	b.n	8001d98 <_printf_i+0x1dc>
 8001dc0:	2500      	movs	r5, #0
 8001dc2:	f104 0919 	add.w	r9, r4, #25
 8001dc6:	e7f5      	b.n	8001db4 <_printf_i+0x1f8>
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1ac      	bne.n	8001d26 <_printf_i+0x16a>
 8001dcc:	7803      	ldrb	r3, [r0, #0]
 8001dce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001dd2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001dd6:	e76c      	b.n	8001cb2 <_printf_i+0xf6>
 8001dd8:	080020c5 	.word	0x080020c5
 8001ddc:	080020d6 	.word	0x080020d6

08001de0 <memchr>:
 8001de0:	b510      	push	{r4, lr}
 8001de2:	b2c9      	uxtb	r1, r1
 8001de4:	4402      	add	r2, r0
 8001de6:	4290      	cmp	r0, r2
 8001de8:	4603      	mov	r3, r0
 8001dea:	d101      	bne.n	8001df0 <memchr+0x10>
 8001dec:	2300      	movs	r3, #0
 8001dee:	e003      	b.n	8001df8 <memchr+0x18>
 8001df0:	781c      	ldrb	r4, [r3, #0]
 8001df2:	3001      	adds	r0, #1
 8001df4:	428c      	cmp	r4, r1
 8001df6:	d1f6      	bne.n	8001de6 <memchr+0x6>
 8001df8:	4618      	mov	r0, r3
 8001dfa:	bd10      	pop	{r4, pc}

08001dfc <memcpy>:
 8001dfc:	b510      	push	{r4, lr}
 8001dfe:	1e43      	subs	r3, r0, #1
 8001e00:	440a      	add	r2, r1
 8001e02:	4291      	cmp	r1, r2
 8001e04:	d100      	bne.n	8001e08 <memcpy+0xc>
 8001e06:	bd10      	pop	{r4, pc}
 8001e08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001e0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001e10:	e7f7      	b.n	8001e02 <memcpy+0x6>

08001e12 <memmove>:
 8001e12:	4288      	cmp	r0, r1
 8001e14:	b510      	push	{r4, lr}
 8001e16:	eb01 0302 	add.w	r3, r1, r2
 8001e1a:	d807      	bhi.n	8001e2c <memmove+0x1a>
 8001e1c:	1e42      	subs	r2, r0, #1
 8001e1e:	4299      	cmp	r1, r3
 8001e20:	d00a      	beq.n	8001e38 <memmove+0x26>
 8001e22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001e26:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001e2a:	e7f8      	b.n	8001e1e <memmove+0xc>
 8001e2c:	4283      	cmp	r3, r0
 8001e2e:	d9f5      	bls.n	8001e1c <memmove+0xa>
 8001e30:	1881      	adds	r1, r0, r2
 8001e32:	1ad2      	subs	r2, r2, r3
 8001e34:	42d3      	cmn	r3, r2
 8001e36:	d100      	bne.n	8001e3a <memmove+0x28>
 8001e38:	bd10      	pop	{r4, pc}
 8001e3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001e3e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001e42:	e7f7      	b.n	8001e34 <memmove+0x22>

08001e44 <_free_r>:
 8001e44:	b538      	push	{r3, r4, r5, lr}
 8001e46:	4605      	mov	r5, r0
 8001e48:	2900      	cmp	r1, #0
 8001e4a:	d043      	beq.n	8001ed4 <_free_r+0x90>
 8001e4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e50:	1f0c      	subs	r4, r1, #4
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	bfb8      	it	lt
 8001e56:	18e4      	addlt	r4, r4, r3
 8001e58:	f000 f8d0 	bl	8001ffc <__malloc_lock>
 8001e5c:	4a1e      	ldr	r2, [pc, #120]	; (8001ed8 <_free_r+0x94>)
 8001e5e:	6813      	ldr	r3, [r2, #0]
 8001e60:	4610      	mov	r0, r2
 8001e62:	b933      	cbnz	r3, 8001e72 <_free_r+0x2e>
 8001e64:	6063      	str	r3, [r4, #4]
 8001e66:	6014      	str	r4, [r2, #0]
 8001e68:	4628      	mov	r0, r5
 8001e6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e6e:	f000 b8c6 	b.w	8001ffe <__malloc_unlock>
 8001e72:	42a3      	cmp	r3, r4
 8001e74:	d90b      	bls.n	8001e8e <_free_r+0x4a>
 8001e76:	6821      	ldr	r1, [r4, #0]
 8001e78:	1862      	adds	r2, r4, r1
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	bf01      	itttt	eq
 8001e7e:	681a      	ldreq	r2, [r3, #0]
 8001e80:	685b      	ldreq	r3, [r3, #4]
 8001e82:	1852      	addeq	r2, r2, r1
 8001e84:	6022      	streq	r2, [r4, #0]
 8001e86:	6063      	str	r3, [r4, #4]
 8001e88:	6004      	str	r4, [r0, #0]
 8001e8a:	e7ed      	b.n	8001e68 <_free_r+0x24>
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	685a      	ldr	r2, [r3, #4]
 8001e90:	b10a      	cbz	r2, 8001e96 <_free_r+0x52>
 8001e92:	42a2      	cmp	r2, r4
 8001e94:	d9fa      	bls.n	8001e8c <_free_r+0x48>
 8001e96:	6819      	ldr	r1, [r3, #0]
 8001e98:	1858      	adds	r0, r3, r1
 8001e9a:	42a0      	cmp	r0, r4
 8001e9c:	d10b      	bne.n	8001eb6 <_free_r+0x72>
 8001e9e:	6820      	ldr	r0, [r4, #0]
 8001ea0:	4401      	add	r1, r0
 8001ea2:	1858      	adds	r0, r3, r1
 8001ea4:	4282      	cmp	r2, r0
 8001ea6:	6019      	str	r1, [r3, #0]
 8001ea8:	d1de      	bne.n	8001e68 <_free_r+0x24>
 8001eaa:	6810      	ldr	r0, [r2, #0]
 8001eac:	6852      	ldr	r2, [r2, #4]
 8001eae:	4401      	add	r1, r0
 8001eb0:	6019      	str	r1, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	e7d8      	b.n	8001e68 <_free_r+0x24>
 8001eb6:	d902      	bls.n	8001ebe <_free_r+0x7a>
 8001eb8:	230c      	movs	r3, #12
 8001eba:	602b      	str	r3, [r5, #0]
 8001ebc:	e7d4      	b.n	8001e68 <_free_r+0x24>
 8001ebe:	6820      	ldr	r0, [r4, #0]
 8001ec0:	1821      	adds	r1, r4, r0
 8001ec2:	428a      	cmp	r2, r1
 8001ec4:	bf01      	itttt	eq
 8001ec6:	6811      	ldreq	r1, [r2, #0]
 8001ec8:	6852      	ldreq	r2, [r2, #4]
 8001eca:	1809      	addeq	r1, r1, r0
 8001ecc:	6021      	streq	r1, [r4, #0]
 8001ece:	6062      	str	r2, [r4, #4]
 8001ed0:	605c      	str	r4, [r3, #4]
 8001ed2:	e7c9      	b.n	8001e68 <_free_r+0x24>
 8001ed4:	bd38      	pop	{r3, r4, r5, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000094 	.word	0x20000094

08001edc <_malloc_r>:
 8001edc:	b570      	push	{r4, r5, r6, lr}
 8001ede:	1ccd      	adds	r5, r1, #3
 8001ee0:	f025 0503 	bic.w	r5, r5, #3
 8001ee4:	3508      	adds	r5, #8
 8001ee6:	2d0c      	cmp	r5, #12
 8001ee8:	bf38      	it	cc
 8001eea:	250c      	movcc	r5, #12
 8001eec:	2d00      	cmp	r5, #0
 8001eee:	4606      	mov	r6, r0
 8001ef0:	db01      	blt.n	8001ef6 <_malloc_r+0x1a>
 8001ef2:	42a9      	cmp	r1, r5
 8001ef4:	d903      	bls.n	8001efe <_malloc_r+0x22>
 8001ef6:	230c      	movs	r3, #12
 8001ef8:	6033      	str	r3, [r6, #0]
 8001efa:	2000      	movs	r0, #0
 8001efc:	bd70      	pop	{r4, r5, r6, pc}
 8001efe:	f000 f87d 	bl	8001ffc <__malloc_lock>
 8001f02:	4a21      	ldr	r2, [pc, #132]	; (8001f88 <_malloc_r+0xac>)
 8001f04:	6814      	ldr	r4, [r2, #0]
 8001f06:	4621      	mov	r1, r4
 8001f08:	b991      	cbnz	r1, 8001f30 <_malloc_r+0x54>
 8001f0a:	4c20      	ldr	r4, [pc, #128]	; (8001f8c <_malloc_r+0xb0>)
 8001f0c:	6823      	ldr	r3, [r4, #0]
 8001f0e:	b91b      	cbnz	r3, 8001f18 <_malloc_r+0x3c>
 8001f10:	4630      	mov	r0, r6
 8001f12:	f000 f863 	bl	8001fdc <_sbrk_r>
 8001f16:	6020      	str	r0, [r4, #0]
 8001f18:	4629      	mov	r1, r5
 8001f1a:	4630      	mov	r0, r6
 8001f1c:	f000 f85e 	bl	8001fdc <_sbrk_r>
 8001f20:	1c43      	adds	r3, r0, #1
 8001f22:	d124      	bne.n	8001f6e <_malloc_r+0x92>
 8001f24:	230c      	movs	r3, #12
 8001f26:	4630      	mov	r0, r6
 8001f28:	6033      	str	r3, [r6, #0]
 8001f2a:	f000 f868 	bl	8001ffe <__malloc_unlock>
 8001f2e:	e7e4      	b.n	8001efa <_malloc_r+0x1e>
 8001f30:	680b      	ldr	r3, [r1, #0]
 8001f32:	1b5b      	subs	r3, r3, r5
 8001f34:	d418      	bmi.n	8001f68 <_malloc_r+0x8c>
 8001f36:	2b0b      	cmp	r3, #11
 8001f38:	d90f      	bls.n	8001f5a <_malloc_r+0x7e>
 8001f3a:	600b      	str	r3, [r1, #0]
 8001f3c:	18cc      	adds	r4, r1, r3
 8001f3e:	50cd      	str	r5, [r1, r3]
 8001f40:	4630      	mov	r0, r6
 8001f42:	f000 f85c 	bl	8001ffe <__malloc_unlock>
 8001f46:	f104 000b 	add.w	r0, r4, #11
 8001f4a:	1d23      	adds	r3, r4, #4
 8001f4c:	f020 0007 	bic.w	r0, r0, #7
 8001f50:	1ac3      	subs	r3, r0, r3
 8001f52:	d0d3      	beq.n	8001efc <_malloc_r+0x20>
 8001f54:	425a      	negs	r2, r3
 8001f56:	50e2      	str	r2, [r4, r3]
 8001f58:	e7d0      	b.n	8001efc <_malloc_r+0x20>
 8001f5a:	684b      	ldr	r3, [r1, #4]
 8001f5c:	428c      	cmp	r4, r1
 8001f5e:	bf16      	itet	ne
 8001f60:	6063      	strne	r3, [r4, #4]
 8001f62:	6013      	streq	r3, [r2, #0]
 8001f64:	460c      	movne	r4, r1
 8001f66:	e7eb      	b.n	8001f40 <_malloc_r+0x64>
 8001f68:	460c      	mov	r4, r1
 8001f6a:	6849      	ldr	r1, [r1, #4]
 8001f6c:	e7cc      	b.n	8001f08 <_malloc_r+0x2c>
 8001f6e:	1cc4      	adds	r4, r0, #3
 8001f70:	f024 0403 	bic.w	r4, r4, #3
 8001f74:	42a0      	cmp	r0, r4
 8001f76:	d005      	beq.n	8001f84 <_malloc_r+0xa8>
 8001f78:	1a21      	subs	r1, r4, r0
 8001f7a:	4630      	mov	r0, r6
 8001f7c:	f000 f82e 	bl	8001fdc <_sbrk_r>
 8001f80:	3001      	adds	r0, #1
 8001f82:	d0cf      	beq.n	8001f24 <_malloc_r+0x48>
 8001f84:	6025      	str	r5, [r4, #0]
 8001f86:	e7db      	b.n	8001f40 <_malloc_r+0x64>
 8001f88:	20000094 	.word	0x20000094
 8001f8c:	20000098 	.word	0x20000098

08001f90 <_realloc_r>:
 8001f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f92:	4607      	mov	r7, r0
 8001f94:	4614      	mov	r4, r2
 8001f96:	460e      	mov	r6, r1
 8001f98:	b921      	cbnz	r1, 8001fa4 <_realloc_r+0x14>
 8001f9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001f9e:	4611      	mov	r1, r2
 8001fa0:	f7ff bf9c 	b.w	8001edc <_malloc_r>
 8001fa4:	b922      	cbnz	r2, 8001fb0 <_realloc_r+0x20>
 8001fa6:	f7ff ff4d 	bl	8001e44 <_free_r>
 8001faa:	4625      	mov	r5, r4
 8001fac:	4628      	mov	r0, r5
 8001fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fb0:	f000 f826 	bl	8002000 <_malloc_usable_size_r>
 8001fb4:	42a0      	cmp	r0, r4
 8001fb6:	d20f      	bcs.n	8001fd8 <_realloc_r+0x48>
 8001fb8:	4621      	mov	r1, r4
 8001fba:	4638      	mov	r0, r7
 8001fbc:	f7ff ff8e 	bl	8001edc <_malloc_r>
 8001fc0:	4605      	mov	r5, r0
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	d0f2      	beq.n	8001fac <_realloc_r+0x1c>
 8001fc6:	4631      	mov	r1, r6
 8001fc8:	4622      	mov	r2, r4
 8001fca:	f7ff ff17 	bl	8001dfc <memcpy>
 8001fce:	4631      	mov	r1, r6
 8001fd0:	4638      	mov	r0, r7
 8001fd2:	f7ff ff37 	bl	8001e44 <_free_r>
 8001fd6:	e7e9      	b.n	8001fac <_realloc_r+0x1c>
 8001fd8:	4635      	mov	r5, r6
 8001fda:	e7e7      	b.n	8001fac <_realloc_r+0x1c>

08001fdc <_sbrk_r>:
 8001fdc:	b538      	push	{r3, r4, r5, lr}
 8001fde:	2300      	movs	r3, #0
 8001fe0:	4c05      	ldr	r4, [pc, #20]	; (8001ff8 <_sbrk_r+0x1c>)
 8001fe2:	4605      	mov	r5, r0
 8001fe4:	4608      	mov	r0, r1
 8001fe6:	6023      	str	r3, [r4, #0]
 8001fe8:	f7fe fa38 	bl	800045c <_sbrk>
 8001fec:	1c43      	adds	r3, r0, #1
 8001fee:	d102      	bne.n	8001ff6 <_sbrk_r+0x1a>
 8001ff0:	6823      	ldr	r3, [r4, #0]
 8001ff2:	b103      	cbz	r3, 8001ff6 <_sbrk_r+0x1a>
 8001ff4:	602b      	str	r3, [r5, #0]
 8001ff6:	bd38      	pop	{r3, r4, r5, pc}
 8001ff8:	200000e0 	.word	0x200000e0

08001ffc <__malloc_lock>:
 8001ffc:	4770      	bx	lr

08001ffe <__malloc_unlock>:
 8001ffe:	4770      	bx	lr

08002000 <_malloc_usable_size_r>:
 8002000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002004:	1f18      	subs	r0, r3, #4
 8002006:	2b00      	cmp	r3, #0
 8002008:	bfbc      	itt	lt
 800200a:	580b      	ldrlt	r3, [r1, r0]
 800200c:	18c0      	addlt	r0, r0, r3
 800200e:	4770      	bx	lr

08002010 <_init>:
 8002010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002012:	bf00      	nop
 8002014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002016:	bc08      	pop	{r3}
 8002018:	469e      	mov	lr, r3
 800201a:	4770      	bx	lr

0800201c <_fini>:
 800201c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800201e:	bf00      	nop
 8002020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002022:	bc08      	pop	{r3}
 8002024:	469e      	mov	lr, r3
 8002026:	4770      	bx	lr
