--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/vmware-shared/sandbox/ece453/l3/iseconfig/filter.filter -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml ece453_top_level.twx ece453_top_level.ncd -o
ece453_top_level.twr ece453_top_level.pcf

Design file:              ece453_top_level.ncd
Physical constraint file: ece453_top_level.pcf
Device,package,speed:     xc3s1500,fg676,-4 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FPGA_CLK1
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
MZB_A<0>      |    1.661(R)|   -0.503(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<1>      |    2.040(R)|   -0.802(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<2>      |    1.898(R)|   -0.716(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<3>      |    1.629(R)|   -0.503(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<4>      |    2.111(R)|   -0.897(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<5>      |    0.719(R)|    0.254(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<6>      |    0.025(R)|    0.810(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<7>      |    0.420(R)|    0.486(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<8>      |    0.418(R)|    0.489(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<9>      |    0.753(R)|    0.206(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<10>     |    0.748(R)|    0.206(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<11>     |    0.455(R)|    0.432(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<12>     |    0.474(R)|    0.425(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<13>     |    0.876(R)|    0.082(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<14>     |    0.498(R)|    0.397(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<15>     |    0.974(R)|    0.001(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<16>     |    0.517(R)|    0.374(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<17>     |    0.459(R)|    0.428(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<18>     |    0.485(R)|    0.401(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<19>     |    0.136(R)|    0.679(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<20>     |    0.436(R)|    0.448(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<21>     |    0.404(R)|    0.492(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<22>     |    0.062(R)|    0.766(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<23>     |    0.746(R)|    0.223(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_AS   |    1.388(R)|   -0.298(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE0_B|    1.350(R)|   -0.290(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE1_B|    1.510(R)|   -0.439(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE2_B|    2.123(R)|   -0.925(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE3_B|    2.255(R)|   -1.003(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_RS5_B|    2.230(R)|   -0.973(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_WS5_B|    2.198(R)|   -0.956(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<0>      |    0.567(R)|    0.358(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>      |    0.712(R)|    0.254(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>      |    0.384(R)|    0.509(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>      |    0.716(R)|    0.249(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>      |    0.803(R)|    0.153(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>      |    0.434(R)|    0.472(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>      |    0.867(R)|    0.081(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>      |    0.856(R)|    0.098(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>      |    0.939(R)|    0.052(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>      |    1.411(R)|   -0.333(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>     |    0.914(R)|    0.084(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>     |    1.087(R)|   -0.049(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>     |    1.093(R)|   -0.051(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>     |    0.765(R)|    0.193(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>     |    0.757(R)|    0.229(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>     |    0.811(R)|    0.147(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>     |    1.698(R)|   -0.560(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>     |    1.084(R)|   -0.062(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>     |    1.568(R)|   -0.438(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>     |    1.215(R)|   -0.158(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>     |    1.486(R)|   -0.381(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>     |    1.525(R)|   -0.406(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>     |    1.806(R)|   -0.642(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>     |    1.794(R)|   -0.650(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>     |    0.964(R)|    0.018(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>     |    1.503(R)|   -0.438(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>     |    1.825(R)|   -0.698(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>     |    0.983(R)|   -0.008(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>     |    0.947(R)|    0.029(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>     |    1.254(R)|   -0.200(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>     |    1.398(R)|   -0.319(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>     |    1.407(R)|   -0.318(R)|FPGA_CLK1_BUFGP   |   0.000|
--------------+------------+------------+------------------+--------+

Clock FPGA_CLK1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MZB_D<0>    |   13.083(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>    |   12.877(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>    |   13.425(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>    |   12.864(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>    |   12.420(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>    |   13.226(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>    |   13.151(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>    |   13.534(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>    |   13.178(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>    |   14.227(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>   |   13.540(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>   |   13.900(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>   |   13.901(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>   |   14.279(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>   |   14.280(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>   |   14.630(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>   |   13.055(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>   |   12.877(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>   |   13.055(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>   |   13.084(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>   |   13.083(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>   |   12.865(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>   |   12.394(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>   |   12.781(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>   |   13.567(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>   |   12.425(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>   |   13.152(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>   |   12.917(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>   |   12.918(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>   |   13.900(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>   |   13.881(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>   |   14.279(R)|FPGA_CLK1_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock FPGA_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA_CLK1      |   18.000|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
MZB_A<0>       |ACC_PORT_PIN<17>|    9.684|
MZB_A<1>       |ACC_PORT_PIN<18>|   10.688|
MZB_A<2>       |ACC_PORT_PIN<19>|   10.915|
MZB_CPLD_BE0_B |ACC_PORT_PIN<12>|   12.986|
MZB_CPLD_BE1_B |ACC_PORT_PIN<13>|   12.842|
MZB_CPLD_BE2_B |ACC_PORT_PIN<14>|   14.787|
MZB_CPLD_BE3_B |ACC_PORT_PIN<15>|   13.788|
MZB_CPLD_CLK0  |ACC_PORT_PIN<9> |    9.934|
MZB_CPLD_RS5_B |ACC_PORT_PIN<10>|    9.334|
MZB_CPLD_WS5_B |ACC_PORT_PIN<11>|    9.783|
MZB_D<0>       |ACC_PORT_PIN<20>|   12.121|
MZB_D<8>       |ACC_PORT_PIN<21>|   10.679|
MZB_D<16>      |ACC_PORT_PIN<22>|    9.847|
MZB_D<24>      |ACC_PORT_PIN<23>|   10.504|
---------------+----------------+---------+


Analysis completed Thu Feb 09 18:04:37 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



