"use strict";(self.webpackChunkwener_website=self.webpackChunkwener_website||[]).push([["441038"],{485431:function(e,r,n){n.r(r),n.d(r,{frontMatter:()=>a,toc:()=>c,default:()=>h,metadata:()=>t,assets:()=>l,contentTitle:()=>d});var t=JSON.parse('{"id":"hardware/arch","title":"Computer Architecture & Standards","description":"Notes on computer hardware architecture, component hierarchies, and industry standards for processors and memory.","source":"@site/../notes/hardware/arch.md","sourceDirName":"hardware","slug":"/hardware/arch","permalink":"/notes/hardware/arch","draft":false,"unlisted":false,"editUrl":"https://github.com/wenerme/wener/edit/master/notes/../notes/hardware/arch.md","tags":[{"inline":true,"label":"Hardware","permalink":"/notes/tags/hardware"},{"inline":true,"label":"Architecture","permalink":"/notes/tags/architecture"},{"inline":true,"label":"CPU","permalink":"/notes/tags/cpu"},{"inline":true,"label":"RAM","permalink":"/notes/tags/ram"},{"inline":true,"label":"Standards","permalink":"/notes/tags/standards"}],"version":"current","lastUpdatedBy":"wener","lastUpdatedAt":1767451770000,"frontMatter":{"title":"Computer Architecture & Standards","tags":["Hardware","Architecture","CPU","RAM","Standards"]},"sidebar":"docs","previous":{"title":"AMD","permalink":"/notes/hardware/amd"},"next":{"title":"ARM","permalink":"/notes/hardware/arm"}}'),s=n(486106),i=n(917776);let a={title:"Computer Architecture & Standards",tags:["Hardware","Architecture","CPU","RAM","Standards"]},d="Computer Architecture & Standards",l={},c=[{value:"CPU Architectures",id:"cpu-architectures",level:2},{value:"Memory Standards (RAM)",id:"memory-standards-ram",level:2},{value:"System Hierarchy",id:"system-hierarchy",level:2},{value:"Resources",id:"resources",level:2}];function o(e){let r={a:"a",h1:"h1",h2:"h2",header:"header",li:"li",ol:"ol",p:"p",strong:"strong",ul:"ul",...(0,i.R)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(r.header,{children:(0,s.jsx)(r.h1,{id:"computer-architecture--standards",children:"Computer Architecture & Standards"})}),"\n",(0,s.jsx)(r.p,{children:"Notes on computer hardware architecture, component hierarchies, and industry standards for processors and memory."}),"\n",(0,s.jsx)(r.h2,{id:"cpu-architectures",children:"CPU Architectures"}),"\n",(0,s.jsx)(r.p,{children:"Modern computing is dominated by a few key Instruction Set Architectures (ISA):"}),"\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"x86 / x86_64"}),": Dominant in desktops, laptops, and servers (Intel, AMD)."]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"ARM (Advanced RISC Machines)"}),": Dominant in mobile devices and increasingly servers/desktops (Apple Silicon, AWS Graviton).\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsx)(r.li,{children:"Architectures: ARMv7, ARMv8-A (64-bit), ARMv9."}),"\n"]}),"\n"]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"RISC-V"}),": Open-standard ISA growing in embedded and specialized sectors."]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"MIPS / POWER"}),": Legacy architectures still used in networking and enterprise."]}),"\n"]}),"\n",(0,s.jsx)(r.h2,{id:"memory-standards-ram",children:"Memory Standards (RAM)"}),"\n",(0,s.jsx)(r.p,{children:"Evolution of Dual In-line Memory Modules (DIMM) and Small Outline DIMM (SO-DIMM):"}),"\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"DDR3"}),": Mainstream approx. 2007-2015.\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsx)(r.li,{children:"Standard DIMM capacity usually up to 8GB or 16GB per module."}),"\n"]}),"\n"]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"DDR4"}),": Released Q2 2014. Increased speed and lower voltage.\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsx)(r.li,{children:"Standard module capacities up to 32GB/64GB, server modules (LRDIMM) up to 128GB+."}),"\n"]}),"\n"]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"DDR5"}),": Released approx. 2020. Higher density and performance.\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsx)(r.li,{children:"Modules starting at 16GB, theoretical capacity up to 128GB per standard DIMM."}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,s.jsx)(r.h2,{id:"system-hierarchy",children:"System Hierarchy"}),"\n",(0,s.jsxs)(r.ol,{children:["\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"CPU"})," (ALU, Registers, Cache L1/L2/L3)"]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"Main Memory"})," (RAM)"]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"Storage"})," (SSD, HDD, NVMe)"]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"I/O Interfaces"})," (PCIe, USB, SATA, Ethernet)"]}),"\n"]}),"\n",(0,s.jsx)(r.h2,{id:"resources",children:"Resources"}),"\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsx)(r.li,{children:(0,s.jsx)(r.a,{href:"https://en.wikipedia.org/wiki/Computer_architecture",children:"Computer Architecture (Wikipedia)"})}),"\n",(0,s.jsx)(r.li,{children:(0,s.jsx)(r.a,{href:"https://en.wikipedia.org/wiki/DDR4_SDRAM",children:"DDR4 SDRAM (Wikipedia)"})}),"\n"]})]})}function h(e={}){let{wrapper:r}={...(0,i.R)(),...e.components};return r?(0,s.jsx)(r,{...e,children:(0,s.jsx)(o,{...e})}):o(e)}},917776:function(e,r,n){n.d(r,{R:()=>a,x:()=>d});var t=n(7378);let s={},i=t.createContext(s);function a(e){let r=t.useContext(i);return t.useMemo(function(){return"function"==typeof e?e(r):{...r,...e}},[r,e])}function d(e){let r;return r=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:a(e.components),t.createElement(i.Provider,{value:r},e.children)}}}]);