Compiling (synthesis checkpoint) kernel/IP: vitis_design_clk_wizard_0_0
Log file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/runme.log
