-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tancalc_calculation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ref_local_0_V_read : IN STD_LOGIC_VECTOR (1023 downto 0);
    ref_local_1_V_read : IN STD_LOGIC_VECTOR (1023 downto 0);
    ref_local_2_V_read : IN STD_LOGIC_VECTOR (1023 downto 0);
    ref_local_3_V_read : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_0_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_0_V_empty_n : IN STD_LOGIC;
    cmpr_local_0_V_read : OUT STD_LOGIC;
    cmpr_local_1_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_1_V_empty_n : IN STD_LOGIC;
    cmpr_local_1_V_read : OUT STD_LOGIC;
    cmpr_local_2_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_2_V_empty_n : IN STD_LOGIC;
    cmpr_local_2_V_read : OUT STD_LOGIC;
    cmpr_local_3_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_3_V_empty_n : IN STD_LOGIC;
    cmpr_local_3_V_read : OUT STD_LOGIC;
    cmpr_local_4_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_4_V_empty_n : IN STD_LOGIC;
    cmpr_local_4_V_read : OUT STD_LOGIC;
    cmpr_local_5_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_5_V_empty_n : IN STD_LOGIC;
    cmpr_local_5_V_read : OUT STD_LOGIC;
    cmpr_local_6_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_6_V_empty_n : IN STD_LOGIC;
    cmpr_local_6_V_read : OUT STD_LOGIC;
    cmpr_local_7_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_7_V_empty_n : IN STD_LOGIC;
    cmpr_local_7_V_read : OUT STD_LOGIC;
    cmpr_local_8_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_8_V_empty_n : IN STD_LOGIC;
    cmpr_local_8_V_read : OUT STD_LOGIC;
    cmpr_local_9_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_9_V_empty_n : IN STD_LOGIC;
    cmpr_local_9_V_read : OUT STD_LOGIC;
    cmpr_local_10_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_10_V_empty_n : IN STD_LOGIC;
    cmpr_local_10_V_read : OUT STD_LOGIC;
    cmpr_local_11_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_11_V_empty_n : IN STD_LOGIC;
    cmpr_local_11_V_read : OUT STD_LOGIC;
    cmpr_local_12_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_12_V_empty_n : IN STD_LOGIC;
    cmpr_local_12_V_read : OUT STD_LOGIC;
    cmpr_local_13_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_13_V_empty_n : IN STD_LOGIC;
    cmpr_local_13_V_read : OUT STD_LOGIC;
    cmpr_local_14_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_14_V_empty_n : IN STD_LOGIC;
    cmpr_local_14_V_read : OUT STD_LOGIC;
    cmpr_local_15_V_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_15_V_empty_n : IN STD_LOGIC;
    cmpr_local_15_V_read : OUT STD_LOGIC;
    refpop_local_0_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    refpop_local_1_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    refpop_local_2_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    refpop_local_3_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_0_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_0_V_empty_n : IN STD_LOGIC;
    cmprpop_local_0_V_read : OUT STD_LOGIC;
    cmprpop_local_1_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_1_V_empty_n : IN STD_LOGIC;
    cmprpop_local_1_V_read : OUT STD_LOGIC;
    cmprpop_local_2_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_2_V_empty_n : IN STD_LOGIC;
    cmprpop_local_2_V_read : OUT STD_LOGIC;
    cmprpop_local_3_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_3_V_empty_n : IN STD_LOGIC;
    cmprpop_local_3_V_read : OUT STD_LOGIC;
    cmprpop_local_4_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_4_V_empty_n : IN STD_LOGIC;
    cmprpop_local_4_V_read : OUT STD_LOGIC;
    cmprpop_local_5_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_5_V_empty_n : IN STD_LOGIC;
    cmprpop_local_5_V_read : OUT STD_LOGIC;
    cmprpop_local_6_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_6_V_empty_n : IN STD_LOGIC;
    cmprpop_local_6_V_read : OUT STD_LOGIC;
    cmprpop_local_7_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_7_V_empty_n : IN STD_LOGIC;
    cmprpop_local_7_V_read : OUT STD_LOGIC;
    cmprpop_local_8_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_8_V_empty_n : IN STD_LOGIC;
    cmprpop_local_8_V_read : OUT STD_LOGIC;
    cmprpop_local_9_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_9_V_empty_n : IN STD_LOGIC;
    cmprpop_local_9_V_read : OUT STD_LOGIC;
    cmprpop_local_10_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_10_V_empty_n : IN STD_LOGIC;
    cmprpop_local_10_V_read : OUT STD_LOGIC;
    cmprpop_local_11_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_11_V_empty_n : IN STD_LOGIC;
    cmprpop_local_11_V_read : OUT STD_LOGIC;
    cmprpop_local_12_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_12_V_empty_n : IN STD_LOGIC;
    cmprpop_local_12_V_read : OUT STD_LOGIC;
    cmprpop_local_13_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_13_V_empty_n : IN STD_LOGIC;
    cmprpop_local_13_V_read : OUT STD_LOGIC;
    cmprpop_local_14_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_14_V_empty_n : IN STD_LOGIC;
    cmprpop_local_14_V_read : OUT STD_LOGIC;
    cmprpop_local_15_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    cmprpop_local_15_V_empty_n : IN STD_LOGIC;
    cmprpop_local_15_V_read : OUT STD_LOGIC;
    data_num_0_i_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    data_num_0_i_empty_n : IN STD_LOGIC;
    data_num_0_i_read : OUT STD_LOGIC;
    data_num_0_i_out_din : OUT STD_LOGIC_VECTOR (5 downto 0);
    data_num_0_i_out_full_n : IN STD_LOGIC;
    data_num_0_i_out_write : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of tancalc_calculation is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal cmpr_local_0_V_blk_n : STD_LOGIC;
    signal cmpr_local_1_V_blk_n : STD_LOGIC;
    signal cmpr_local_2_V_blk_n : STD_LOGIC;
    signal cmpr_local_3_V_blk_n : STD_LOGIC;
    signal cmpr_local_4_V_blk_n : STD_LOGIC;
    signal cmpr_local_5_V_blk_n : STD_LOGIC;
    signal cmpr_local_6_V_blk_n : STD_LOGIC;
    signal cmpr_local_7_V_blk_n : STD_LOGIC;
    signal cmpr_local_8_V_blk_n : STD_LOGIC;
    signal cmpr_local_9_V_blk_n : STD_LOGIC;
    signal cmpr_local_10_V_blk_n : STD_LOGIC;
    signal cmpr_local_11_V_blk_n : STD_LOGIC;
    signal cmpr_local_12_V_blk_n : STD_LOGIC;
    signal cmpr_local_13_V_blk_n : STD_LOGIC;
    signal cmpr_local_14_V_blk_n : STD_LOGIC;
    signal cmpr_local_15_V_blk_n : STD_LOGIC;
    signal cmprpop_local_0_V_blk_n : STD_LOGIC;
    signal cmprpop_local_1_V_blk_n : STD_LOGIC;
    signal cmprpop_local_2_V_blk_n : STD_LOGIC;
    signal cmprpop_local_3_V_blk_n : STD_LOGIC;
    signal cmprpop_local_4_V_blk_n : STD_LOGIC;
    signal cmprpop_local_5_V_blk_n : STD_LOGIC;
    signal cmprpop_local_6_V_blk_n : STD_LOGIC;
    signal cmprpop_local_7_V_blk_n : STD_LOGIC;
    signal cmprpop_local_8_V_blk_n : STD_LOGIC;
    signal cmprpop_local_9_V_blk_n : STD_LOGIC;
    signal cmprpop_local_10_V_blk_n : STD_LOGIC;
    signal cmprpop_local_11_V_blk_n : STD_LOGIC;
    signal cmprpop_local_12_V_blk_n : STD_LOGIC;
    signal cmprpop_local_13_V_blk_n : STD_LOGIC;
    signal cmprpop_local_14_V_blk_n : STD_LOGIC;
    signal cmprpop_local_15_V_blk_n : STD_LOGIC;
    signal data_num_0_i_blk_n : STD_LOGIC;
    signal data_num_0_i_out_blk_n : STD_LOGIC;
    signal trunc_ln138_fu_456_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_reg_1243 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal and_ln1355_fu_474_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_reg_1248 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_0_V_read_reg_1253 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_1_fu_480_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_1_reg_1258 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_1_V_read_reg_1263 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_2_fu_486_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_2_reg_1268 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_2_V_read_reg_1273 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_3_fu_492_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_3_reg_1278 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_3_V_read_reg_1283 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_4_fu_498_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_4_reg_1288 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_4_V_read_reg_1293 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_5_fu_504_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_5_reg_1298 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_5_V_read_reg_1303 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_6_fu_510_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_6_reg_1308 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_6_V_read_reg_1313 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_7_fu_516_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_7_reg_1318 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_7_V_read_reg_1323 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_8_fu_522_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_8_reg_1328 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_8_V_read_reg_1333 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_9_fu_528_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_9_reg_1338 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_9_V_read_reg_1343 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_10_fu_534_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_10_reg_1348 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_10_V_read_reg_1353 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_11_fu_540_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_11_reg_1358 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_11_V_read_reg_1363 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_12_fu_546_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_12_reg_1368 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_12_V_read_reg_1373 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_13_fu_552_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_13_reg_1378 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_13_V_read_reg_1383 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_14_fu_558_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_14_reg_1388 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_14_V_read_reg_1393 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1355_15_fu_564_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln1355_15_reg_1398 : STD_LOGIC_VECTOR (1023 downto 0);
    signal cmprpop_local_15_V_read_reg_1403 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_popcntdata_fu_376_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_376_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_376_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_376_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_376_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_381_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_381_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_381_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_381_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_381_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_386_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_386_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_386_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_386_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_386_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_391_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_391_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_391_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_391_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_391_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_396_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_396_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_396_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_396_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_396_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_401_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_401_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_401_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_401_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_401_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_406_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_406_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_406_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_406_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_406_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_411_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_411_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_411_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_411_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_411_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_416_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_416_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_416_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_416_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_416_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_421_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_421_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_421_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_421_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_421_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_426_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_426_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_426_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_426_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_426_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_431_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_431_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_431_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_431_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_431_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_436_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_436_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_436_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_436_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_436_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_441_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_441_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_441_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_441_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_441_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_446_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_446_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_446_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_446_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_446_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_451_ap_start : STD_LOGIC;
    signal grp_popcntdata_fu_451_ap_done : STD_LOGIC;
    signal grp_popcntdata_fu_451_ap_idle : STD_LOGIC;
    signal grp_popcntdata_fu_451_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_451_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_popcntdata_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_popcntdata_fu_381_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_386_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_391_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_396_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_401_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_406_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_411_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_416_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_421_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_426_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_431_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_436_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_441_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_446_ap_start_reg : STD_LOGIC := '0';
    signal grp_popcntdata_fu_451_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal tmp_fu_460_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_460_p6 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_1_fu_570_p6 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln215_fu_583_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_1_fu_587_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_fu_590_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_2_fu_596_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_3_fu_600_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_fu_604_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_4_fu_622_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_1_fu_625_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_5_fu_631_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_6_fu_635_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_1_fu_639_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_1_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_7_fu_657_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_2_fu_660_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_8_fu_666_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_9_fu_670_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_2_fu_674_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_2_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_10_fu_692_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_3_fu_695_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_11_fu_701_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_12_fu_705_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_3_fu_709_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_3_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_13_fu_727_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_4_fu_730_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_14_fu_736_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_15_fu_740_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_4_fu_744_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_4_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_16_fu_762_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_5_fu_765_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_17_fu_771_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_18_fu_775_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_5_fu_779_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_5_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_19_fu_797_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_6_fu_800_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_20_fu_806_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_21_fu_810_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_6_fu_814_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_6_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_22_fu_832_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_7_fu_835_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_23_fu_841_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_24_fu_845_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_7_fu_849_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_7_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_25_fu_867_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_8_fu_870_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_26_fu_876_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_27_fu_880_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_8_fu_884_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_8_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_28_fu_902_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_9_fu_905_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_29_fu_911_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_30_fu_915_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_9_fu_919_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_9_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_31_fu_937_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_10_fu_940_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_32_fu_946_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_33_fu_950_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_10_fu_954_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_10_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_34_fu_972_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_11_fu_975_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_35_fu_981_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_36_fu_985_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_11_fu_989_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_11_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_37_fu_1007_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_12_fu_1010_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_38_fu_1016_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_39_fu_1020_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_12_fu_1024_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_12_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_40_fu_1042_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_13_fu_1045_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_41_fu_1051_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_42_fu_1055_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_13_fu_1059_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_13_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_43_fu_1077_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_14_fu_1080_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_44_fu_1086_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_45_fu_1090_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_14_fu_1094_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_14_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_46_fu_1112_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1353_15_fu_1115_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_47_fu_1121_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_48_fu_1125_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_15_fu_1129_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln54_15_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_1_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_2_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_3_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_4_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_5_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_6_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_7_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_8_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_9_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_10_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_11_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_12_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_13_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_14_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_15_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_10_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_11_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_12_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_13_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_14_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_15_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);

    component tancalc_popcntdata IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (1023 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component tancalc_tancalc_mux_42_1024_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (1023 downto 0) );
    end component;


    component tancalc_tancalc_mux_42_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (10 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    grp_popcntdata_fu_376 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_376_ap_start,
        ap_done => grp_popcntdata_fu_376_ap_done,
        ap_idle => grp_popcntdata_fu_376_ap_idle,
        ap_ready => grp_popcntdata_fu_376_ap_ready,
        x_V => and_ln1355_reg_1248,
        ap_return => grp_popcntdata_fu_376_ap_return);

    grp_popcntdata_fu_381 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_381_ap_start,
        ap_done => grp_popcntdata_fu_381_ap_done,
        ap_idle => grp_popcntdata_fu_381_ap_idle,
        ap_ready => grp_popcntdata_fu_381_ap_ready,
        x_V => and_ln1355_1_reg_1258,
        ap_return => grp_popcntdata_fu_381_ap_return);

    grp_popcntdata_fu_386 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_386_ap_start,
        ap_done => grp_popcntdata_fu_386_ap_done,
        ap_idle => grp_popcntdata_fu_386_ap_idle,
        ap_ready => grp_popcntdata_fu_386_ap_ready,
        x_V => and_ln1355_2_reg_1268,
        ap_return => grp_popcntdata_fu_386_ap_return);

    grp_popcntdata_fu_391 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_391_ap_start,
        ap_done => grp_popcntdata_fu_391_ap_done,
        ap_idle => grp_popcntdata_fu_391_ap_idle,
        ap_ready => grp_popcntdata_fu_391_ap_ready,
        x_V => and_ln1355_3_reg_1278,
        ap_return => grp_popcntdata_fu_391_ap_return);

    grp_popcntdata_fu_396 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_396_ap_start,
        ap_done => grp_popcntdata_fu_396_ap_done,
        ap_idle => grp_popcntdata_fu_396_ap_idle,
        ap_ready => grp_popcntdata_fu_396_ap_ready,
        x_V => and_ln1355_4_reg_1288,
        ap_return => grp_popcntdata_fu_396_ap_return);

    grp_popcntdata_fu_401 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_401_ap_start,
        ap_done => grp_popcntdata_fu_401_ap_done,
        ap_idle => grp_popcntdata_fu_401_ap_idle,
        ap_ready => grp_popcntdata_fu_401_ap_ready,
        x_V => and_ln1355_5_reg_1298,
        ap_return => grp_popcntdata_fu_401_ap_return);

    grp_popcntdata_fu_406 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_406_ap_start,
        ap_done => grp_popcntdata_fu_406_ap_done,
        ap_idle => grp_popcntdata_fu_406_ap_idle,
        ap_ready => grp_popcntdata_fu_406_ap_ready,
        x_V => and_ln1355_6_reg_1308,
        ap_return => grp_popcntdata_fu_406_ap_return);

    grp_popcntdata_fu_411 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_411_ap_start,
        ap_done => grp_popcntdata_fu_411_ap_done,
        ap_idle => grp_popcntdata_fu_411_ap_idle,
        ap_ready => grp_popcntdata_fu_411_ap_ready,
        x_V => and_ln1355_7_reg_1318,
        ap_return => grp_popcntdata_fu_411_ap_return);

    grp_popcntdata_fu_416 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_416_ap_start,
        ap_done => grp_popcntdata_fu_416_ap_done,
        ap_idle => grp_popcntdata_fu_416_ap_idle,
        ap_ready => grp_popcntdata_fu_416_ap_ready,
        x_V => and_ln1355_8_reg_1328,
        ap_return => grp_popcntdata_fu_416_ap_return);

    grp_popcntdata_fu_421 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_421_ap_start,
        ap_done => grp_popcntdata_fu_421_ap_done,
        ap_idle => grp_popcntdata_fu_421_ap_idle,
        ap_ready => grp_popcntdata_fu_421_ap_ready,
        x_V => and_ln1355_9_reg_1338,
        ap_return => grp_popcntdata_fu_421_ap_return);

    grp_popcntdata_fu_426 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_426_ap_start,
        ap_done => grp_popcntdata_fu_426_ap_done,
        ap_idle => grp_popcntdata_fu_426_ap_idle,
        ap_ready => grp_popcntdata_fu_426_ap_ready,
        x_V => and_ln1355_10_reg_1348,
        ap_return => grp_popcntdata_fu_426_ap_return);

    grp_popcntdata_fu_431 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_431_ap_start,
        ap_done => grp_popcntdata_fu_431_ap_done,
        ap_idle => grp_popcntdata_fu_431_ap_idle,
        ap_ready => grp_popcntdata_fu_431_ap_ready,
        x_V => and_ln1355_11_reg_1358,
        ap_return => grp_popcntdata_fu_431_ap_return);

    grp_popcntdata_fu_436 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_436_ap_start,
        ap_done => grp_popcntdata_fu_436_ap_done,
        ap_idle => grp_popcntdata_fu_436_ap_idle,
        ap_ready => grp_popcntdata_fu_436_ap_ready,
        x_V => and_ln1355_12_reg_1368,
        ap_return => grp_popcntdata_fu_436_ap_return);

    grp_popcntdata_fu_441 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_441_ap_start,
        ap_done => grp_popcntdata_fu_441_ap_done,
        ap_idle => grp_popcntdata_fu_441_ap_idle,
        ap_ready => grp_popcntdata_fu_441_ap_ready,
        x_V => and_ln1355_13_reg_1378,
        ap_return => grp_popcntdata_fu_441_ap_return);

    grp_popcntdata_fu_446 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_446_ap_start,
        ap_done => grp_popcntdata_fu_446_ap_done,
        ap_idle => grp_popcntdata_fu_446_ap_idle,
        ap_ready => grp_popcntdata_fu_446_ap_ready,
        x_V => and_ln1355_14_reg_1388,
        ap_return => grp_popcntdata_fu_446_ap_return);

    grp_popcntdata_fu_451 : component tancalc_popcntdata
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_popcntdata_fu_451_ap_start,
        ap_done => grp_popcntdata_fu_451_ap_done,
        ap_idle => grp_popcntdata_fu_451_ap_idle,
        ap_ready => grp_popcntdata_fu_451_ap_ready,
        x_V => and_ln1355_15_reg_1398,
        ap_return => grp_popcntdata_fu_451_ap_return);

    tancalc_mux_42_1024_1_1_U215 : component tancalc_tancalc_mux_42_1024_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 1024,
        din2_WIDTH => 1024,
        din3_WIDTH => 1024,
        din4_WIDTH => 2,
        dout_WIDTH => 1024)
    port map (
        din0 => ref_local_0_V_read,
        din1 => ref_local_1_V_read,
        din2 => ref_local_2_V_read,
        din3 => ref_local_3_V_read,
        din4 => tmp_fu_460_p5,
        dout => tmp_fu_460_p6);

    tancalc_mux_42_11_1_1_U216 : component tancalc_tancalc_mux_42_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        din3_WIDTH => 11,
        din4_WIDTH => 2,
        dout_WIDTH => 11)
    port map (
        din0 => refpop_local_0_V_read,
        din1 => refpop_local_1_V_read,
        din2 => refpop_local_2_V_read,
        din3 => refpop_local_3_V_read,
        din4 => trunc_ln138_reg_1243,
        dout => tmp_1_fu_570_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_0_preg <= xor_ln54_fu_616_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_10_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_10_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_10_preg <= xor_ln54_10_fu_966_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_11_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_11_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_11_preg <= xor_ln54_11_fu_1001_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_12_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_12_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_12_preg <= xor_ln54_12_fu_1036_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_13_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_13_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_13_preg <= xor_ln54_13_fu_1071_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_14_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_14_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_14_preg <= xor_ln54_14_fu_1106_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_15_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_15_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_15_preg <= xor_ln54_15_fu_1141_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_1_preg <= xor_ln54_1_fu_651_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_2_preg <= xor_ln54_2_fu_686_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_3_preg <= xor_ln54_3_fu_721_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_4_preg <= xor_ln54_4_fu_756_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_5_preg <= xor_ln54_5_fu_791_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_6_preg <= xor_ln54_6_fu_826_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_7_preg <= xor_ln54_7_fu_861_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_8_preg <= xor_ln54_8_fu_896_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_9_preg <= xor_ln54_9_fu_931_p2;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_381_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_381_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_381_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_381_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_381_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_386_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_386_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_386_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_386_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_386_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_391_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_391_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_391_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_391_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_391_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_396_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_396_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_396_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_396_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_396_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_401_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_401_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_401_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_401_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_401_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_406_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_406_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_406_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_406_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_406_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_411_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_411_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_411_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_411_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_411_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_416_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_416_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_416_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_416_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_416_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_421_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_421_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_421_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_421_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_421_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_426_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_426_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_426_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_426_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_426_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_431_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_431_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_431_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_431_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_431_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_436_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_436_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_436_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_436_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_436_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_441_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_441_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_441_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_441_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_441_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_446_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_446_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_446_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_446_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_446_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_popcntdata_fu_451_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_popcntdata_fu_451_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_popcntdata_fu_451_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_popcntdata_fu_451_ap_ready = ap_const_logic_1)) then 
                    grp_popcntdata_fu_451_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln1355_10_reg_1348 <= and_ln1355_10_fu_534_p2;
                and_ln1355_11_reg_1358 <= and_ln1355_11_fu_540_p2;
                and_ln1355_12_reg_1368 <= and_ln1355_12_fu_546_p2;
                and_ln1355_13_reg_1378 <= and_ln1355_13_fu_552_p2;
                and_ln1355_14_reg_1388 <= and_ln1355_14_fu_558_p2;
                and_ln1355_15_reg_1398 <= and_ln1355_15_fu_564_p2;
                and_ln1355_1_reg_1258 <= and_ln1355_1_fu_480_p2;
                and_ln1355_2_reg_1268 <= and_ln1355_2_fu_486_p2;
                and_ln1355_3_reg_1278 <= and_ln1355_3_fu_492_p2;
                and_ln1355_4_reg_1288 <= and_ln1355_4_fu_498_p2;
                and_ln1355_5_reg_1298 <= and_ln1355_5_fu_504_p2;
                and_ln1355_6_reg_1308 <= and_ln1355_6_fu_510_p2;
                and_ln1355_7_reg_1318 <= and_ln1355_7_fu_516_p2;
                and_ln1355_8_reg_1328 <= and_ln1355_8_fu_522_p2;
                and_ln1355_9_reg_1338 <= and_ln1355_9_fu_528_p2;
                and_ln1355_reg_1248 <= and_ln1355_fu_474_p2;
                cmprpop_local_0_V_read_reg_1253 <= cmprpop_local_0_V_dout;
                cmprpop_local_10_V_read_reg_1353 <= cmprpop_local_10_V_dout;
                cmprpop_local_11_V_read_reg_1363 <= cmprpop_local_11_V_dout;
                cmprpop_local_12_V_read_reg_1373 <= cmprpop_local_12_V_dout;
                cmprpop_local_13_V_read_reg_1383 <= cmprpop_local_13_V_dout;
                cmprpop_local_14_V_read_reg_1393 <= cmprpop_local_14_V_dout;
                cmprpop_local_15_V_read_reg_1403 <= cmprpop_local_15_V_dout;
                cmprpop_local_1_V_read_reg_1263 <= cmprpop_local_1_V_dout;
                cmprpop_local_2_V_read_reg_1273 <= cmprpop_local_2_V_dout;
                cmprpop_local_3_V_read_reg_1283 <= cmprpop_local_3_V_dout;
                cmprpop_local_4_V_read_reg_1293 <= cmprpop_local_4_V_dout;
                cmprpop_local_5_V_read_reg_1303 <= cmprpop_local_5_V_dout;
                cmprpop_local_6_V_read_reg_1313 <= cmprpop_local_6_V_dout;
                cmprpop_local_7_V_read_reg_1323 <= cmprpop_local_7_V_dout;
                cmprpop_local_8_V_read_reg_1333 <= cmprpop_local_8_V_dout;
                cmprpop_local_9_V_read_reg_1343 <= cmprpop_local_9_V_dout;
                trunc_ln138_reg_1243 <= trunc_ln138_fu_456_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln1353_10_fu_940_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_31_fu_937_p1));
    add_ln1353_11_fu_975_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_34_fu_972_p1));
    add_ln1353_12_fu_1010_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_37_fu_1007_p1));
    add_ln1353_13_fu_1045_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_40_fu_1042_p1));
    add_ln1353_14_fu_1080_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_43_fu_1077_p1));
    add_ln1353_15_fu_1115_p2 <= std_logic_vector(unsigned(zext_ln215_46_fu_1112_p1) + unsigned(zext_ln215_fu_583_p1));
    add_ln1353_1_fu_625_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_4_fu_622_p1));
    add_ln1353_2_fu_660_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_7_fu_657_p1));
    add_ln1353_3_fu_695_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_10_fu_692_p1));
    add_ln1353_4_fu_730_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_13_fu_727_p1));
    add_ln1353_5_fu_765_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_16_fu_762_p1));
    add_ln1353_6_fu_800_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_19_fu_797_p1));
    add_ln1353_7_fu_835_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_22_fu_832_p1));
    add_ln1353_8_fu_870_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_25_fu_867_p1));
    add_ln1353_9_fu_905_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_28_fu_902_p1));
    add_ln1353_fu_590_p2 <= std_logic_vector(unsigned(zext_ln215_fu_583_p1) + unsigned(zext_ln215_1_fu_587_p1));
    and_ln1355_10_fu_534_p2 <= (tmp_fu_460_p6 and cmpr_local_10_V_dout);
    and_ln1355_11_fu_540_p2 <= (tmp_fu_460_p6 and cmpr_local_11_V_dout);
    and_ln1355_12_fu_546_p2 <= (tmp_fu_460_p6 and cmpr_local_12_V_dout);
    and_ln1355_13_fu_552_p2 <= (tmp_fu_460_p6 and cmpr_local_13_V_dout);
    and_ln1355_14_fu_558_p2 <= (tmp_fu_460_p6 and cmpr_local_14_V_dout);
    and_ln1355_15_fu_564_p2 <= (tmp_fu_460_p6 and cmpr_local_15_V_dout);
    and_ln1355_1_fu_480_p2 <= (tmp_fu_460_p6 and cmpr_local_1_V_dout);
    and_ln1355_2_fu_486_p2 <= (tmp_fu_460_p6 and cmpr_local_2_V_dout);
    and_ln1355_3_fu_492_p2 <= (tmp_fu_460_p6 and cmpr_local_3_V_dout);
    and_ln1355_4_fu_498_p2 <= (tmp_fu_460_p6 and cmpr_local_4_V_dout);
    and_ln1355_5_fu_504_p2 <= (tmp_fu_460_p6 and cmpr_local_5_V_dout);
    and_ln1355_6_fu_510_p2 <= (tmp_fu_460_p6 and cmpr_local_6_V_dout);
    and_ln1355_7_fu_516_p2 <= (tmp_fu_460_p6 and cmpr_local_7_V_dout);
    and_ln1355_8_fu_522_p2 <= (tmp_fu_460_p6 and cmpr_local_8_V_dout);
    and_ln1355_9_fu_528_p2 <= (tmp_fu_460_p6 and cmpr_local_9_V_dout);
    and_ln1355_fu_474_p2 <= (tmp_fu_460_p6 and cmpr_local_0_V_dout);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
                ap_block_state1 <= ((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_popcntdata_fu_376_ap_done, grp_popcntdata_fu_381_ap_done, grp_popcntdata_fu_386_ap_done, grp_popcntdata_fu_391_ap_done, grp_popcntdata_fu_396_ap_done, grp_popcntdata_fu_401_ap_done, grp_popcntdata_fu_406_ap_done, grp_popcntdata_fu_411_ap_done, grp_popcntdata_fu_416_ap_done, grp_popcntdata_fu_421_ap_done, grp_popcntdata_fu_426_ap_done, grp_popcntdata_fu_431_ap_done, grp_popcntdata_fu_436_ap_done, grp_popcntdata_fu_441_ap_done, grp_popcntdata_fu_446_ap_done, grp_popcntdata_fu_451_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_popcntdata_fu_451_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_446_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_441_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_436_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_431_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_426_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_421_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_416_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_411_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_406_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_401_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_396_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_391_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_386_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_381_ap_done = ap_const_logic_0) or (grp_popcntdata_fu_376_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_fu_616_p2, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_0 <= xor_ln54_fu_616_p2;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_1_fu_651_p2, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_1 <= xor_ln54_1_fu_651_p2;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_10_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_10_fu_966_p2, ap_return_10_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_10 <= xor_ln54_10_fu_966_p2;
        else 
            ap_return_10 <= ap_return_10_preg;
        end if; 
    end process;


    ap_return_11_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_11_fu_1001_p2, ap_return_11_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_11 <= xor_ln54_11_fu_1001_p2;
        else 
            ap_return_11 <= ap_return_11_preg;
        end if; 
    end process;


    ap_return_12_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_12_fu_1036_p2, ap_return_12_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_12 <= xor_ln54_12_fu_1036_p2;
        else 
            ap_return_12 <= ap_return_12_preg;
        end if; 
    end process;


    ap_return_13_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_13_fu_1071_p2, ap_return_13_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_13 <= xor_ln54_13_fu_1071_p2;
        else 
            ap_return_13 <= ap_return_13_preg;
        end if; 
    end process;


    ap_return_14_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_14_fu_1106_p2, ap_return_14_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_14 <= xor_ln54_14_fu_1106_p2;
        else 
            ap_return_14 <= ap_return_14_preg;
        end if; 
    end process;


    ap_return_15_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_15_fu_1141_p2, ap_return_15_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_15 <= xor_ln54_15_fu_1141_p2;
        else 
            ap_return_15 <= ap_return_15_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_2_fu_686_p2, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_2 <= xor_ln54_2_fu_686_p2;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_3_fu_721_p2, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_3 <= xor_ln54_3_fu_721_p2;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_4_fu_756_p2, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_4 <= xor_ln54_4_fu_756_p2;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_5_fu_791_p2, ap_return_5_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_5 <= xor_ln54_5_fu_791_p2;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_6_fu_826_p2, ap_return_6_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_6 <= xor_ln54_6_fu_826_p2;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_7_fu_861_p2, ap_return_7_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_7 <= xor_ln54_7_fu_861_p2;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_8_fu_896_p2, ap_return_8_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_8 <= xor_ln54_8_fu_896_p2;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done, xor_ln54_9_fu_931_p2, ap_return_9_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return_9 <= xor_ln54_9_fu_931_p2;
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;


    cmpr_local_0_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_0_V_blk_n <= cmpr_local_0_V_empty_n;
        else 
            cmpr_local_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_0_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_0_V_read <= ap_const_logic_1;
        else 
            cmpr_local_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_10_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_10_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_10_V_blk_n <= cmpr_local_10_V_empty_n;
        else 
            cmpr_local_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_10_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_10_V_read <= ap_const_logic_1;
        else 
            cmpr_local_10_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_11_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_11_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_11_V_blk_n <= cmpr_local_11_V_empty_n;
        else 
            cmpr_local_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_11_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_11_V_read <= ap_const_logic_1;
        else 
            cmpr_local_11_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_12_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_12_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_12_V_blk_n <= cmpr_local_12_V_empty_n;
        else 
            cmpr_local_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_12_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_12_V_read <= ap_const_logic_1;
        else 
            cmpr_local_12_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_13_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_13_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_13_V_blk_n <= cmpr_local_13_V_empty_n;
        else 
            cmpr_local_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_13_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_13_V_read <= ap_const_logic_1;
        else 
            cmpr_local_13_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_14_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_14_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_14_V_blk_n <= cmpr_local_14_V_empty_n;
        else 
            cmpr_local_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_14_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_14_V_read <= ap_const_logic_1;
        else 
            cmpr_local_14_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_15_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_15_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_15_V_blk_n <= cmpr_local_15_V_empty_n;
        else 
            cmpr_local_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_15_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_15_V_read <= ap_const_logic_1;
        else 
            cmpr_local_15_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_1_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_1_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_1_V_blk_n <= cmpr_local_1_V_empty_n;
        else 
            cmpr_local_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_1_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_1_V_read <= ap_const_logic_1;
        else 
            cmpr_local_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_2_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_2_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_2_V_blk_n <= cmpr_local_2_V_empty_n;
        else 
            cmpr_local_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_2_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_2_V_read <= ap_const_logic_1;
        else 
            cmpr_local_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_3_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_3_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_3_V_blk_n <= cmpr_local_3_V_empty_n;
        else 
            cmpr_local_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_3_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_3_V_read <= ap_const_logic_1;
        else 
            cmpr_local_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_4_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_4_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_4_V_blk_n <= cmpr_local_4_V_empty_n;
        else 
            cmpr_local_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_4_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_4_V_read <= ap_const_logic_1;
        else 
            cmpr_local_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_5_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_5_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_5_V_blk_n <= cmpr_local_5_V_empty_n;
        else 
            cmpr_local_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_5_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_5_V_read <= ap_const_logic_1;
        else 
            cmpr_local_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_6_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_6_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_6_V_blk_n <= cmpr_local_6_V_empty_n;
        else 
            cmpr_local_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_6_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_6_V_read <= ap_const_logic_1;
        else 
            cmpr_local_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_7_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_7_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_7_V_blk_n <= cmpr_local_7_V_empty_n;
        else 
            cmpr_local_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_7_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_7_V_read <= ap_const_logic_1;
        else 
            cmpr_local_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_8_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_8_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_8_V_blk_n <= cmpr_local_8_V_empty_n;
        else 
            cmpr_local_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_8_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_8_V_read <= ap_const_logic_1;
        else 
            cmpr_local_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_9_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_9_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_9_V_blk_n <= cmpr_local_9_V_empty_n;
        else 
            cmpr_local_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmpr_local_9_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_9_V_read <= ap_const_logic_1;
        else 
            cmpr_local_9_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_0_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_0_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_0_V_blk_n <= cmprpop_local_0_V_empty_n;
        else 
            cmprpop_local_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_0_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_0_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_10_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_10_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_10_V_blk_n <= cmprpop_local_10_V_empty_n;
        else 
            cmprpop_local_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_10_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_10_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_10_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_11_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_11_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_11_V_blk_n <= cmprpop_local_11_V_empty_n;
        else 
            cmprpop_local_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_11_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_11_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_11_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_12_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_12_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_12_V_blk_n <= cmprpop_local_12_V_empty_n;
        else 
            cmprpop_local_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_12_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_12_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_12_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_13_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_13_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_13_V_blk_n <= cmprpop_local_13_V_empty_n;
        else 
            cmprpop_local_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_13_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_13_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_13_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_14_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_14_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_14_V_blk_n <= cmprpop_local_14_V_empty_n;
        else 
            cmprpop_local_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_14_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_14_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_14_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_15_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_15_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_15_V_blk_n <= cmprpop_local_15_V_empty_n;
        else 
            cmprpop_local_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_15_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_15_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_15_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_1_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_1_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_1_V_blk_n <= cmprpop_local_1_V_empty_n;
        else 
            cmprpop_local_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_1_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_1_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_2_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_2_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_2_V_blk_n <= cmprpop_local_2_V_empty_n;
        else 
            cmprpop_local_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_2_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_2_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_3_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_3_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_3_V_blk_n <= cmprpop_local_3_V_empty_n;
        else 
            cmprpop_local_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_3_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_3_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_4_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_4_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_4_V_blk_n <= cmprpop_local_4_V_empty_n;
        else 
            cmprpop_local_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_4_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_4_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_5_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_5_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_5_V_blk_n <= cmprpop_local_5_V_empty_n;
        else 
            cmprpop_local_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_5_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_5_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_6_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_6_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_6_V_blk_n <= cmprpop_local_6_V_empty_n;
        else 
            cmprpop_local_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_6_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_6_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_7_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_7_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_7_V_blk_n <= cmprpop_local_7_V_empty_n;
        else 
            cmprpop_local_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_7_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_7_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_8_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_8_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_8_V_blk_n <= cmprpop_local_8_V_empty_n;
        else 
            cmprpop_local_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_8_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_8_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_9_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_9_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_9_V_blk_n <= cmprpop_local_9_V_empty_n;
        else 
            cmprpop_local_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cmprpop_local_9_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_9_V_read <= ap_const_logic_1;
        else 
            cmprpop_local_9_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_num_0_i_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_num_0_i_blk_n <= data_num_0_i_empty_n;
        else 
            data_num_0_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_num_0_i_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_num_0_i_out_blk_n <= data_num_0_i_out_full_n;
        else 
            data_num_0_i_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_num_0_i_out_din <= data_num_0_i_dout;

    data_num_0_i_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_num_0_i_out_write <= ap_const_logic_1;
        else 
            data_num_0_i_out_write <= ap_const_logic_0;
        end if; 
    end process;


    data_num_0_i_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_empty_n, cmpr_local_1_V_empty_n, cmpr_local_2_V_empty_n, cmpr_local_3_V_empty_n, cmpr_local_4_V_empty_n, cmpr_local_5_V_empty_n, cmpr_local_6_V_empty_n, cmpr_local_7_V_empty_n, cmpr_local_8_V_empty_n, cmpr_local_9_V_empty_n, cmpr_local_10_V_empty_n, cmpr_local_11_V_empty_n, cmpr_local_12_V_empty_n, cmpr_local_13_V_empty_n, cmpr_local_14_V_empty_n, cmpr_local_15_V_empty_n, cmprpop_local_0_V_empty_n, cmprpop_local_1_V_empty_n, cmprpop_local_2_V_empty_n, cmprpop_local_3_V_empty_n, cmprpop_local_4_V_empty_n, cmprpop_local_5_V_empty_n, cmprpop_local_6_V_empty_n, cmprpop_local_7_V_empty_n, cmprpop_local_8_V_empty_n, cmprpop_local_9_V_empty_n, cmprpop_local_10_V_empty_n, cmprpop_local_11_V_empty_n, cmprpop_local_12_V_empty_n, cmprpop_local_13_V_empty_n, cmprpop_local_14_V_empty_n, cmprpop_local_15_V_empty_n, data_num_0_i_empty_n, data_num_0_i_out_full_n)
    begin
        if ((not(((cmprpop_local_0_V_empty_n = ap_const_logic_0) or (cmpr_local_15_V_empty_n = ap_const_logic_0) or (cmpr_local_14_V_empty_n = ap_const_logic_0) or (cmpr_local_13_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_12_V_empty_n = ap_const_logic_0) or (cmpr_local_11_V_empty_n = ap_const_logic_0) or (cmpr_local_10_V_empty_n = ap_const_logic_0) or (cmpr_local_9_V_empty_n = ap_const_logic_0) or (cmpr_local_8_V_empty_n = ap_const_logic_0) or (cmpr_local_7_V_empty_n = ap_const_logic_0) or (cmpr_local_6_V_empty_n = ap_const_logic_0) or (cmpr_local_5_V_empty_n = ap_const_logic_0) or (cmpr_local_4_V_empty_n = ap_const_logic_0) or (cmpr_local_3_V_empty_n = ap_const_logic_0) or (cmpr_local_2_V_empty_n = ap_const_logic_0) or (cmpr_local_1_V_empty_n = ap_const_logic_0) or (cmpr_local_0_V_empty_n = ap_const_logic_0) or (data_num_0_i_out_full_n = ap_const_logic_0) or (data_num_0_i_empty_n = ap_const_logic_0) or (cmprpop_local_15_V_empty_n = ap_const_logic_0) or (cmprpop_local_14_V_empty_n = ap_const_logic_0) or (cmprpop_local_13_V_empty_n = ap_const_logic_0) or (cmprpop_local_12_V_empty_n = ap_const_logic_0) or (cmprpop_local_11_V_empty_n = ap_const_logic_0) or (cmprpop_local_10_V_empty_n = ap_const_logic_0) or (cmprpop_local_9_V_empty_n = ap_const_logic_0) or (cmprpop_local_8_V_empty_n = ap_const_logic_0) or (cmprpop_local_7_V_empty_n = ap_const_logic_0) or (cmprpop_local_6_V_empty_n = ap_const_logic_0) or (cmprpop_local_5_V_empty_n = ap_const_logic_0) or (cmprpop_local_4_V_empty_n = ap_const_logic_0) or (cmprpop_local_3_V_empty_n = ap_const_logic_0) or (cmprpop_local_2_V_empty_n = ap_const_logic_0) or (cmprpop_local_1_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_num_0_i_read <= ap_const_logic_1;
        else 
            data_num_0_i_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_popcntdata_fu_376_ap_start <= grp_popcntdata_fu_376_ap_start_reg;
    grp_popcntdata_fu_381_ap_start <= grp_popcntdata_fu_381_ap_start_reg;
    grp_popcntdata_fu_386_ap_start <= grp_popcntdata_fu_386_ap_start_reg;
    grp_popcntdata_fu_391_ap_start <= grp_popcntdata_fu_391_ap_start_reg;
    grp_popcntdata_fu_396_ap_start <= grp_popcntdata_fu_396_ap_start_reg;
    grp_popcntdata_fu_401_ap_start <= grp_popcntdata_fu_401_ap_start_reg;
    grp_popcntdata_fu_406_ap_start <= grp_popcntdata_fu_406_ap_start_reg;
    grp_popcntdata_fu_411_ap_start <= grp_popcntdata_fu_411_ap_start_reg;
    grp_popcntdata_fu_416_ap_start <= grp_popcntdata_fu_416_ap_start_reg;
    grp_popcntdata_fu_421_ap_start <= grp_popcntdata_fu_421_ap_start_reg;
    grp_popcntdata_fu_426_ap_start <= grp_popcntdata_fu_426_ap_start_reg;
    grp_popcntdata_fu_431_ap_start <= grp_popcntdata_fu_431_ap_start_reg;
    grp_popcntdata_fu_436_ap_start <= grp_popcntdata_fu_436_ap_start_reg;
    grp_popcntdata_fu_441_ap_start <= grp_popcntdata_fu_441_ap_start_reg;
    grp_popcntdata_fu_446_ap_start <= grp_popcntdata_fu_446_ap_start_reg;
    grp_popcntdata_fu_451_ap_start <= grp_popcntdata_fu_451_ap_start_reg;
    icmp_ln54_10_fu_960_p2 <= "1" when (signed(zext_ln215_33_fu_950_p1) < signed(sub_ln1354_10_fu_954_p2)) else "0";
    icmp_ln54_11_fu_995_p2 <= "1" when (signed(zext_ln215_36_fu_985_p1) < signed(sub_ln1354_11_fu_989_p2)) else "0";
    icmp_ln54_12_fu_1030_p2 <= "1" when (signed(zext_ln215_39_fu_1020_p1) < signed(sub_ln1354_12_fu_1024_p2)) else "0";
    icmp_ln54_13_fu_1065_p2 <= "1" when (signed(zext_ln215_42_fu_1055_p1) < signed(sub_ln1354_13_fu_1059_p2)) else "0";
    icmp_ln54_14_fu_1100_p2 <= "1" when (signed(zext_ln215_45_fu_1090_p1) < signed(sub_ln1354_14_fu_1094_p2)) else "0";
    icmp_ln54_15_fu_1135_p2 <= "1" when (signed(zext_ln215_48_fu_1125_p1) < signed(sub_ln1354_15_fu_1129_p2)) else "0";
    icmp_ln54_1_fu_645_p2 <= "1" when (signed(zext_ln215_6_fu_635_p1) < signed(sub_ln1354_1_fu_639_p2)) else "0";
    icmp_ln54_2_fu_680_p2 <= "1" when (signed(zext_ln215_9_fu_670_p1) < signed(sub_ln1354_2_fu_674_p2)) else "0";
    icmp_ln54_3_fu_715_p2 <= "1" when (signed(zext_ln215_12_fu_705_p1) < signed(sub_ln1354_3_fu_709_p2)) else "0";
    icmp_ln54_4_fu_750_p2 <= "1" when (signed(zext_ln215_15_fu_740_p1) < signed(sub_ln1354_4_fu_744_p2)) else "0";
    icmp_ln54_5_fu_785_p2 <= "1" when (signed(zext_ln215_18_fu_775_p1) < signed(sub_ln1354_5_fu_779_p2)) else "0";
    icmp_ln54_6_fu_820_p2 <= "1" when (signed(zext_ln215_21_fu_810_p1) < signed(sub_ln1354_6_fu_814_p2)) else "0";
    icmp_ln54_7_fu_855_p2 <= "1" when (signed(zext_ln215_24_fu_845_p1) < signed(sub_ln1354_7_fu_849_p2)) else "0";
    icmp_ln54_8_fu_890_p2 <= "1" when (signed(zext_ln215_27_fu_880_p1) < signed(sub_ln1354_8_fu_884_p2)) else "0";
    icmp_ln54_9_fu_925_p2 <= "1" when (signed(zext_ln215_30_fu_915_p1) < signed(sub_ln1354_9_fu_919_p2)) else "0";
    icmp_ln54_fu_610_p2 <= "1" when (signed(zext_ln215_3_fu_600_p1) < signed(sub_ln1354_fu_604_p2)) else "0";
    sub_ln1354_10_fu_954_p2 <= std_logic_vector(unsigned(zext_ln215_32_fu_946_p1) - unsigned(zext_ln215_33_fu_950_p1));
    sub_ln1354_11_fu_989_p2 <= std_logic_vector(unsigned(zext_ln215_35_fu_981_p1) - unsigned(zext_ln215_36_fu_985_p1));
    sub_ln1354_12_fu_1024_p2 <= std_logic_vector(unsigned(zext_ln215_38_fu_1016_p1) - unsigned(zext_ln215_39_fu_1020_p1));
    sub_ln1354_13_fu_1059_p2 <= std_logic_vector(unsigned(zext_ln215_41_fu_1051_p1) - unsigned(zext_ln215_42_fu_1055_p1));
    sub_ln1354_14_fu_1094_p2 <= std_logic_vector(unsigned(zext_ln215_44_fu_1086_p1) - unsigned(zext_ln215_45_fu_1090_p1));
    sub_ln1354_15_fu_1129_p2 <= std_logic_vector(unsigned(zext_ln215_47_fu_1121_p1) - unsigned(zext_ln215_48_fu_1125_p1));
    sub_ln1354_1_fu_639_p2 <= std_logic_vector(unsigned(zext_ln215_5_fu_631_p1) - unsigned(zext_ln215_6_fu_635_p1));
    sub_ln1354_2_fu_674_p2 <= std_logic_vector(unsigned(zext_ln215_8_fu_666_p1) - unsigned(zext_ln215_9_fu_670_p1));
    sub_ln1354_3_fu_709_p2 <= std_logic_vector(unsigned(zext_ln215_11_fu_701_p1) - unsigned(zext_ln215_12_fu_705_p1));
    sub_ln1354_4_fu_744_p2 <= std_logic_vector(unsigned(zext_ln215_14_fu_736_p1) - unsigned(zext_ln215_15_fu_740_p1));
    sub_ln1354_5_fu_779_p2 <= std_logic_vector(unsigned(zext_ln215_17_fu_771_p1) - unsigned(zext_ln215_18_fu_775_p1));
    sub_ln1354_6_fu_814_p2 <= std_logic_vector(unsigned(zext_ln215_20_fu_806_p1) - unsigned(zext_ln215_21_fu_810_p1));
    sub_ln1354_7_fu_849_p2 <= std_logic_vector(unsigned(zext_ln215_23_fu_841_p1) - unsigned(zext_ln215_24_fu_845_p1));
    sub_ln1354_8_fu_884_p2 <= std_logic_vector(unsigned(zext_ln215_26_fu_876_p1) - unsigned(zext_ln215_27_fu_880_p1));
    sub_ln1354_9_fu_919_p2 <= std_logic_vector(unsigned(zext_ln215_29_fu_911_p1) - unsigned(zext_ln215_30_fu_915_p1));
    sub_ln1354_fu_604_p2 <= std_logic_vector(unsigned(zext_ln215_2_fu_596_p1) - unsigned(zext_ln215_3_fu_600_p1));
    tmp_fu_460_p5 <= data_num_0_i_dout(2 - 1 downto 0);
    trunc_ln138_fu_456_p1 <= data_num_0_i_dout(2 - 1 downto 0);
    xor_ln54_10_fu_966_p2 <= (icmp_ln54_10_fu_960_p2 xor ap_const_lv1_1);
    xor_ln54_11_fu_1001_p2 <= (icmp_ln54_11_fu_995_p2 xor ap_const_lv1_1);
    xor_ln54_12_fu_1036_p2 <= (icmp_ln54_12_fu_1030_p2 xor ap_const_lv1_1);
    xor_ln54_13_fu_1071_p2 <= (icmp_ln54_13_fu_1065_p2 xor ap_const_lv1_1);
    xor_ln54_14_fu_1106_p2 <= (icmp_ln54_14_fu_1100_p2 xor ap_const_lv1_1);
    xor_ln54_15_fu_1141_p2 <= (icmp_ln54_15_fu_1135_p2 xor ap_const_lv1_1);
    xor_ln54_1_fu_651_p2 <= (icmp_ln54_1_fu_645_p2 xor ap_const_lv1_1);
    xor_ln54_2_fu_686_p2 <= (icmp_ln54_2_fu_680_p2 xor ap_const_lv1_1);
    xor_ln54_3_fu_721_p2 <= (icmp_ln54_3_fu_715_p2 xor ap_const_lv1_1);
    xor_ln54_4_fu_756_p2 <= (icmp_ln54_4_fu_750_p2 xor ap_const_lv1_1);
    xor_ln54_5_fu_791_p2 <= (icmp_ln54_5_fu_785_p2 xor ap_const_lv1_1);
    xor_ln54_6_fu_826_p2 <= (icmp_ln54_6_fu_820_p2 xor ap_const_lv1_1);
    xor_ln54_7_fu_861_p2 <= (icmp_ln54_7_fu_855_p2 xor ap_const_lv1_1);
    xor_ln54_8_fu_896_p2 <= (icmp_ln54_8_fu_890_p2 xor ap_const_lv1_1);
    xor_ln54_9_fu_931_p2 <= (icmp_ln54_9_fu_925_p2 xor ap_const_lv1_1);
    xor_ln54_fu_616_p2 <= (icmp_ln54_fu_610_p2 xor ap_const_lv1_1);
    zext_ln215_10_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_3_V_read_reg_1283),12));
    zext_ln215_11_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_3_fu_695_p2),13));
    zext_ln215_12_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_391_ap_return),13));
    zext_ln215_13_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_4_V_read_reg_1293),12));
    zext_ln215_14_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_4_fu_730_p2),13));
    zext_ln215_15_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_396_ap_return),13));
    zext_ln215_16_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_5_V_read_reg_1303),12));
    zext_ln215_17_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_5_fu_765_p2),13));
    zext_ln215_18_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_401_ap_return),13));
    zext_ln215_19_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_6_V_read_reg_1313),12));
    zext_ln215_1_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_0_V_read_reg_1253),12));
    zext_ln215_20_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_6_fu_800_p2),13));
    zext_ln215_21_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_406_ap_return),13));
    zext_ln215_22_fu_832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_7_V_read_reg_1323),12));
    zext_ln215_23_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_7_fu_835_p2),13));
    zext_ln215_24_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_411_ap_return),13));
    zext_ln215_25_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_8_V_read_reg_1333),12));
    zext_ln215_26_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_8_fu_870_p2),13));
    zext_ln215_27_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_416_ap_return),13));
    zext_ln215_28_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_9_V_read_reg_1343),12));
    zext_ln215_29_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_9_fu_905_p2),13));
    zext_ln215_2_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_fu_590_p2),13));
    zext_ln215_30_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_421_ap_return),13));
    zext_ln215_31_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_10_V_read_reg_1353),12));
    zext_ln215_32_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_10_fu_940_p2),13));
    zext_ln215_33_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_426_ap_return),13));
    zext_ln215_34_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_11_V_read_reg_1363),12));
    zext_ln215_35_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_11_fu_975_p2),13));
    zext_ln215_36_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_431_ap_return),13));
    zext_ln215_37_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_12_V_read_reg_1373),12));
    zext_ln215_38_fu_1016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_12_fu_1010_p2),13));
    zext_ln215_39_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_436_ap_return),13));
    zext_ln215_3_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_376_ap_return),13));
    zext_ln215_40_fu_1042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_13_V_read_reg_1383),12));
    zext_ln215_41_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_13_fu_1045_p2),13));
    zext_ln215_42_fu_1055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_441_ap_return),13));
    zext_ln215_43_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_14_V_read_reg_1393),12));
    zext_ln215_44_fu_1086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_14_fu_1080_p2),13));
    zext_ln215_45_fu_1090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_446_ap_return),13));
    zext_ln215_46_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_read_reg_1403),12));
    zext_ln215_47_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_15_fu_1115_p2),13));
    zext_ln215_48_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_451_ap_return),13));
    zext_ln215_4_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_1_V_read_reg_1263),12));
    zext_ln215_5_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_1_fu_625_p2),13));
    zext_ln215_6_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_381_ap_return),13));
    zext_ln215_7_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_2_V_read_reg_1273),12));
    zext_ln215_8_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_2_fu_660_p2),13));
    zext_ln215_9_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcntdata_fu_386_ap_return),13));
    zext_ln215_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_570_p6),12));
end behav;
