// Seed: 151664546
module module_0 ();
  integer id_1 = "";
  id_2 :
  assert property (@(posedge id_2) id_1) id_2 <= id_1;
  else;
endmodule
module module_1 #(
    parameter id_3 = 32'd27,
    parameter id_5 = 32'd98
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6["" : id_3]
);
  output logic [7:0] id_6;
  inout wire _id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  supply1 [1 : id_5] id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_7 = -1;
endmodule
