
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9936
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/ALU.vhd:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/ALU.vhd:34]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 11    
	               32 Bit    Registers := 50    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	              32x32  Multipliers := 5     
+---Muxes : 
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP m4r_reg, operation Mode is: (A*B)'.
DSP Report: register m4r_reg is absorbed into DSP m4r_reg.
DSP Report: operator m4 is absorbed into DSP m4r_reg.
DSP Report: operator m4 is absorbed into DSP m4r_reg.
DSP Report: Generating DSP m4rp_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register m4rp_reg is absorbed into DSP m4rp_reg.
DSP Report: register m4r_reg is absorbed into DSP m4rp_reg.
DSP Report: operator m4 is absorbed into DSP m4rp_reg.
DSP Report: operator m4 is absorbed into DSP m4rp_reg.
DSP Report: Generating DSP m4, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register m4r_reg is absorbed into DSP m4.
DSP Report: register m4r_reg is absorbed into DSP m4.
DSP Report: register m4rp_reg is absorbed into DSP m4.
DSP Report: operator m4 is absorbed into DSP m4.
DSP Report: operator m4 is absorbed into DSP m4.
DSP Report: Generating DSP m4rpp_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register m4r_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4r_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4rpp_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4rp_reg is absorbed into DSP m4rpp_reg.
DSP Report: operator m4 is absorbed into DSP m4rpp_reg.
DSP Report: operator m4 is absorbed into DSP m4rpp_reg.
DSP Report: Generating DSP m3, operation Mode is: A*B.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: Generating DSP m3r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m3r_reg is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: Generating DSP m3, operation Mode is: A*B.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: Generating DSP m3r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m3r_reg is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: Generating DSP m2, operation Mode is: A*B.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: Generating DSP m2r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m2r_reg is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: Generating DSP m2, operation Mode is: A*B.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: Generating DSP m2r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m2r_reg is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: Generating DSP m1, operation Mode is: A*B.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: Generating DSP m1r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m1r_reg is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: Generating DSP m1, operation Mode is: A*B.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: Generating DSP m1r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m1r_reg is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: Generating DSP m0, operation Mode is: A*B.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: Generating DSP m0r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m0r_reg is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: Generating DSP m0, operation Mode is: A*B.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: Generating DSP m0r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m0r_reg is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | (A*B)'              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ALU         | (PCIN>>17)+(A*B)'   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ALU         | PCIN+(A2*B2)'       | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ALU         | (PCIN>>17)+(A2*B2)' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ALU         | A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B      | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B      | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B      | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B      | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ALU         | alu_valid_reg_out_reg | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   128|
|3     |DSP48E1 |    20|
|4     |LUT1    |     1|
|5     |LUT2    |   509|
|6     |LUT3    |   320|
|7     |LUT4    |    17|
|8     |LUT6    |   320|
|9     |SRL16E  |     1|
|10    |FDRE    |  2113|
|11    |IBUF    |  1603|
|12    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  5066|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.387 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1077.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ALU' is not ideal for floorplanning, since the cellview 'ALU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1090.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1090.082 ; gain = 12.695
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/alu_sim/alu_sim.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  4 16:59:16 2021...
