{"Source Block": ["hdl/library/common/ad_dds.v@68:78@HdlIdDef", "  );\n\n  // internal registers\n\n  reg         [PHASE_DW-1:0]  dac_dds_incr_0 = 'd0;\n  reg         [PHASE_DW-1:0]  dac_dds_incr_1 = 'd0;\n\n  // dds solution\n\n  genvar i;\n\n"], "Clone Blocks": [["hdl/library/common/ad_dds.v@72:82", "  reg         [PHASE_DW-1:0]  dac_dds_incr_0 = 'd0;\n  reg         [PHASE_DW-1:0]  dac_dds_incr_1 = 'd0;\n\n  // dds solution\n\n  genvar i;\n\n  generate\n\n    if (DISABLE == 1) begin\n      always @(posedge clk) begin\n"]], "Diff Content": {"Delete": [[73, "  reg         [PHASE_DW-1:0]  dac_dds_incr_1 = 'd0;\n"]], "Add": [[73, "  always @(posedge clk) begin\n"], [73, "    dac_dds_data <= dac_dds_data_s;\n"], [73, "  end\n"]]}}