// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pynq_filters_HH_
#define _pynq_filters_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pynq_filters_pynq_filters_entry3.h"
#include "pynq_filters_pynq_filters_entry211.h"
#include "pynq_filters_Block_proc.h"
#include "pynq_filters_AXIvideo2Mat.h"
#include "pynq_filters_Duplicate.h"
#include "pynq_filters_CvtColor_1.h"
#include "pynq_filters_gaussianBlur.h"
#include "pynq_filters_convertToSigned.h"
#include "pynq_filters_laplacian.h"
#include "pynq_filters_Block_proc208.h"
#include "pynq_filters_Scale_480_640_9_9_double_1.h"
#include "pynq_filters_CvtColor.h"
#include "pynq_filters_convertToSigned_1.h"
#include "pynq_filters_AddWeighted.h"
#include "pynq_filters_convertToUnsigned.h"
#include "pynq_filters_Mat2AXIvideo.h"
#include "FIFO_pynq_filters_reduce_channel1.h"
#include "FIFO_pynq_filters_reduce_channel.h"
#include "FIFO_pynq_filters_input_image_8U3_rows_V_channel.h"
#include "FIFO_pynq_filters_input_image_8U3_cols_V_channel.h"
#include "FIFO_pynq_filters_input_image_8U3_data_stream_0.h"
#include "FIFO_pynq_filters_input_image_8U3_data_stream_1.h"
#include "FIFO_pynq_filters_input_image_8U3_data_stream_2.h"
#include "FIFO_pynq_filters_input_image_8U3_rows_V_channel_1.h"
#include "FIFO_pynq_filters_input_image_8U3_cols_V_channel_1.h"
#include "FIFO_pynq_filters_input_image_8U3_copy1_data_str.h"
#include "FIFO_pynq_filters_input_image_8U3_copy1_data_str_1.h"
#include "FIFO_pynq_filters_input_image_8U3_copy1_data_str_2.h"
#include "FIFO_pynq_filters_input_image_8U3_copy2_data_str.h"
#include "FIFO_pynq_filters_input_image_8U3_copy2_data_str_1.h"
#include "FIFO_pynq_filters_input_image_8U3_copy2_data_str_2.h"
#include "FIFO_pynq_filters_input_image_8U1_data_stream_0.h"
#include "FIFO_pynq_filters_image_blur_data_stream_0_V.h"
#include "FIFO_pynq_filters_image_blur_10S1_data_stream_0.h"
#include "FIFO_pynq_filters_image_laplacian_10S1_data_stre.h"
#include "FIFO_pynq_filters_tmp_1_loc_channel.h"
#include "FIFO_pynq_filters_image_laplacian_reduced_10S1_d.h"
#include "FIFO_pynq_filters_image_laplacian_10S3_data_stre.h"
#include "FIFO_pynq_filters_image_laplacian_10S3_data_stre_1.h"
#include "FIFO_pynq_filters_image_laplacian_10S3_data_stre_2.h"
#include "FIFO_pynq_filters_input_image_10S3_data_stream_0.h"
#include "FIFO_pynq_filters_input_image_10S3_data_stream_1.h"
#include "FIFO_pynq_filters_input_image_10S3_data_stream_2.h"
#include "FIFO_pynq_filters_ouput_image_10S3_data_stream_0.h"
#include "FIFO_pynq_filters_ouput_image_10S3_data_stream_1.h"
#include "FIFO_pynq_filters_ouput_image_10S3_data_stream_2.h"
#include "FIFO_pynq_filters_output_image_8U3_data_stream_0.h"
#include "FIFO_pynq_filters_output_image_8U3_data_stream_1.h"
#include "FIFO_pynq_filters_output_image_8U3_data_stream_2.h"
#include "pynq_filters_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct pynq_filters : public sc_module {
    // Port declarations 37
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<24> > in_data_TDATA;
    sc_in< sc_lv<3> > in_data_TKEEP;
    sc_in< sc_lv<3> > in_data_TSTRB;
    sc_in< sc_lv<1> > in_data_TUSER;
    sc_in< sc_lv<1> > in_data_TLAST;
    sc_in< sc_lv<1> > in_data_TID;
    sc_in< sc_lv<1> > in_data_TDEST;
    sc_out< sc_lv<24> > out_data_TDATA;
    sc_out< sc_lv<3> > out_data_TKEEP;
    sc_out< sc_lv<3> > out_data_TSTRB;
    sc_out< sc_lv<1> > out_data_TUSER;
    sc_out< sc_lv<1> > out_data_TLAST;
    sc_out< sc_lv<1> > out_data_TID;
    sc_out< sc_lv<1> > out_data_TDEST;
    sc_in< sc_logic > in_data_TVALID;
    sc_out< sc_logic > in_data_TREADY;
    sc_out< sc_logic > out_data_TVALID;
    sc_in< sc_logic > out_data_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pynq_filters(sc_module_name name);
    SC_HAS_PROCESS(pynq_filters);

    ~pynq_filters();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pynq_filters_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* pynq_filters_control_s_axi_U;
    pynq_filters_pynq_filters_entry3* pynq_filters_pynq_filters_entry3_U0;
    pynq_filters_pynq_filters_entry211* pynq_filters_pynq_filters_entry211_U0;
    pynq_filters_Block_proc* pynq_filters_Block_proc_U0;
    pynq_filters_AXIvideo2Mat* pynq_filters_AXIvideo2Mat_U0;
    pynq_filters_Duplicate* pynq_filters_Duplicate_U0;
    pynq_filters_CvtColor_1* pynq_filters_CvtColor_1_U0;
    pynq_filters_gaussianBlur* pynq_filters_gaussianBlur_U0;
    pynq_filters_convertToSigned* pynq_filters_convertToSigned_U0;
    pynq_filters_laplacian* pynq_filters_laplacian_U0;
    pynq_filters_Block_proc208* pynq_filters_Block_proc208_U0;
    pynq_filters_Scale_480_640_9_9_double_1* pynq_filters_Scale_480_640_9_9_double_1_U0;
    pynq_filters_CvtColor* pynq_filters_CvtColor_U0;
    pynq_filters_convertToSigned_1* pynq_filters_convertToSigned_1_U0;
    pynq_filters_AddWeighted* pynq_filters_AddWeighted_U0;
    pynq_filters_convertToUnsigned* pynq_filters_convertToUnsigned_U0;
    pynq_filters_Mat2AXIvideo* pynq_filters_Mat2AXIvideo_U0;
    FIFO_pynq_filters_reduce_channel1* reduce_channel1_U;
    FIFO_pynq_filters_reduce_channel* reduce_channel_U;
    FIFO_pynq_filters_input_image_8U3_rows_V_channel* input_image_8U3_rows_V_channel_U;
    FIFO_pynq_filters_input_image_8U3_cols_V_channel* input_image_8U3_cols_V_channel_U;
    FIFO_pynq_filters_input_image_8U3_data_stream_0* input_image_8U3_data_stream_0_U;
    FIFO_pynq_filters_input_image_8U3_data_stream_1* input_image_8U3_data_stream_1_U;
    FIFO_pynq_filters_input_image_8U3_data_stream_2* input_image_8U3_data_stream_2_U;
    FIFO_pynq_filters_input_image_8U3_rows_V_channel_1* input_image_8U3_rows_V_channel_1_U;
    FIFO_pynq_filters_input_image_8U3_cols_V_channel_1* input_image_8U3_cols_V_channel_1_U;
    FIFO_pynq_filters_input_image_8U3_copy1_data_str* input_image_8U3_copy1_data_str_U;
    FIFO_pynq_filters_input_image_8U3_copy1_data_str_1* input_image_8U3_copy1_data_str_1_U;
    FIFO_pynq_filters_input_image_8U3_copy1_data_str_2* input_image_8U3_copy1_data_str_2_U;
    FIFO_pynq_filters_input_image_8U3_copy2_data_str* input_image_8U3_copy2_data_str_U;
    FIFO_pynq_filters_input_image_8U3_copy2_data_str_1* input_image_8U3_copy2_data_str_1_U;
    FIFO_pynq_filters_input_image_8U3_copy2_data_str_2* input_image_8U3_copy2_data_str_2_U;
    FIFO_pynq_filters_input_image_8U1_data_stream_0* input_image_8U1_data_stream_0_U;
    FIFO_pynq_filters_image_blur_data_stream_0_V* image_blur_data_stream_0_V_U;
    FIFO_pynq_filters_image_blur_10S1_data_stream_0* image_blur_10S1_data_stream_0_U;
    FIFO_pynq_filters_image_laplacian_10S1_data_stre* image_laplacian_10S1_data_stre_U;
    FIFO_pynq_filters_tmp_1_loc_channel* tmp_1_loc_channel_U;
    FIFO_pynq_filters_image_laplacian_reduced_10S1_d* image_laplacian_reduced_10S1_d_U;
    FIFO_pynq_filters_image_laplacian_10S3_data_stre* image_laplacian_10S3_data_stre_U;
    FIFO_pynq_filters_image_laplacian_10S3_data_stre_1* image_laplacian_10S3_data_stre_1_U;
    FIFO_pynq_filters_image_laplacian_10S3_data_stre_2* image_laplacian_10S3_data_stre_2_U;
    FIFO_pynq_filters_input_image_10S3_data_stream_0* input_image_10S3_data_stream_0_U;
    FIFO_pynq_filters_input_image_10S3_data_stream_1* input_image_10S3_data_stream_1_U;
    FIFO_pynq_filters_input_image_10S3_data_stream_2* input_image_10S3_data_stream_2_U;
    FIFO_pynq_filters_ouput_image_10S3_data_stream_0* ouput_image_10S3_data_stream_0_U;
    FIFO_pynq_filters_ouput_image_10S3_data_stream_1* ouput_image_10S3_data_stream_1_U;
    FIFO_pynq_filters_ouput_image_10S3_data_stream_2* ouput_image_10S3_data_stream_2_U;
    FIFO_pynq_filters_output_image_8U3_data_stream_0* output_image_8U3_data_stream_0_U;
    FIFO_pynq_filters_output_image_8U3_data_stream_1* output_image_8U3_data_stream_1_U;
    FIFO_pynq_filters_output_image_8U3_data_stream_2* output_image_8U3_data_stream_2_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > reduce;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry3_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry3_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry3_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry3_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry3_U0_ap_ready;
    sc_signal< sc_lv<32> > pynq_filters_pynq_filters_entry3_U0_reduce_out_din;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry3_U0_reduce_out_write;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry211_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry211_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry211_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry211_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry211_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry211_U0_reduce_read;
    sc_signal< sc_lv<32> > pynq_filters_pynq_filters_entry211_U0_reduce_out_din;
    sc_signal< sc_logic > pynq_filters_pynq_filters_entry211_U0_reduce_out_write;
    sc_signal< sc_logic > pynq_filters_Block_proc_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_Block_proc_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_Block_proc_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_Block_proc_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_Block_proc_U0_ap_ready;
    sc_signal< sc_lv<10> > pynq_filters_Block_proc_U0_input_image_8U3_rows_V_out_din;
    sc_signal< sc_logic > pynq_filters_Block_proc_U0_input_image_8U3_rows_V_out_write;
    sc_signal< sc_lv<11> > pynq_filters_Block_proc_U0_input_image_8U3_cols_V_out_din;
    sc_signal< sc_logic > pynq_filters_Block_proc_U0_input_image_8U3_cols_V_out_write;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_in_data_TREADY;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > pynq_filters_AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > pynq_filters_AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > pynq_filters_AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_lv<10> > pynq_filters_AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<11> > pynq_filters_AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > pynq_filters_AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_src_rows_V_read;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_src_cols_V_read;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > pynq_filters_Duplicate_U0_dst1_data_stream_0_V_din;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_dst1_data_stream_0_V_write;
    sc_signal< sc_lv<8> > pynq_filters_Duplicate_U0_dst1_data_stream_1_V_din;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_dst1_data_stream_1_V_write;
    sc_signal< sc_lv<8> > pynq_filters_Duplicate_U0_dst1_data_stream_2_V_din;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_dst1_data_stream_2_V_write;
    sc_signal< sc_lv<8> > pynq_filters_Duplicate_U0_dst2_data_stream_0_V_din;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_dst2_data_stream_0_V_write;
    sc_signal< sc_lv<8> > pynq_filters_Duplicate_U0_dst2_data_stream_1_V_din;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_dst2_data_stream_1_V_write;
    sc_signal< sc_lv<8> > pynq_filters_Duplicate_U0_dst2_data_stream_2_V_din;
    sc_signal< sc_logic > pynq_filters_Duplicate_U0_dst2_data_stream_2_V_write;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > pynq_filters_CvtColor_1_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > pynq_filters_CvtColor_1_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > pynq_filters_gaussianBlur_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_gaussianBlur_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_gaussianBlur_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_gaussianBlur_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_gaussianBlur_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_gaussianBlur_U0_img_in_data_stream_V_read;
    sc_signal< sc_lv<8> > pynq_filters_gaussianBlur_U0_img_out_data_stream_V_din;
    sc_signal< sc_logic > pynq_filters_gaussianBlur_U0_img_out_data_stream_V_write;
    sc_signal< sc_logic > pynq_filters_convertToSigned_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_convertToSigned_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_convertToSigned_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_convertToSigned_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_convertToSigned_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_convertToSigned_U0_img_in0_data_stream_V_read;
    sc_signal< sc_lv<10> > pynq_filters_convertToSigned_U0_img_out_data_stream_V_V_din;
    sc_signal< sc_logic > pynq_filters_convertToSigned_U0_img_out_data_stream_V_V_write;
    sc_signal< sc_logic > pynq_filters_laplacian_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_laplacian_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_laplacian_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_laplacian_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_laplacian_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_laplacian_U0_img_in_data_stream_V_V_read;
    sc_signal< sc_lv<10> > pynq_filters_laplacian_U0_img_out_data_stream_V_V_din;
    sc_signal< sc_logic > pynq_filters_laplacian_U0_img_out_data_stream_V_V_write;
    sc_signal< sc_logic > pynq_filters_Block_proc208_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_Block_proc208_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_Block_proc208_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_Block_proc208_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_Block_proc208_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_Block_proc208_U0_reduce_read;
    sc_signal< sc_lv<64> > pynq_filters_Block_proc208_U0_tmp_1_out_out_din;
    sc_signal< sc_logic > pynq_filters_Block_proc208_U0_tmp_1_out_out_write;
    sc_signal< sc_logic > pynq_filters_Scale_480_640_9_9_double_1_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_Scale_480_640_9_9_double_1_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_Scale_480_640_9_9_double_1_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_Scale_480_640_9_9_double_1_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_Scale_480_640_9_9_double_1_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_Scale_480_640_9_9_double_1_U0_src_data_stream_V_V_read;
    sc_signal< sc_lv<10> > pynq_filters_Scale_480_640_9_9_double_1_U0_dst_data_stream_V_V_din;
    sc_signal< sc_logic > pynq_filters_Scale_480_640_9_9_double_1_U0_dst_data_stream_V_V_write;
    sc_signal< sc_logic > pynq_filters_Scale_480_640_9_9_double_1_U0_scale_read;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_p_src_data_stream_V_V_read;
    sc_signal< sc_lv<10> > pynq_filters_CvtColor_U0_p_dst_data_stream_0_V_V_din;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_p_dst_data_stream_0_V_V_write;
    sc_signal< sc_lv<10> > pynq_filters_CvtColor_U0_p_dst_data_stream_1_V_V_din;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_p_dst_data_stream_1_V_V_write;
    sc_signal< sc_lv<10> > pynq_filters_CvtColor_U0_p_dst_data_stream_2_V_V_din;
    sc_signal< sc_logic > pynq_filters_CvtColor_U0_p_dst_data_stream_2_V_V_write;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_img_in0_data_stream_0_V_read;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_img_in0_data_stream_1_V_read;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_img_in0_data_stream_2_V_read;
    sc_signal< sc_lv<10> > pynq_filters_convertToSigned_1_U0_img_out_data_stream_0_V_V_din;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_img_out_data_stream_0_V_V_write;
    sc_signal< sc_lv<10> > pynq_filters_convertToSigned_1_U0_img_out_data_stream_1_V_V_din;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_img_out_data_stream_1_V_V_write;
    sc_signal< sc_lv<10> > pynq_filters_convertToSigned_1_U0_img_out_data_stream_2_V_V_din;
    sc_signal< sc_logic > pynq_filters_convertToSigned_1_U0_img_out_data_stream_2_V_V_write;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_src1_data_stream_0_V_V_read;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_src1_data_stream_1_V_V_read;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_src1_data_stream_2_V_V_read;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_src2_data_stream_0_V_V_read;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_src2_data_stream_1_V_V_read;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_src2_data_stream_2_V_V_read;
    sc_signal< sc_lv<10> > pynq_filters_AddWeighted_U0_dst_data_stream_0_V_V_din;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_dst_data_stream_0_V_V_write;
    sc_signal< sc_lv<10> > pynq_filters_AddWeighted_U0_dst_data_stream_1_V_V_din;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_dst_data_stream_1_V_V_write;
    sc_signal< sc_lv<10> > pynq_filters_AddWeighted_U0_dst_data_stream_2_V_V_din;
    sc_signal< sc_logic > pynq_filters_AddWeighted_U0_dst_data_stream_2_V_V_write;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_img_in0_data_stream_0_V_V_read;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_img_in0_data_stream_1_V_V_read;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_img_in0_data_stream_2_V_V_read;
    sc_signal< sc_lv<8> > pynq_filters_convertToUnsigned_U0_img_out_data_stream_0_V_din;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_img_out_data_stream_0_V_write;
    sc_signal< sc_lv<8> > pynq_filters_convertToUnsigned_U0_img_out_data_stream_1_V_din;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_img_out_data_stream_1_V_write;
    sc_signal< sc_lv<8> > pynq_filters_convertToUnsigned_U0_img_out_data_stream_2_V_din;
    sc_signal< sc_logic > pynq_filters_convertToUnsigned_U0_img_out_data_stream_2_V_write;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_img_data_stream_0_V_read;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_img_data_stream_1_V_read;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_img_data_stream_2_V_read;
    sc_signal< sc_lv<24> > pynq_filters_Mat2AXIvideo_U0_out_data_TDATA;
    sc_signal< sc_logic > pynq_filters_Mat2AXIvideo_U0_out_data_TVALID;
    sc_signal< sc_lv<3> > pynq_filters_Mat2AXIvideo_U0_out_data_TKEEP;
    sc_signal< sc_lv<3> > pynq_filters_Mat2AXIvideo_U0_out_data_TSTRB;
    sc_signal< sc_lv<1> > pynq_filters_Mat2AXIvideo_U0_out_data_TUSER;
    sc_signal< sc_lv<1> > pynq_filters_Mat2AXIvideo_U0_out_data_TLAST;
    sc_signal< sc_lv<1> > pynq_filters_Mat2AXIvideo_U0_out_data_TID;
    sc_signal< sc_lv<1> > pynq_filters_Mat2AXIvideo_U0_out_data_TDEST;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > reduce_channel1_full_n;
    sc_signal< sc_lv<32> > reduce_channel1_dout;
    sc_signal< sc_logic > reduce_channel1_empty_n;
    sc_signal< sc_logic > reduce_channel_full_n;
    sc_signal< sc_lv<32> > reduce_channel_dout;
    sc_signal< sc_logic > reduce_channel_empty_n;
    sc_signal< sc_logic > input_image_8U3_rows_V_channel_full_n;
    sc_signal< sc_lv<10> > input_image_8U3_rows_V_channel_dout;
    sc_signal< sc_logic > input_image_8U3_rows_V_channel_empty_n;
    sc_signal< sc_logic > input_image_8U3_cols_V_channel_full_n;
    sc_signal< sc_lv<11> > input_image_8U3_cols_V_channel_dout;
    sc_signal< sc_logic > input_image_8U3_cols_V_channel_empty_n;
    sc_signal< sc_logic > input_image_8U3_data_stream_0_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_data_stream_0_dout;
    sc_signal< sc_logic > input_image_8U3_data_stream_0_empty_n;
    sc_signal< sc_logic > input_image_8U3_data_stream_1_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_data_stream_1_dout;
    sc_signal< sc_logic > input_image_8U3_data_stream_1_empty_n;
    sc_signal< sc_logic > input_image_8U3_data_stream_2_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_data_stream_2_dout;
    sc_signal< sc_logic > input_image_8U3_data_stream_2_empty_n;
    sc_signal< sc_logic > input_image_8U3_rows_V_channel_1_full_n;
    sc_signal< sc_lv<10> > input_image_8U3_rows_V_channel_1_dout;
    sc_signal< sc_logic > input_image_8U3_rows_V_channel_1_empty_n;
    sc_signal< sc_logic > input_image_8U3_cols_V_channel_1_full_n;
    sc_signal< sc_lv<11> > input_image_8U3_cols_V_channel_1_dout;
    sc_signal< sc_logic > input_image_8U3_cols_V_channel_1_empty_n;
    sc_signal< sc_logic > input_image_8U3_copy1_data_str_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_copy1_data_str_dout;
    sc_signal< sc_logic > input_image_8U3_copy1_data_str_empty_n;
    sc_signal< sc_logic > input_image_8U3_copy1_data_str_1_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_copy1_data_str_1_dout;
    sc_signal< sc_logic > input_image_8U3_copy1_data_str_1_empty_n;
    sc_signal< sc_logic > input_image_8U3_copy1_data_str_2_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_copy1_data_str_2_dout;
    sc_signal< sc_logic > input_image_8U3_copy1_data_str_2_empty_n;
    sc_signal< sc_logic > input_image_8U3_copy2_data_str_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_copy2_data_str_dout;
    sc_signal< sc_logic > input_image_8U3_copy2_data_str_empty_n;
    sc_signal< sc_logic > input_image_8U3_copy2_data_str_1_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_copy2_data_str_1_dout;
    sc_signal< sc_logic > input_image_8U3_copy2_data_str_1_empty_n;
    sc_signal< sc_logic > input_image_8U3_copy2_data_str_2_full_n;
    sc_signal< sc_lv<8> > input_image_8U3_copy2_data_str_2_dout;
    sc_signal< sc_logic > input_image_8U3_copy2_data_str_2_empty_n;
    sc_signal< sc_logic > input_image_8U1_data_stream_0_full_n;
    sc_signal< sc_lv<8> > input_image_8U1_data_stream_0_dout;
    sc_signal< sc_logic > input_image_8U1_data_stream_0_empty_n;
    sc_signal< sc_logic > image_blur_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > image_blur_data_stream_0_V_dout;
    sc_signal< sc_logic > image_blur_data_stream_0_V_empty_n;
    sc_signal< sc_logic > image_blur_10S1_data_stream_0_full_n;
    sc_signal< sc_lv<10> > image_blur_10S1_data_stream_0_dout;
    sc_signal< sc_logic > image_blur_10S1_data_stream_0_empty_n;
    sc_signal< sc_logic > image_laplacian_10S1_data_stre_full_n;
    sc_signal< sc_lv<10> > image_laplacian_10S1_data_stre_dout;
    sc_signal< sc_logic > image_laplacian_10S1_data_stre_empty_n;
    sc_signal< sc_logic > tmp_1_loc_channel_full_n;
    sc_signal< sc_lv<64> > tmp_1_loc_channel_dout;
    sc_signal< sc_logic > tmp_1_loc_channel_empty_n;
    sc_signal< sc_logic > image_laplacian_reduced_10S1_d_full_n;
    sc_signal< sc_lv<10> > image_laplacian_reduced_10S1_d_dout;
    sc_signal< sc_logic > image_laplacian_reduced_10S1_d_empty_n;
    sc_signal< sc_logic > image_laplacian_10S3_data_stre_full_n;
    sc_signal< sc_lv<10> > image_laplacian_10S3_data_stre_dout;
    sc_signal< sc_logic > image_laplacian_10S3_data_stre_empty_n;
    sc_signal< sc_logic > image_laplacian_10S3_data_stre_1_full_n;
    sc_signal< sc_lv<10> > image_laplacian_10S3_data_stre_1_dout;
    sc_signal< sc_logic > image_laplacian_10S3_data_stre_1_empty_n;
    sc_signal< sc_logic > image_laplacian_10S3_data_stre_2_full_n;
    sc_signal< sc_lv<10> > image_laplacian_10S3_data_stre_2_dout;
    sc_signal< sc_logic > image_laplacian_10S3_data_stre_2_empty_n;
    sc_signal< sc_logic > input_image_10S3_data_stream_0_full_n;
    sc_signal< sc_lv<10> > input_image_10S3_data_stream_0_dout;
    sc_signal< sc_logic > input_image_10S3_data_stream_0_empty_n;
    sc_signal< sc_logic > input_image_10S3_data_stream_1_full_n;
    sc_signal< sc_lv<10> > input_image_10S3_data_stream_1_dout;
    sc_signal< sc_logic > input_image_10S3_data_stream_1_empty_n;
    sc_signal< sc_logic > input_image_10S3_data_stream_2_full_n;
    sc_signal< sc_lv<10> > input_image_10S3_data_stream_2_dout;
    sc_signal< sc_logic > input_image_10S3_data_stream_2_empty_n;
    sc_signal< sc_logic > ouput_image_10S3_data_stream_0_full_n;
    sc_signal< sc_lv<10> > ouput_image_10S3_data_stream_0_dout;
    sc_signal< sc_logic > ouput_image_10S3_data_stream_0_empty_n;
    sc_signal< sc_logic > ouput_image_10S3_data_stream_1_full_n;
    sc_signal< sc_lv<10> > ouput_image_10S3_data_stream_1_dout;
    sc_signal< sc_logic > ouput_image_10S3_data_stream_1_empty_n;
    sc_signal< sc_logic > ouput_image_10S3_data_stream_2_full_n;
    sc_signal< sc_lv<10> > ouput_image_10S3_data_stream_2_dout;
    sc_signal< sc_logic > ouput_image_10S3_data_stream_2_empty_n;
    sc_signal< sc_logic > output_image_8U3_data_stream_0_full_n;
    sc_signal< sc_lv<8> > output_image_8U3_data_stream_0_dout;
    sc_signal< sc_logic > output_image_8U3_data_stream_0_empty_n;
    sc_signal< sc_logic > output_image_8U3_data_stream_1_full_n;
    sc_signal< sc_lv<8> > output_image_8U3_data_stream_1_dout;
    sc_signal< sc_logic > output_image_8U3_data_stream_1_empty_n;
    sc_signal< sc_logic > output_image_8U3_data_stream_2_full_n;
    sc_signal< sc_lv<8> > output_image_8U3_data_stream_2_dout;
    sc_signal< sc_logic > output_image_8U3_data_stream_2_empty_n;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_in_data_TREADY();
    void thread_out_data_TDATA();
    void thread_out_data_TDEST();
    void thread_out_data_TID();
    void thread_out_data_TKEEP();
    void thread_out_data_TLAST();
    void thread_out_data_TSTRB();
    void thread_out_data_TUSER();
    void thread_out_data_TVALID();
    void thread_pynq_filters_AXIvideo2Mat_U0_ap_continue();
    void thread_pynq_filters_AXIvideo2Mat_U0_ap_start();
    void thread_pynq_filters_AddWeighted_U0_ap_continue();
    void thread_pynq_filters_Block_proc208_U0_ap_continue();
    void thread_pynq_filters_Block_proc_U0_ap_continue();
    void thread_pynq_filters_Block_proc_U0_ap_start();
    void thread_pynq_filters_CvtColor_1_U0_ap_continue();
    void thread_pynq_filters_CvtColor_U0_ap_continue();
    void thread_pynq_filters_Duplicate_U0_ap_continue();
    void thread_pynq_filters_Mat2AXIvideo_U0_ap_continue();
    void thread_pynq_filters_Scale_480_640_9_9_double_1_U0_ap_continue();
    void thread_pynq_filters_convertToSigned_1_U0_ap_continue();
    void thread_pynq_filters_convertToSigned_U0_ap_continue();
    void thread_pynq_filters_convertToUnsigned_U0_ap_continue();
    void thread_pynq_filters_gaussianBlur_U0_ap_continue();
    void thread_pynq_filters_laplacian_U0_ap_continue();
    void thread_pynq_filters_pynq_filters_entry211_U0_ap_continue();
    void thread_pynq_filters_pynq_filters_entry3_U0_ap_continue();
    void thread_pynq_filters_pynq_filters_entry3_U0_ap_start();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
