*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -f ./logical/filelists/sim.fl
        -f /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/../smart_run/logical/filelists/ip.fl
            -f /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/filelists/E902_asic_rtl.fl
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cpu/rtl/cpu_cfig.h
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cpu/rtl/clic_kid_golden_ports.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/biu/rtl/cr_ahbl_if.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/biu/rtl/cr_ahbl_req_arb.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/bmu/rtl/cr_bmu_dbus_if.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/bmu/rtl/cr_bmu_ibus_if.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/bmu/rtl/cr_bmu_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_arb.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_arb_kernel.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_busif.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_ctrl.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_ff1_onehot.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_kid.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_kid_dummy.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_sel.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clic/rtl/cr_clic_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clint/rtl/cr_clint_busif.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clint/rtl/cr_clint_regs.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clint/rtl/cr_clint_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clk/rtl/cr_clk_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clk/rtl/cr_clkrst_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cpu/rtl/cr_core.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cpu/rtl/cr_core_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/coretim/rtl/cr_coretim_top_dummy.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cp0/rtl/cr_cp0_iui.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cp0/rtl/cr_cp0_lpmd.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cp0/rtl/cr_cp0_oreg.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cp0/rtl/cr_cp0_randclk.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cp0/rtl/cr_cp0_srst.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cp0/rtl/cr_cp0_status.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cp0/rtl/cr_cp0_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cpu/rtl/openE902.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_bkpt.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_ctrl.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_ddc.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_inst_bkpt_lite.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_jtag2.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_pin.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_regs.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_sync.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_sync_level.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/had/rtl/cr_had_trace.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/biu/rtl/cr_iahbl_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/ifu/rtl/cr_ifu_ibuf.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/ifu/rtl/cr_ifu_ibuf_entry.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/ifu/rtl/cr_ifu_ibusif.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/ifu/rtl/cr_ifu_ifctrl.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/ifu/rtl/cr_ifu_ifdp.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/ifu/rtl/cr_ifu_randclk.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/ifu/rtl/cr_ifu_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_alu.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_branch.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_ctrl.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_decd.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_gated_clk_reg.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_gated_clk_reg_timing.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_hs_split.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_lockup.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_mad.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_oper.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_oper_gpr.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_pcgen.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_randclk.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_rbus.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_retire.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_special.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_vector.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/iu/rtl/cr_iu_wb.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/lsu/rtl/cr_lsu_ctrl.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/lsu/rtl/cr_lsu_dp.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/lsu/rtl/cr_lsu_randclk.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/lsu/rtl/cr_lsu_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/lsu/rtl/cr_lsu_unalign.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/pmp/rtl/cr_pmp_acc_arb.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/pmp/rtl/cr_pmp_comp_hit.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/pmp/rtl/cr_pmp_enc.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/pmp/rtl/cr_pmp_regs.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/pmp/rtl/cr_pmp_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/pwrm/rtl/cr_pwrm_top_dummy.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/rst/rtl/cr_rst_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/biu/rtl/cr_sahbl_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/cpu/rtl/cr_sys_io.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/tcipif/rtl/cr_tcipif_behavior_bus.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/tcipif/rtl/cr_tcipif_dummy_bus.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/tcipif/rtl/cr_tcipif_top.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v
                /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl
        -f /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/../smart_run/logical/filelists/smart.fl
            +libext+.v+.h+.V+.sv+
            -y ../logical/ahb
            -y ../logical/apb
            -y ../logical/common
            -y ../logical/gpio
            -y ../logical/mem
            -y ../logical/pmu
            -y ../logical/smpu
            -y ../logical/uart
            -y ../logical/wic
            -y ../logical/timer
        -f /home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/../smart_run/logical/filelists/tb.fl
            +libext+.v+.h+.V+.sv+
            +incdir+../logical/tb+
            -y ../logical/tb
            ../logical/tb/tb.v


*Error* source file '/home/jiazm/pub/project/riscv/XuanTie/opene902/E902_RTL_FACTORY/gen_rtl' is a directory


*Error* failed to open source file "../logical/tb/tb.v" with read access: No such file or directory

Highest level modules:
clic_kid_golden_ports
openE902

Total	2 error(s),   0 warning(s)
