{"Source Block": ["serv/rtl/serv_rf_top.v@57:67@HdlIdDef", "   wire [5:0] \t      rreg1;\n   wire \t      rf_ready;\n   wire \t      rdata0;\n   wire \t      rdata1;\n\n   wire [10-RF_L2W:0] waddr;\n   wire [RF_WIDTH-1:0] wdata;\n   wire \t      wen;\n   wire [10-RF_L2W:0] raddr;\n   wire [RF_WIDTH-1:0] rdata;\n\n"], "Clone Blocks": [["serv/rtl/serv_rf_top.v@52:62", "   wire \t      wen0;\n   wire \t      wen1;\n   wire \t      wdata0;\n   wire \t      wdata1;\n   wire [5:0]\t      rreg0;\n   wire [5:0] \t      rreg1;\n   wire \t      rf_ready;\n   wire \t      rdata0;\n   wire \t      rdata1;\n\n   wire [10-RF_L2W:0] waddr;\n"], ["serv/rtl/serv_rf_top.v@55:65", "   wire \t      wdata1;\n   wire [5:0]\t      rreg0;\n   wire [5:0] \t      rreg1;\n   wire \t      rf_ready;\n   wire \t      rdata0;\n   wire \t      rdata1;\n\n   wire [10-RF_L2W:0] waddr;\n   wire [RF_WIDTH-1:0] wdata;\n   wire \t      wen;\n   wire [10-RF_L2W:0] raddr;\n"], ["serv/rtl/serv_rf_top.v@58:68", "   wire \t      rf_ready;\n   wire \t      rdata0;\n   wire \t      rdata1;\n\n   wire [10-RF_L2W:0] waddr;\n   wire [RF_WIDTH-1:0] wdata;\n   wire \t      wen;\n   wire [10-RF_L2W:0] raddr;\n   wire [RF_WIDTH-1:0] rdata;\n\n   serv_rf_ram_if\n"], ["serv/rtl/serv_rf_top.v@53:63", "   wire \t      wen1;\n   wire \t      wdata0;\n   wire \t      wdata1;\n   wire [5:0]\t      rreg0;\n   wire [5:0] \t      rreg1;\n   wire \t      rf_ready;\n   wire \t      rdata0;\n   wire \t      rdata1;\n\n   wire [10-RF_L2W:0] waddr;\n   wire [RF_WIDTH-1:0] wdata;\n"], ["serv/rtl/serv_rf_top.v@59:69", "   wire \t      rdata0;\n   wire \t      rdata1;\n\n   wire [10-RF_L2W:0] waddr;\n   wire [RF_WIDTH-1:0] wdata;\n   wire \t      wen;\n   wire [10-RF_L2W:0] raddr;\n   wire [RF_WIDTH-1:0] rdata;\n\n   serv_rf_ram_if\n     #(.width    (RF_WIDTH),\n"], ["serv/rtl/serv_rf_top.v@50:60", "   wire [5:0]\t      wreg0;\n   wire [5:0]\t      wreg1;\n   wire \t      wen0;\n   wire \t      wen1;\n   wire \t      wdata0;\n   wire \t      wdata1;\n   wire [5:0]\t      rreg0;\n   wire [5:0] \t      rreg1;\n   wire \t      rf_ready;\n   wire \t      rdata0;\n   wire \t      rdata1;\n"], ["serv/rtl/serv_rf_top.v@49:59", "   wire \t      rf_rreq;\n   wire [5:0]\t      wreg0;\n   wire [5:0]\t      wreg1;\n   wire \t      wen0;\n   wire \t      wen1;\n   wire \t      wdata0;\n   wire \t      wdata1;\n   wire [5:0]\t      rreg0;\n   wire [5:0] \t      rreg1;\n   wire \t      rf_ready;\n   wire \t      rdata0;\n"], ["serv/rtl/serv_rf_top.v@51:61", "   wire [5:0]\t      wreg1;\n   wire \t      wen0;\n   wire \t      wen1;\n   wire \t      wdata0;\n   wire \t      wdata1;\n   wire [5:0]\t      rreg0;\n   wire [5:0] \t      rreg1;\n   wire \t      rf_ready;\n   wire \t      rdata0;\n   wire \t      rdata1;\n\n"], ["serv/rtl/serv_rf_top.v@54:64", "   wire \t      wdata0;\n   wire \t      wdata1;\n   wire [5:0]\t      rreg0;\n   wire [5:0] \t      rreg1;\n   wire \t      rf_ready;\n   wire \t      rdata0;\n   wire \t      rdata1;\n\n   wire [10-RF_L2W:0] waddr;\n   wire [RF_WIDTH-1:0] wdata;\n   wire \t      wen;\n"], ["serv/rtl/serv_rf_top.v@60:70", "   wire \t      rdata1;\n\n   wire [10-RF_L2W:0] waddr;\n   wire [RF_WIDTH-1:0] wdata;\n   wire \t      wen;\n   wire [10-RF_L2W:0] raddr;\n   wire [RF_WIDTH-1:0] rdata;\n\n   serv_rf_ram_if\n     #(.width    (RF_WIDTH),\n       .csr_regs (WITH_CSR*4))\n"]], "Diff Content": {"Delete": [[62, "   wire [10-RF_L2W:0] waddr;\n"]], "Add": [[62, "   wire [RF_L2D-1:0]   waddr;\n"]]}}