#ifndef _MEM_ADDR_
#define _MEM_ADDR_

#define __AT_ADDR_TYPE(_addr, _type) (*(volatile _type*)(_addr))
#define __AT_ADDR(_addr)             __AT_ADDR_TYPE(_addr, u32)
#define __AT_ADDR_S8(_addr)          __AT_ADDR_TYPE(_addr, u8)
#define __AT_ADDR_U8(_addr)          __AT_ADDR_TYPE(_addr, u8)
#define __AT_ADDR_S16(_addr)         __AT_ADDR_TYPE(_addr, u16)
#define __AT_ADDR_U16(_addr)         __AT_ADDR_TYPE(_addr, u16)
#define __AT_ADDR_S32(_addr)         __AT_ADDR_TYPE(_addr, s32)
#define __AT_ADDR_U32(_addr)         __AT_ADDR_TYPE(_addr, u32)
#define __AT_ADDR_f32(_addr)         __AT_ADDR_TYPE(_addr, f32)
#define __AT_ADDR_f64(_addr)         __AT_ADDR_TYPE(_addr, f64)

#define ADDR_RAM_START __AT_ADDR(0x80000000)

// Core Register
#define ADDR_DVD_GAME                    __AT_ADDR_TYPE(0x80000000, char[4])
#define ADDR_DVD_COMPANY                 __AT_ADDR_TYPE(0x80000004, char[2])
#define ADDR_DVD_DISK_MUMBER             __AT_ADDR_U8(0x80000006)
#define ADDR_DVD_GAME_VERSION            __AT_ADDR_U8(0x80000007)
#define ADDR_DVD_STREAMING               __AT_ADDR_U8(0x80000008)
#define ADDR_DVD_STREAMING_BUF_SIZE      __AT_ADDR(0x80000009)
#define ADDR_MAGIC_WORD                  __AT_ADDR(0x80000020)
#define ADDR_VERSION                     __AT_ADDR(0x80000024)
#define ADDR_MEM_SIZE_PHYS               __AT_ADDR(0x80000028)
#define ADDR_CONSOLE_TYPE                __AT_ADDR(0x8000002C)
#define ADDR_ARENA_LO                    __AT_ADDR(0x80000030)
#define ADDR_ARENA_HI                    __AT_ADDR(0x80000034)
#define ADDR_FST_POS                     __AT_ADDR(0x80000038)
#define ADDR_FST_MAX_LENGTH              __AT_ADDR(0x8000003C)
#define ADDR_DBG_EXCEPTION_MASK          __AT_ADDR(0x80000044)
#define ADDR_DBG_EXCEPTION_HOOK_DEST     __AT_ADDR(0x80000048)
#define ADDR_DBG_LR_TEMP                 __AT_ADDR(0x8000004C)
#define ADDR_DBG_HOOK_PTR                __AT_ADDR(0x80000060)
#define ADDR_OS_CONTEXT_PHYS_CURR        __AT_ADDR(0x800000C0)
#define ADDR_OS_CONTEXT_MASK_PREV        __AT_ADDR(0x800000C4)
#define ADDR_OS_CONTEXT_MASK_CURR        __AT_ADDR(0x800000C8)
#define ADDR_TV_MODE                     __AT_ADDR(0x800000CC)
#define ADDR_ARAM_SIZE                   __AT_ADDR(0x800000D0)
#define ADDR_OS_CONTEXT_LOGICAL_CURR     __AT_ADDR(0x800000D4)
#define ADDR_OS_THREAD_DEFAULT           __AT_ADDR(0x800000D8)
#define ADDR_OS_THREAD_ACTIVE_QUEUE_HEAD __AT_ADDR(0x800000DC)
#define ADDR_OS_THREAD_ACTIVE_QUEUE_TAIL __AT_ADDR(0x800000E0)
#define ADDR_OS_THREAD_CURRENT           __AT_ADDR(0x800000E4)
#define ADDR_DBG_MON_SIZE                __AT_ADDR(0x800000E8)
#define ADDR_DBG_MON_POS                 __AT_ADDR(0x800000EC)
#define ADDR_MEM_SIZE                    __AT_ADDR(0x800000F0)
#define ADDR_DVD_BI2_POS                 __AT_ADDR(0x800000F4)
#define ADDR_BUS_CLOCK_SPEED             __AT_ADDR(0x800000F8)
#define ADDR_CPU_CLOCK_SPEED             __AT_ADDR(0x800000FC)
#define ADDR_IRQ_RESET                   __AT_ADDR(0x80000100)
#define ADDR_IRQ_MACHINECHECK            __AT_ADDR(0x80000200)
#define ADDR_IRQ_DSI                     __AT_ADDR(0x80000300)
#define ADDR_IRQ_ISI                     __AT_ADDR(0x80000400)
#define ADDR_IRQ_EXT                     __AT_ADDR(0x80000500)
#define ADDR_IRQ_ALIGN                   __AT_ADDR(0x80000600)
#define ADDR_IRQ_PROG                    __AT_ADDR(0x80000700)
#define ADDR_IRQ_FP_NONE                 __AT_ADDR(0x80000800)
#define ADDR_IRQ_DECREMENTER             __AT_ADDR(0x80000900)
#define ADDR_IRQ_SYSCALL                 __AT_ADDR(0x80000C00)
#define ADDR_IRQ_TRACE                   __AT_ADDR(0x80000D00)
#define ADDR_IRQ_PERF_MON                __AT_ADDR(0x80000F00)
#define ADDR_IRQ_IABR                    __AT_ADDR(0x80001300)
#define ADDR_RESERVED                    __AT_ADDR(0x80001400)
#define ADDR_IRQ_THERMAL                 __AT_ADDR(0x80001700)

#define ADDR_RAM_END __AT_ADDR(0x81800000)

// Command Processor Register
#define ADDR_CP_SR                __AT_ADDR(0xCC000000)
#define ADDR_CP_CR                __AT_ADDR(0xCC000002)
#define ADDR_CP_CLEAR             __AT_ADDR(0xCC000004)
#define ADDR_CP_TOKEN             __AT_ADDR(0xCC00000E)
#define ADDR_CP_LEFT              __AT_ADDR(0xCC000010)
#define ADDR_CP_RIGHT             __AT_ADDR(0xCC000012)
#define ADDR_CP_TOP               __AT_ADDR(0xCC000014)
#define ADDR_CP_BOTTOM            __AT_ADDR(0xCC000016)
#define ADDR_CP_FIFO_BASE_LO      __AT_ADDR(0xCC000020)
#define ADDR_CP_FIFO_BASE_HI      __AT_ADDR(0xCC000022)
#define ADDR_CP_FIFO_END_LO       __AT_ADDR(0xCC000024)
#define ADDR_CP_FIFO_END_HI       __AT_ADDR(0xCC000026)
#define ADDR_CP_FIFO_HIGH_MARK_LO __AT_ADDR(0xCC000028)
#define ADDR_CP_FIFO_HIGH_MARK_HI __AT_ADDR(0xCC00002A)
#define ADDR_CP_FIFO_LOW_MARK_LO  __AT_ADDR(0xCC00002C)
#define ADDR_CP_FIFO_LOW_MARK_HI  __AT_ADDR(0xCC00002E)
#define ADDR_CP_FIFO_DIST_LO      __AT_ADDR(0xCC000030)
#define ADDR_CP_FIFO_DIST_HI      __AT_ADDR(0xCC000032)
#define ADDR_CP_FIFO_WRITE_LO     __AT_ADDR(0xCC000034)
#define ADDR_CP_FIFO_WRITE_HI     __AT_ADDR(0xCC000036)
#define ADDR_CP_FIFO_READ_LO      __AT_ADDR(0xCC000038)
#define ADDR_CP_FIFO_READ_HI      __AT_ADDR(0xCC00003A)
#define ADDR_CP_FIFO_BP_LO        __AT_ADDR(0xCC00003C)
#define ADDR_CP_FIFO_BP_HI        __AT_ADDR(0xCC00003A)

// Pixel Engine Register
#define ADDR_PE_Z          __AT_ADDR(0xCC001000)
#define ADDR_PE_ALPHA      __AT_ADDR(0xCC001002)
#define ADDR_PE_DEST_ALPHA __AT_ADDR(0xCC001004)
#define ADDR_PE_ALPHA_MODE __AT_ADDR(0xCC001006)
#define ADDR_PE_ALPHA_READ __AT_ADDR(0xCC001008)
#define ADDR_PE_ISR        __AT_ADDR(0xCC00100A)
#define ADDR_PE_TOKEN      __AT_ADDR(0xCC00100E)

// Video interface Register
#define ADDR_VI_VTR        __AT_ADDR(0xCC002000)
#define ADDR_VI_DCR        __AT_ADDR(0xCC002002)
#define ADDR_VI_HTR0_SYNC  __AT_ADDR(0xCC002004)
#define ADDR_VI_HTR0_WIDTH __AT_ADDR(0xCC002006)
#define ADDR_VI_HTR1_START __AT_ADDR(0xCC002008)
#define ADDR_VI_HTR1_WIDTH __AT_ADDR(0xCC00200A)
#define ADDR_VI_VT0_PSB    __AT_ADDR(0xCC00200C)
#define ADDR_VI_VT0_PRB    __AT_ADDR(0xCC00200E)
#define ADDR_VI_VTE_PSB    __AT_ADDR(0xCC002010)
#define ADDR_VI_VTE_PRB    __AT_ADDR(0xCC002012)
#define ADDR_VI_BBEI_3     __AT_ADDR(0xCC002014)
#define ADDR_VI_BBEI_1     __AT_ADDR(0xCC002016)
#define ADDR_VI_BBEI_4     __AT_ADDR(0xCC002018)
#define ADDR_VI_BBEI_2     __AT_ADDR(0xCC00201A)
#define ADDR_VI_TFBL       __AT_ADDR(0xCC00201C)
#define ADDR_VI_TFBR       __AT_ADDR(0xCC002020)
#define ADDR_VI_BFBL       __AT_ADDR(0xCC002024)
#define ADDR_VI_BFBR       __AT_ADDR(0xCC002028)
#define ADDR_VI_DPV        __AT_ADDR(0xCC00202C)
#define ADDR_VI_DPH        __AT_ADDR(0xCC00202E)
#define ADDR_VI_DI0_CTRL   __AT_ADDR(0xCC002030)
#define ADDR_VI_DI0_POS    __AT_ADDR(0xCC002032)
#define ADDR_VI_DI1_CTRL   __AT_ADDR(0xCC002034)
#define ADDR_VI_DI1_POS    __AT_ADDR(0xCC002036)
#define ADDR_VI_DI2_CTRL   __AT_ADDR(0xCC002038)
#define ADDR_VI_DI2_POS    __AT_ADDR(0xCC00203A)
#define ADDR_VI_DI3_CTRL   __AT_ADDR(0xCC00203C)
#define ADDR_VI_DI3_POS    __AT_ADDR(0xCC00203E)
#define ADDR_VI_DL0        __AT_ADDR(0xCC002040)
#define ADDR_VI_DL1        __AT_ADDR(0xCC002044)
#define ADDR_VI_HSW        __AT_ADDR(0xCC002048)
#define ADDR_VI_HSR        __AT_ADDR(0xCC00204A)
#define ADDR_VI_FCT0_HI    __AT_ADDR(0xCC00204C)
#define ADDR_VI_FCT0_LO    __AT_ADDR(0xCC00204E)
#define ADDR_VI_FCT1_HI    __AT_ADDR(0xCC002050)
#define ADDR_VI_FCT1_LO    __AT_ADDR(0xCC002052)
#define ADDR_VI_FCT2_HI    __AT_ADDR(0xCC002054)
#define ADDR_VI_FCT2_LO    __AT_ADDR(0xCC002056)
#define ADDR_VI_FCT3_HI    __AT_ADDR(0xCC002058)
#define ADDR_VI_FCT3_LO    __AT_ADDR(0xCC00205A)
#define ADDR_VI_FCT4_HI    __AT_ADDR(0xCC00205C)
#define ADDR_VI_FCT4_LO    __AT_ADDR(0xCC00205E)
#define ADDR_VI_FCT5_HI    __AT_ADDR(0xCC002060)
#define ADDR_VI_FCT5_LO    __AT_ADDR(0xCC002062)
#define ADDR_VI_FCT6_HI    __AT_ADDR(0xCC002064)
#define ADDR_VI_FCT6_LO    __AT_ADDR(0xCC002066)
#define ADDR_VI_VICLK      __AT_ADDR(0xCC00206C)
#define ADDR_VI_VISEL      __AT_ADDR(0xCC00206E)
#define ADDR_VI_HBE        __AT_ADDR(0xCC002072)
#define ADDR_VI_HBS        __AT_ADDR(0xCC002074)

// Processor Interrupt Register
#define ADDR_PI_INTSR           __AT_ADDR(0xCC003000)
#define ADDR_PI_INTMR           __AT_ADDR(0xCC003004)
#define ADDR_PI_FIFO_BASE_START __AT_ADDR(0xCC003020)
#define ADDR_PI_FIFO_BASE_END   __AT_ADDR(0xCC003020)
#define ADDR_PI_FIFO_WRITE_PTR  __AT_ADDR(0xCC003020)
#define ADDR_PI_ESR             __AT_ADDR(0xCC00301C)
#define ADDR_PI_EAR             __AT_ADDR(0xCC003020)
#define ADDR_PI_RESET           __AT_ADDR(0xCC003024)
#define ADDR_PI_TYPE            __AT_ADDR(0xCC00302C)

// Memory Interrupt Register
#define ADDR_MI_PROT1     __AT_ADDR(0xCC004000)
#define ADDR_MI_PROT2     __AT_ADDR(0xCC004000)
#define ADDR_MI_PROT3     __AT_ADDR(0xCC004000)
#define ADDR_MI_PROT4     __AT_ADDR(0xCC004000)
#define ADDR_MI_PROT_TYPE __AT_ADDR(0xCC004010)
#define ADDR_MI_INT_MASK  __AT_ADDR(0xCC00401C)
#define ADDR_MI_INT_CAUSE __AT_ADDR(0xCC00401E)
#define ADDR_PI_ACK       __AT_ADDR(0xCC004020)
#define ADDR_PI_ADDR_LO   __AT_ADDR(0xCC004022)
#define ADDR_PI_ADDR_HI   __AT_ADDR(0xCC004024)
#define ADDR_PI_TIMERS    __AT_ADDR(0xCC004032)

// Digital Signal Processor Register
#define ADDR_DSP_DSPMAIL_HI       __AT_ADDR(0xCC005000)
#define ADDR_DSP_DSPMAIL_LO       __AT_ADDR(0xCC005002)
#define ADDR_DSP_CPUMAIL_HI       __AT_ADDR(0xCC005004)
#define ADDR_DSP_CPUMAIL_LO       __AT_ADDR(0xCC005006)
#define ADDR_DSP_CSR              __AT_ADDR(0xCC00500A)
#define ADDR_DSP_AR_SIZE          __AT_ADDR(0xCC005012)
#define ADDR_DSP_AR_MODE          __AT_ADDR(0xCC005016)
#define ADDR_DSP_AR_REFRESH       __AT_ADDR(0xCC00501A)
#define ADDR_DSP_AR_DMA_MMADDR_HI __AT_ADDR(0xCC005020)
#define ADDR_DSP_AR_DMA_MMADDR_LO __AT_ADDR(0xCC005022)
#define ADDR_DSP_AR_DMA_ARADDR_HI __AT_ADDR(0xCC005024)
#define ADDR_DSP_AR_DMA_ARADDR_LO __AT_ADDR(0xCC005026)
#define ADDR_DSP_AR_DMA_CNT_HI    __AT_ADDR(0xCC005028)
#define ADDR_DSP_AR_DMA_CNT_LO    __AT_ADDR(0xCC00502A)
#define ADDR_DSP_DMA_START_HI     __AT_ADDR(0xCC005030)
#define ADDR_DSP_DMA_START_LO     __AT_ADDR(0xCC005032)
#define ADDR_DSP_DMA_LENGTH       __AT_ADDR(0xCC005036)
#define ADDR_DSP_DMA_COUNT_LEFT   __AT_ADDR(0xCC00503A)

// DVD Interface Register
#define ADDR_DVD_DISR        __AT_ADDR(0xCC006000)
#define ADDR_DVD_DICVR       __AT_ADDR(0xCC006004)
#define ADDR_DVD_DICMDBUF0   __AT_ADDR(0xCC006008)
#define ADDR_DVD_DICMDBUF1   __AT_ADDR(0xCC00600C)
#define ADDR_DVD_DICMDBUF2   __AT_ADDR(0xCC006010)
#define ADDR_DVD_DIDMAMAR    __AT_ADDR(0xCC006014)
#define ADDR_DVD_DIDMALENGTH __AT_ADDR(0xCC006018)
#define ADDR_DVD_DICR        __AT_ADDR(0xCC00601C)
#define ADDR_DVD_DIDATA      __AT_ADDR(0xCC006020)
#define ADDR_DVD_DICFG       __AT_ADDR(0xCC006024)

// Serial Interface Register
#define ADDR_JOY_REG   __AT_ADDR(0xCC006400)
#define ADDR_SI_POLL   __AT_ADDR(0xCC006430)
#define ADDR_SI_COMCSR __AT_ADDR(0xCC006434)
#define ADDR_SI_SR     __AT_ADDR(0xCC006438)
#define ADDR_SI_EXILK  __AT_ADDR(0xCC00643C)
#define ADDR_SI_BUFFER __AT_ADDR(0xCC006480)

// External Interface Register
#define ADDR_EXI_SR0     __AT_ADDR(0xCC006800)
#define ADDR_EXI_DMA0    __AT_ADDR(0xCC006804)
#define ADDR_EXI_DMALEN0 __AT_ADDR(0xCC006808)
#define ADDR_EXI_CR0     __AT_ADDR(0xCC00680C)
#define ADDR_EXI_DATA0   __AT_ADDR(0xCC006810)
#define ADDR_EXI_SR1     __AT_ADDR(0xCC006814)
#define ADDR_EXI_DMA1    __AT_ADDR(0xCC006818)
#define ADDR_EXI_DMALEN1 __AT_ADDR(0xCC00681C)
#define ADDR_EXI_CR1     __AT_ADDR(0xCC006820)
#define ADDR_EXI_DATA1   __AT_ADDR(0xCC006824)
#define ADDR_EXI_SR2     __AT_ADDR(0xCC006828)
#define ADDR_EXI_DMA2    __AT_ADDR(0xCC00682C)
#define ADDR_EXI_DMALEN2 __AT_ADDR(0xCC006830)
#define ADDR_EXI_CR2     __AT_ADDR(0xCC006834)
#define ADDR_EXI_DATA2   __AT_ADDR(0xCC006838)

// Audio Interface Register
#define ADDR_AI_CR   __AT_ADDR(0xCC006C00)
#define ADDR_AI_VR   __AT_ADDR(0xCC006C04)
#define ADDR_AI_SCNT __AT_ADDR(0xCC006C08)
#define ADDR_AI_IT   __AT_ADDR(0xCC006C0C)

// Graphics FIFO Register
#define ADDR_GXFIFO __AT_ADDR(0xCC008000)

#endif
