{"vcs1":{"timestamp_begin":1681299465.454078628, "rt":0.87, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681299466.360236226, "rt":0.76, "ut":0.20, "st":0.17}}
{"link":{"timestamp_begin":1681299467.144676210, "rt":0.98, "ut":0.05, "st":0.88}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681299465.152435876}
{"VCS_COMP_START_TIME": 1681299465.152435876}
{"VCS_COMP_END_TIME": 1681299469.289111101}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222680}}
