// Seed: 458929131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_6;
  always begin
    id_6 = 1 == id_5;
  end
  wand id_7 = (1) == id_3;
  assign id_7.id_7 = (id_3 - 1'b0);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0(
      id_3, id_1, id_1, id_1, id_3
  );
  wire id_4, id_5;
  reg id_6, id_7, id_8;
  wire id_9, id_10;
  final id_8 <= 1'h0;
  assign id_7 = id_8;
  initial $display(1'h0);
  assign id_2 = id_7;
  id_11(
      .id_0(id_4)
  );
endmodule
