{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650009020567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650009020567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 15:50:20 2022 " "Processing started: Fri Apr 15 15:50:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650009020567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1650009020567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LZ77_Encoder -c LZ77_Encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off LZ77_Encoder -c LZ77_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1650009020567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1650009020895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LZ77_Encoder.v(45) " "Verilog HDL information at LZ77_Encoder.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1650009020942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH LZ77_Encoder.v(7) " "Verilog HDL Declaration information at LZ77_Encoder.v(7): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1650009020942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lz77_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lz77_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LZ77_Encoder " "Found entity 1: LZ77_Encoder" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650009020942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650009020942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LZ77_Encoder " "Elaborating entity \"LZ77_Encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1650009020957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 LZ77_Encoder.v(84) " "Verilog HDL assignment warning at LZ77_Encoder.v(84): truncated value with size 32 to match size of target (13)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650009020973 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 LZ77_Encoder.v(104) " "Verilog HDL assignment warning at LZ77_Encoder.v(104): truncated value with size 32 to match size of target (13)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650009021098 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 LZ77_Encoder.v(132) " "Verilog HDL assignment warning at LZ77_Encoder.v(132): truncated value with size 4 to match size of target (3)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650009021098 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(133) " "Verilog HDL assignment warning at LZ77_Encoder.v(133): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650009021098 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(153) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(153): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 153 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(154) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(154): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 154 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(155) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(155): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 155 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(156) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(156): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 156 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(157) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(157): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 157 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(158) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(158): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 158 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(159) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(159): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 159 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(160) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(160): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 160 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(161) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(161): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 161 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650009021114 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[8\]\[0\] LZ77_Encoder.v(118) " "Inferred latch for \"window\[8\]\[0\]\" at LZ77_Encoder.v(118)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[8\]\[1\] LZ77_Encoder.v(118) " "Inferred latch for \"window\[8\]\[1\]\" at LZ77_Encoder.v(118)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[8\]\[2\] LZ77_Encoder.v(118) " "Inferred latch for \"window\[8\]\[2\]\" at LZ77_Encoder.v(118)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[8\]\[3\] LZ77_Encoder.v(118) " "Inferred latch for \"window\[8\]\[3\]\" at LZ77_Encoder.v(118)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[8\]\[4\] LZ77_Encoder.v(118) " "Inferred latch for \"window\[8\]\[4\]\" at LZ77_Encoder.v(118)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[8\]\[5\] LZ77_Encoder.v(118) " "Inferred latch for \"window\[8\]\[5\]\" at LZ77_Encoder.v(118)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[8\]\[6\] LZ77_Encoder.v(118) " "Inferred latch for \"window\[8\]\[6\]\" at LZ77_Encoder.v(118)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[8\]\[7\] LZ77_Encoder.v(118) " "Inferred latch for \"window\[8\]\[7\]\" at LZ77_Encoder.v(118)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[7\]\[0\] LZ77_Encoder.v(117) " "Inferred latch for \"window\[7\]\[0\]\" at LZ77_Encoder.v(117)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[7\]\[1\] LZ77_Encoder.v(117) " "Inferred latch for \"window\[7\]\[1\]\" at LZ77_Encoder.v(117)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[7\]\[2\] LZ77_Encoder.v(117) " "Inferred latch for \"window\[7\]\[2\]\" at LZ77_Encoder.v(117)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[7\]\[3\] LZ77_Encoder.v(117) " "Inferred latch for \"window\[7\]\[3\]\" at LZ77_Encoder.v(117)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[7\]\[4\] LZ77_Encoder.v(117) " "Inferred latch for \"window\[7\]\[4\]\" at LZ77_Encoder.v(117)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[7\]\[5\] LZ77_Encoder.v(117) " "Inferred latch for \"window\[7\]\[5\]\" at LZ77_Encoder.v(117)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[7\]\[6\] LZ77_Encoder.v(117) " "Inferred latch for \"window\[7\]\[6\]\" at LZ77_Encoder.v(117)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[7\]\[7\] LZ77_Encoder.v(117) " "Inferred latch for \"window\[7\]\[7\]\" at LZ77_Encoder.v(117)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[6\]\[0\] LZ77_Encoder.v(116) " "Inferred latch for \"window\[6\]\[0\]\" at LZ77_Encoder.v(116)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[6\]\[1\] LZ77_Encoder.v(116) " "Inferred latch for \"window\[6\]\[1\]\" at LZ77_Encoder.v(116)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[6\]\[2\] LZ77_Encoder.v(116) " "Inferred latch for \"window\[6\]\[2\]\" at LZ77_Encoder.v(116)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[6\]\[3\] LZ77_Encoder.v(116) " "Inferred latch for \"window\[6\]\[3\]\" at LZ77_Encoder.v(116)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[6\]\[4\] LZ77_Encoder.v(116) " "Inferred latch for \"window\[6\]\[4\]\" at LZ77_Encoder.v(116)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[6\]\[5\] LZ77_Encoder.v(116) " "Inferred latch for \"window\[6\]\[5\]\" at LZ77_Encoder.v(116)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[6\]\[6\] LZ77_Encoder.v(116) " "Inferred latch for \"window\[6\]\[6\]\" at LZ77_Encoder.v(116)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[6\]\[7\] LZ77_Encoder.v(116) " "Inferred latch for \"window\[6\]\[7\]\" at LZ77_Encoder.v(116)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[5\]\[0\] LZ77_Encoder.v(115) " "Inferred latch for \"window\[5\]\[0\]\" at LZ77_Encoder.v(115)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[5\]\[1\] LZ77_Encoder.v(115) " "Inferred latch for \"window\[5\]\[1\]\" at LZ77_Encoder.v(115)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[5\]\[2\] LZ77_Encoder.v(115) " "Inferred latch for \"window\[5\]\[2\]\" at LZ77_Encoder.v(115)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[5\]\[3\] LZ77_Encoder.v(115) " "Inferred latch for \"window\[5\]\[3\]\" at LZ77_Encoder.v(115)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[5\]\[4\] LZ77_Encoder.v(115) " "Inferred latch for \"window\[5\]\[4\]\" at LZ77_Encoder.v(115)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[5\]\[5\] LZ77_Encoder.v(115) " "Inferred latch for \"window\[5\]\[5\]\" at LZ77_Encoder.v(115)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[5\]\[6\] LZ77_Encoder.v(115) " "Inferred latch for \"window\[5\]\[6\]\" at LZ77_Encoder.v(115)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[5\]\[7\] LZ77_Encoder.v(115) " "Inferred latch for \"window\[5\]\[7\]\" at LZ77_Encoder.v(115)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[4\]\[0\] LZ77_Encoder.v(114) " "Inferred latch for \"window\[4\]\[0\]\" at LZ77_Encoder.v(114)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[4\]\[1\] LZ77_Encoder.v(114) " "Inferred latch for \"window\[4\]\[1\]\" at LZ77_Encoder.v(114)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[4\]\[2\] LZ77_Encoder.v(114) " "Inferred latch for \"window\[4\]\[2\]\" at LZ77_Encoder.v(114)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[4\]\[3\] LZ77_Encoder.v(114) " "Inferred latch for \"window\[4\]\[3\]\" at LZ77_Encoder.v(114)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[4\]\[4\] LZ77_Encoder.v(114) " "Inferred latch for \"window\[4\]\[4\]\" at LZ77_Encoder.v(114)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[4\]\[5\] LZ77_Encoder.v(114) " "Inferred latch for \"window\[4\]\[5\]\" at LZ77_Encoder.v(114)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[4\]\[6\] LZ77_Encoder.v(114) " "Inferred latch for \"window\[4\]\[6\]\" at LZ77_Encoder.v(114)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[4\]\[7\] LZ77_Encoder.v(114) " "Inferred latch for \"window\[4\]\[7\]\" at LZ77_Encoder.v(114)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[3\]\[0\] LZ77_Encoder.v(113) " "Inferred latch for \"window\[3\]\[0\]\" at LZ77_Encoder.v(113)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[3\]\[1\] LZ77_Encoder.v(113) " "Inferred latch for \"window\[3\]\[1\]\" at LZ77_Encoder.v(113)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[3\]\[2\] LZ77_Encoder.v(113) " "Inferred latch for \"window\[3\]\[2\]\" at LZ77_Encoder.v(113)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[3\]\[3\] LZ77_Encoder.v(113) " "Inferred latch for \"window\[3\]\[3\]\" at LZ77_Encoder.v(113)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[3\]\[4\] LZ77_Encoder.v(113) " "Inferred latch for \"window\[3\]\[4\]\" at LZ77_Encoder.v(113)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[3\]\[5\] LZ77_Encoder.v(113) " "Inferred latch for \"window\[3\]\[5\]\" at LZ77_Encoder.v(113)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[3\]\[6\] LZ77_Encoder.v(113) " "Inferred latch for \"window\[3\]\[6\]\" at LZ77_Encoder.v(113)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[3\]\[7\] LZ77_Encoder.v(113) " "Inferred latch for \"window\[3\]\[7\]\" at LZ77_Encoder.v(113)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[2\]\[0\] LZ77_Encoder.v(112) " "Inferred latch for \"window\[2\]\[0\]\" at LZ77_Encoder.v(112)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[2\]\[1\] LZ77_Encoder.v(112) " "Inferred latch for \"window\[2\]\[1\]\" at LZ77_Encoder.v(112)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[2\]\[2\] LZ77_Encoder.v(112) " "Inferred latch for \"window\[2\]\[2\]\" at LZ77_Encoder.v(112)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[2\]\[3\] LZ77_Encoder.v(112) " "Inferred latch for \"window\[2\]\[3\]\" at LZ77_Encoder.v(112)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[2\]\[4\] LZ77_Encoder.v(112) " "Inferred latch for \"window\[2\]\[4\]\" at LZ77_Encoder.v(112)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[2\]\[5\] LZ77_Encoder.v(112) " "Inferred latch for \"window\[2\]\[5\]\" at LZ77_Encoder.v(112)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[2\]\[6\] LZ77_Encoder.v(112) " "Inferred latch for \"window\[2\]\[6\]\" at LZ77_Encoder.v(112)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[2\]\[7\] LZ77_Encoder.v(112) " "Inferred latch for \"window\[2\]\[7\]\" at LZ77_Encoder.v(112)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[1\]\[0\] LZ77_Encoder.v(111) " "Inferred latch for \"window\[1\]\[0\]\" at LZ77_Encoder.v(111)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[1\]\[1\] LZ77_Encoder.v(111) " "Inferred latch for \"window\[1\]\[1\]\" at LZ77_Encoder.v(111)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[1\]\[2\] LZ77_Encoder.v(111) " "Inferred latch for \"window\[1\]\[2\]\" at LZ77_Encoder.v(111)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[1\]\[3\] LZ77_Encoder.v(111) " "Inferred latch for \"window\[1\]\[3\]\" at LZ77_Encoder.v(111)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[1\]\[4\] LZ77_Encoder.v(111) " "Inferred latch for \"window\[1\]\[4\]\" at LZ77_Encoder.v(111)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[1\]\[5\] LZ77_Encoder.v(111) " "Inferred latch for \"window\[1\]\[5\]\" at LZ77_Encoder.v(111)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[1\]\[6\] LZ77_Encoder.v(111) " "Inferred latch for \"window\[1\]\[6\]\" at LZ77_Encoder.v(111)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window\[1\]\[7\] LZ77_Encoder.v(111) " "Inferred latch for \"window\[1\]\[7\]\" at LZ77_Encoder.v(111)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650009021473 "|LZ77_Encoder"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[4\]\[0\] " "Latch window\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092520 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[4\]\[1\] " "Latch window\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092520 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[4\]\[2\] " "Latch window\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092520 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[4\]\[3\] " "Latch window\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092520 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[4\]\[4\] " "Latch window\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092520 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[4\]\[5\] " "Latch window\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092520 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[4\]\[6\] " "Latch window\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092520 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[4\]\[7\] " "Latch window\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[3\]\[0\] " "Latch window\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[3\]\[1\] " "Latch window\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[3\]\[2\] " "Latch window\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[3\]\[3\] " "Latch window\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[3\]\[4\] " "Latch window\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[3\]\[5\] " "Latch window\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[3\]\[6\] " "Latch window\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[3\]\[7\] " "Latch window\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[6\]\[0\] " "Latch window\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[6\]\[1\] " "Latch window\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092521 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[6\]\[2\] " "Latch window\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[6\]\[3\] " "Latch window\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[6\]\[4\] " "Latch window\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[6\]\[5\] " "Latch window\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[6\]\[6\] " "Latch window\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[6\]\[7\] " "Latch window\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[5\]\[0\] " "Latch window\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[5\]\[1\] " "Latch window\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[5\]\[2\] " "Latch window\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[5\]\[3\] " "Latch window\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[5\]\[4\] " "Latch window\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[5\]\[5\] " "Latch window\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092522 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[5\]\[6\] " "Latch window\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[5\]\[7\] " "Latch window\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[8\]\[0\] " "Latch window\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[8\]\[1\] " "Latch window\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[8\]\[2\] " "Latch window\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[8\]\[3\] " "Latch window\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[8\]\[4\] " "Latch window\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[8\]\[5\] " "Latch window\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[8\]\[6\] " "Latch window\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[8\]\[7\] " "Latch window\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[7\]\[0\] " "Latch window\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[7\]\[1\] " "Latch window\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092523 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[7\]\[2\] " "Latch window\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[7\]\[3\] " "Latch window\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[7\]\[4\] " "Latch window\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[7\]\[5\] " "Latch window\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[7\]\[6\] " "Latch window\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[7\]\[7\] " "Latch window\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[2\]\[0\] " "Latch window\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[2\]\[1\] " "Latch window\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[2\]\[2\] " "Latch window\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[2\]\[3\] " "Latch window\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[2\]\[4\] " "Latch window\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092524 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[2\]\[5\] " "Latch window\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092525 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[2\]\[6\] " "Latch window\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092525 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "window\[2\]\[7\] " "Latch window\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1650009092525 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1650009092525 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1650009092749 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1650009092749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1650009143519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/output_files/LZ77_Encoder.map.smsg " "Generated suppressed messages file C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/output_files/LZ77_Encoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1650009144208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1650009146495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650009146495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74310 " "Implemented 74310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1650009149134 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1650009149134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74282 " "Implemented 74282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1650009149134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1650009149134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650009149212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 15:52:29 2022 " "Processing ended: Fri Apr 15 15:52:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650009149212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:09 " "Elapsed time: 00:02:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650009149212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650009149212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650009149212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650009150400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650009150400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 15:52:30 2022 " "Processing started: Fri Apr 15 15:52:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650009150400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650009150400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LZ77_Encoder -c LZ77_Encoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LZ77_Encoder -c LZ77_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650009150400 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650009150510 ""}
{ "Info" "0" "" "Project  = LZ77_Encoder" {  } {  } 0 0 "Project  = LZ77_Encoder" 0 0 "Fitter" 0 0 1650009150510 ""}
{ "Info" "0" "" "Revision = LZ77_Encoder" {  } {  } 0 0 "Revision = LZ77_Encoder" 0 0 "Fitter" 0 0 1650009150510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1650009151089 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LZ77_Encoder EP2C70F896C8 " "Selected device EP2C70F896C8 for design \"LZ77_Encoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650009151401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650009151432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650009151432 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650009151833 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650009151833 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896I8 " "Device EP2C70F896I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1650009152862 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650009152862 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 76726 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1650009152968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 76727 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1650009152968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 76728 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1650009152968 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650009152968 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valid " "Pin valid not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { valid } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encode " "Pin encode not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encode } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finish " "Pin finish not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { finish } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { finish } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offset\[0\] " "Pin offset\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { offset[0] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offset\[1\] " "Pin offset\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { offset[1] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offset\[2\] " "Pin offset\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { offset[2] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offset[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offset\[3\] " "Pin offset\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { offset[3] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "match_len\[0\] " "Pin match_len\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { match_len[0] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { match_len[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "match_len\[1\] " "Pin match_len\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { match_len[1] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { match_len[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "match_len\[2\] " "Pin match_len\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { match_len[2] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { match_len[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[0\] " "Pin char_nxt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { char_nxt[0] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_nxt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[1\] " "Pin char_nxt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { char_nxt[1] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_nxt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[2\] " "Pin char_nxt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { char_nxt[2] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_nxt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[3\] " "Pin char_nxt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { char_nxt[3] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_nxt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[4\] " "Pin char_nxt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { char_nxt[4] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_nxt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[5\] " "Pin char_nxt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { char_nxt[5] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_nxt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[6\] " "Pin char_nxt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { char_nxt[6] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_nxt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "char_nxt\[7\] " "Pin char_nxt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { char_nxt[7] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_nxt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[2\] " "Pin chardata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chardata[2] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chardata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[0\] " "Pin chardata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chardata[0] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chardata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[1\] " "Pin chardata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chardata[1] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chardata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[3\] " "Pin chardata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chardata[3] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chardata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[4\] " "Pin chardata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chardata[4] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chardata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[5\] " "Pin chardata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chardata[5] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chardata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[6\] " "Pin chardata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chardata[6] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chardata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chardata\[7\] " "Pin chardata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chardata[7] } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chardata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1650009154168 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1650009154168 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "TimeQuest Timing Analyzer is analyzing 56 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1650009157256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LZ77_Encoder.sdc " "Synopsys Design Constraints File file not found: 'LZ77_Encoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650009157318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650009157318 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650009157893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[1\] " "Destination node cnt\[1\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18708 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[2\] " "Destination node cnt\[2\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18707 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[3\] " "Destination node cnt\[3\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18706 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[4\] " "Destination node cnt\[4\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18705 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[5\] " "Destination node cnt\[5\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18704 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[6\] " "Destination node cnt\[6\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18703 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[7\] " "Destination node cnt\[7\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[8\] " "Destination node cnt\[8\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18701 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[9\] " "Destination node cnt\[9\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18700 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[10\] " "Destination node cnt\[10\]" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18699 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1650009160633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1650009160633 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650009160633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "window~2  " "Automatically promoted node window~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""}  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { window~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 24552 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650009160633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.OUT~0 " "Destination node next_state.OUT~0" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_state.OUT~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18864 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "always10~0 " "Destination node always10~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { always10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18871 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.FINISH~1 " "Destination node next_state.FINISH~1" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_state.FINISH~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18873 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.CAL~0 " "Destination node next_state.CAL~0" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_state.CAL~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18874 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[12\]~23 " "Destination node cnt\[12\]~23" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt[12]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18885 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.READ~0 " "Destination node next_state.READ~0" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_state.READ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 18996 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer\[7\]\[3\]~1403 " "Destination node buffer\[7\]\[3\]~1403" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buffer[7][3]~1403 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 20417 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1650009160633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1650009160633 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650009160633 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650009164754 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650009164785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650009164801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650009164832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650009164863 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650009164896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650009164896 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650009164927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650009169689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1650009169735 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650009169735 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 8 18 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 8 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1650009169798 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1650009169798 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650009169798 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1650009169798 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1650009169798 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1650009169798 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1650009169798 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1650009169798 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1650009169798 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1650009169798 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1650009169798 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1650009169798 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650009169798 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650009170643 ""}
