Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/27-openroad-globalplacement/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087740    0.087740 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087740 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012572    0.184463    0.757804    0.845544 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.184463    0.000025    0.845569 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004667    0.283677    0.207601    1.053169 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.283677    0.000009    1.053178 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003144    0.161180    0.134677    1.187856 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.161180    0.000002    1.187857 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.187857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087740    0.087740 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087740 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337740   clock uncertainty
                                  0.000000    0.337740   clock reconvergence pessimism
                                  0.138211    0.475951   library hold time
                                              0.475951   data required time
---------------------------------------------------------------------------------------------
                                              0.475951   data required time
                                             -1.187857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.711906   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087746    0.087746 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087746 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011902    0.178598    0.753288    0.841034 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.178598    0.000035    0.841069 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004233    0.237118    0.194112    1.035181 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.237118    0.000002    1.035184 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003180    0.200197    0.167506    1.202690 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.200197    0.000002    1.202692 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.202692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087746    0.087746 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087746 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337746   clock uncertainty
                                  0.000000    0.337746   clock reconvergence pessimism
                                  0.130739    0.468486   library hold time
                                              0.468486   data required time
---------------------------------------------------------------------------------------------
                                              0.468486   data required time
                                             -1.202692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.734206   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087739    0.087739 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087739 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017436    0.227053    0.790600    0.878339 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.227053    0.000048    0.878387 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004668    0.275854    0.255189    1.133576 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.275854    0.000009    1.133585 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003164    0.159386    0.133836    1.267421 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.159386    0.000002    1.267423 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.267423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087739    0.087739 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087739 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337739   clock uncertainty
                                  0.000000    0.337739   clock reconvergence pessimism
                                  0.138555    0.476294   library hold time
                                              0.476294   data required time
---------------------------------------------------------------------------------------------
                                              0.476294   data required time
                                             -1.267423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791129   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087729    0.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087729 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.024443    0.478366    1.087345    1.175074 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.478366    0.000048    1.175122 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003392    0.177020    0.117216    1.292338 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.177020    0.000005    1.292344 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.292344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087729    0.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087729 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337729   clock uncertainty
                                  0.000000    0.337729   clock reconvergence pessimism
                                  0.135178    0.472907   library hold time
                                              0.472907   data required time
---------------------------------------------------------------------------------------------
                                              0.472907   data required time
                                             -1.292344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819437   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087729    0.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087729 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019810    0.248008    0.806316    0.894045 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.248008    0.000041    0.894086 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004597    0.272215    0.269109    1.163196 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.272215    0.000007    1.163203 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003375    0.160991    0.135586    1.298788 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.160991    0.000005    1.298794 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.298794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087729    0.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087729 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337729   clock uncertainty
                                  0.000000    0.337729   clock reconvergence pessimism
                                  0.138247    0.475977   library hold time
                                              0.475977   data required time
---------------------------------------------------------------------------------------------
                                              0.475977   data required time
                                             -1.298794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822817   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087743    0.087743 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087743 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004356    0.167279    0.887267    0.975010 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.167279    0.000003    0.975013 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.009967    0.227789    0.187727    1.162739 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _070_ (net)
                      0.227789    0.000026    1.162765 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007654    0.295269    0.241157    1.403922 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.295269    0.000007    1.403929 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003010    0.139793    0.110001    1.513930 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.139793    0.000003    1.513933 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003137    0.099975    0.256342    1.770275 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.099975    0.000002    1.770277 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.770277   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087712    0.087712 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087712 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337712   clock uncertainty
                                  0.000000    0.337712   clock reconvergence pessimism
                                  0.151626    0.489338   library hold time
                                              0.489338   data required time
---------------------------------------------------------------------------------------------
                                              0.489338   data required time
                                             -1.770277   data arrival time
---------------------------------------------------------------------------------------------
                                              1.280939   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.457996    6.457996 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.457996 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.457996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087712    0.087712 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087712 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337712   clock uncertainty
                                  0.000000    0.337712   clock reconvergence pessimism
                                  0.525410    0.863122   library removal time
                                              0.863122   data required time
---------------------------------------------------------------------------------------------
                                              0.863122   data required time
                                             -6.457996   data arrival time
---------------------------------------------------------------------------------------------
                                              5.594873   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458051    6.458051 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458051 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087739    0.087739 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087739 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337739   clock uncertainty
                                  0.000000    0.337739   clock reconvergence pessimism
                                  0.525410    0.863149   library removal time
                                              0.863149   data required time
---------------------------------------------------------------------------------------------
                                              0.863149   data required time
                                             -6.458051   data arrival time
---------------------------------------------------------------------------------------------
                                              5.594902   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458052    6.458052 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458052 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087740    0.087740 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087740 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337740   clock uncertainty
                                  0.000000    0.337740   clock reconvergence pessimism
                                  0.525410    0.863150   library removal time
                                              0.863150   data required time
---------------------------------------------------------------------------------------------
                                              0.863150   data required time
                                             -6.458052   data arrival time
---------------------------------------------------------------------------------------------
                                              5.594903   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458064    6.458064 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458064 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458064   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087746    0.087746 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087746 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337746   clock uncertainty
                                  0.000000    0.337746   clock reconvergence pessimism
                                  0.525410    0.863156   library removal time
                                              0.863156   data required time
---------------------------------------------------------------------------------------------
                                              0.863156   data required time
                                             -6.458064   data arrival time
---------------------------------------------------------------------------------------------
                                              5.594908   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458376    6.458376 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458376 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087729    0.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087729 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337729   clock uncertainty
                                  0.000000    0.337729   clock reconvergence pessimism
                                  0.525410    0.863139   library removal time
                                              0.863139   data required time
---------------------------------------------------------------------------------------------
                                              0.863139   data required time
                                             -6.458376   data arrival time
---------------------------------------------------------------------------------------------
                                              5.595237   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458383    6.458384 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458384 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087729    0.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087729 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337729   clock uncertainty
                                  0.000000    0.337729   clock reconvergence pessimism
                                  0.525410    0.863139   library removal time
                                              0.863139   data required time
---------------------------------------------------------------------------------------------
                                              0.863139   data required time
                                             -6.458384   data arrival time
---------------------------------------------------------------------------------------------
                                              5.595244   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.459218    6.459218 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.459218 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.459218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087743    0.087743 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087743 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337743   clock uncertainty
                                  0.000000    0.337743   clock reconvergence pessimism
                                  0.525410    0.863153   library removal time
                                              0.863153   data required time
---------------------------------------------------------------------------------------------
                                              0.863153   data required time
                                             -6.459218   data arrival time
---------------------------------------------------------------------------------------------
                                              5.596065   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.459239    6.459239 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.459239 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.459239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087744    0.087744 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087744 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337744   clock uncertainty
                                  0.000000    0.337744   clock reconvergence pessimism
                                  0.525410    0.863154   library removal time
                                              0.863154   data required time
---------------------------------------------------------------------------------------------
                                              0.863154   data required time
                                             -6.459239   data arrival time
---------------------------------------------------------------------------------------------
                                              5.596085   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.459255    6.459255 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.459255 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.459255   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.035590    0.178196    0.087745    0.087745 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000    0.087745 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.337745   clock uncertainty
                                  0.000000    0.337745   clock reconvergence pessimism
                                  0.525410    0.863154   library removal time
                                              0.863154   data required time
---------------------------------------------------------------------------------------------
                                              0.863154   data required time
                                             -6.459255   data arrival time
---------------------------------------------------------------------------------------------
                                              5.596101   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.459255    6.459255 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.459255 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.459255   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087745   20.087746 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087746 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837746   clock uncertainty
                                  0.000000   19.837746   clock reconvergence pessimism
                                 -1.237893   18.599854   library recovery time
                                             18.599854   data required time
---------------------------------------------------------------------------------------------
                                             18.599854   data required time
                                             -6.459255   data arrival time
---------------------------------------------------------------------------------------------
                                             12.140598   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.459239    6.459239 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.459239 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.459239   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087745   20.087746 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087746 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837746   clock uncertainty
                                  0.000000   19.837746   clock reconvergence pessimism
                                 -1.237893   18.599854   library recovery time
                                             18.599854   data required time
---------------------------------------------------------------------------------------------
                                             18.599854   data required time
                                             -6.459239   data arrival time
---------------------------------------------------------------------------------------------
                                             12.140615   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.459218    6.459218 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.459218 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.459218   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087743   20.087744 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087744 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837744   clock uncertainty
                                  0.000000   19.837744   clock reconvergence pessimism
                                 -1.237893   18.599852   library recovery time
                                             18.599852   data required time
---------------------------------------------------------------------------------------------
                                             18.599852   data required time
                                             -6.459218   data arrival time
---------------------------------------------------------------------------------------------
                                             12.140633   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458376    6.458376 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458376 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458376   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087729   20.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087729 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837730   clock uncertainty
                                  0.000000   19.837730   clock reconvergence pessimism
                                 -1.237893   18.599836   library recovery time
                                             18.599836   data required time
---------------------------------------------------------------------------------------------
                                             18.599836   data required time
                                             -6.458376   data arrival time
---------------------------------------------------------------------------------------------
                                             12.141460   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458383    6.458384 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458384 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458384   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087729   20.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087729 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837730   clock uncertainty
                                  0.000000   19.837730   clock reconvergence pessimism
                                 -1.237893   18.599836   library recovery time
                                             18.599836   data required time
---------------------------------------------------------------------------------------------
                                             18.599836   data required time
                                             -6.458384   data arrival time
---------------------------------------------------------------------------------------------
                                             12.141454   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458064    6.458064 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458064 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458064   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087747   20.087748 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087748 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837748   clock uncertainty
                                  0.000000   19.837748   clock reconvergence pessimism
                                 -1.237893   18.599855   library recovery time
                                             18.599855   data required time
---------------------------------------------------------------------------------------------
                                             18.599855   data required time
                                             -6.458064   data arrival time
---------------------------------------------------------------------------------------------
                                             12.141790   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458051    6.458051 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458051 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458051   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087740   20.087740 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087740 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837742   clock uncertainty
                                  0.000000   19.837742   clock reconvergence pessimism
                                 -1.237893   18.599848   library recovery time
                                             18.599848   data required time
---------------------------------------------------------------------------------------------
                                             18.599848   data required time
                                             -6.458051   data arrival time
---------------------------------------------------------------------------------------------
                                             12.141796   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.458052    6.458052 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.458052 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.458052   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087740   20.087740 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087740 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837742   clock uncertainty
                                  0.000000   19.837742   clock reconvergence pessimism
                                 -1.237893   18.599848   library recovery time
                                             18.599848   data required time
---------------------------------------------------------------------------------------------
                                             18.599848   data required time
                                             -6.458052   data arrival time
---------------------------------------------------------------------------------------------
                                             12.141795   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.457996    6.457996 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.457996 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.457996   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087713   20.087713 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087713 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837715   clock uncertainty
                                  0.000000   19.837715   clock reconvergence pessimism
                                 -1.237893   18.599821   library recovery time
                                             18.599821   data required time
---------------------------------------------------------------------------------------------
                                             18.599821   data required time
                                             -6.457996   data arrival time
---------------------------------------------------------------------------------------------
                                             12.141826   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.008843    0.196260    0.086135    4.086135 ^ ena (in)
                                                         ena (net)
                      0.196260    0.000000    4.086135 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.023925    0.684604    0.472538    4.558673 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.684604    0.000103    4.558776 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003180    0.398638    0.370032    4.928809 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.398638    0.000002    4.928811 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.928811   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087747   20.087748 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087748 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837748   clock uncertainty
                                  0.000000   19.837748   clock reconvergence pessimism
                                 -0.338316   19.499432   library setup time
                                             19.499432   data required time
---------------------------------------------------------------------------------------------
                                             19.499432   data required time
                                             -4.928811   data arrival time
---------------------------------------------------------------------------------------------
                                             14.570621   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.008843    0.196260    0.086135    4.086135 ^ ena (in)
                                                         ena (net)
                      0.196260    0.000000    4.086135 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.023925    0.684604    0.472538    4.558673 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.684604    0.000079    4.558753 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003375    0.295826    0.304608    4.863361 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.295826    0.000005    4.863366 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.863366   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087729   20.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087729 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837730   clock uncertainty
                                  0.000000   19.837730   clock reconvergence pessimism
                                 -0.321315   19.516417   library setup time
                                             19.516417   data required time
---------------------------------------------------------------------------------------------
                                             19.516417   data required time
                                             -4.863366   data arrival time
---------------------------------------------------------------------------------------------
                                             14.653049   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.008843    0.196260    0.086135    4.086135 ^ ena (in)
                                                         ena (net)
                      0.196260    0.000000    4.086135 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.023925    0.684604    0.472538    4.558673 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.684604    0.000124    4.558797 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003164    0.290210    0.300235    4.859033 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.290210    0.000002    4.859035 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.859035   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087740   20.087740 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087740 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837742   clock uncertainty
                                  0.000000   19.837742   clock reconvergence pessimism
                                 -0.320118   19.517624   library setup time
                                             19.517624   data required time
---------------------------------------------------------------------------------------------
                                             19.517624   data required time
                                             -4.859035   data arrival time
---------------------------------------------------------------------------------------------
                                             14.658588   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.008843    0.196260    0.086135    4.086135 ^ ena (in)
                                                         ena (net)
                      0.196260    0.000000    4.086135 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.023925    0.684604    0.472538    4.558673 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.684604    0.000126    4.558799 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003144    0.289682    0.299825    4.858624 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.289682    0.000002    4.858625 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.858625   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087740   20.087740 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087740 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837742   clock uncertainty
                                  0.000000   19.837742   clock reconvergence pessimism
                                 -0.320005   19.517736   library setup time
                                             19.517736   data required time
---------------------------------------------------------------------------------------------
                                             19.517736   data required time
                                             -4.858625   data arrival time
---------------------------------------------------------------------------------------------
                                             14.659110   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.008843    0.196260    0.086135    4.086135 ^ ena (in)
                                                         ena (net)
                      0.196260    0.000000    4.086135 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.023925    0.684604    0.472538    4.558673 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.684604    0.000078    4.558751 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003392    0.307728    0.269254    4.828004 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.307728    0.000005    4.828010 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.828010   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087729   20.087729 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087729 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837730   clock uncertainty
                                  0.000000   19.837730   clock reconvergence pessimism
                                 -0.323853   19.513878   library setup time
                                             19.513878   data required time
---------------------------------------------------------------------------------------------
                                             19.513878   data required time
                                             -4.828010   data arrival time
---------------------------------------------------------------------------------------------
                                             14.685867   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.008843    0.196260    0.086133    4.086133 ^ ena (in)
                                                         ena (net)
                      0.196260    0.000000    4.086133 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003137    0.133254    0.276728    4.362861 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.133254    0.000002    4.362863 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.362863   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087713   20.087713 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087713 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837715   clock uncertainty
                                  0.000000   19.837715   clock reconvergence pessimism
                                 -0.287203   19.550510   library setup time
                                             19.550510   data required time
---------------------------------------------------------------------------------------------
                                             19.550510   data required time
                                             -4.362863   data arrival time
---------------------------------------------------------------------------------------------
                                             15.187649   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    40    0.263690    4.269928    2.459255    6.459255 ^ rst_n (in)
                                                         rst_n (net)
                      4.269928    0.000000    6.459255 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.459255   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087745   20.087746 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087746 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837746   clock uncertainty
                                  0.000000   19.837746   clock reconvergence pessimism
                                 -1.237893   18.599854   library recovery time
                                             18.599854   data required time
---------------------------------------------------------------------------------------------
                                             18.599854   data required time
                                             -6.459255   data arrival time
---------------------------------------------------------------------------------------------
                                             12.140598   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.008843    0.196260    0.086135    4.086135 ^ ena (in)
                                                         ena (net)
                      0.196260    0.000000    4.086135 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.023925    0.684604    0.472538    4.558673 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.684604    0.000103    4.558776 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003180    0.398638    0.370032    4.928809 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.398638    0.000002    4.928811 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.928811   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.035590    0.178196    0.087747   20.087748 ^ clk (in)
                                                         clk (net)
                      0.178196    0.000000   20.087748 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.837748   clock uncertainty
                                  0.000000   19.837748   clock reconvergence pessimism
                                 -0.338316   19.499432   library setup time
                                             19.499432   data required time
---------------------------------------------------------------------------------------------
                                             19.499432   data required time
                                             -4.928811   data arrival time
---------------------------------------------------------------------------------------------
                                             14.570621   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_215_/I                                 3.000000    4.269944   -1.269944 (VIOLATED)
_216_/I                                 3.000000    4.269945   -1.269945 (VIOLATED)
_217_/I                                 3.000000    4.269945   -1.269945 (VIOLATED)
_218_/I                                 3.000000    4.269945   -1.269945 (VIOLATED)
_251_/RN                                3.000000    4.269944   -1.269944 (VIOLATED)
_249_/SETN                              3.000000    4.269942   -1.269942 (VIOLATED)
_250_/RN                                3.000000    4.269942   -1.269942 (VIOLATED)
_252_/RN                                3.000000    4.269943   -1.269943 (VIOLATED)
_203_/A2                                3.000000    4.269942   -1.269942 (VIOLATED)
_253_/RN                                3.000000    4.269942   -1.269942 (VIOLATED)
rst_n                                   3.000000    4.269928   -1.269928 (VIOLATED)
_116_/I                                 3.000000    4.269928   -1.269928 (VIOLATED)
_152_/B                                 3.000000    4.269928   -1.269928 (VIOLATED)
_156_/A1                                3.000000    4.269928   -1.269928 (VIOLATED)
_161_/B                                 3.000000    4.269928   -1.269928 (VIOLATED)
_165_/A1                                3.000000    4.269928   -1.269928 (VIOLATED)
_168_/A1                                3.000000    4.269928   -1.269928 (VIOLATED)
_181_/B                                 3.000000    4.269928   -1.269928 (VIOLATED)
_183_/B                                 3.000000    4.269928   -1.269928 (VIOLATED)
_185_/B                                 3.000000    4.269928   -1.269928 (VIOLATED)
_187_/B                                 3.000000    4.269928   -1.269928 (VIOLATED)
_211_/B                                 3.000000    4.269928   -1.269928 (VIOLATED)
_219_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_220_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_221_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_222_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_223_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_224_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_225_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_226_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_248_/D                                 3.000000    4.269928   -1.269928 (VIOLATED)
_254_/SETN                              3.000000    4.269928   -1.269928 (VIOLATED)
_255_/SETN                              3.000000    4.269928   -1.269928 (VIOLATED)
_256_/SETN                              3.000000    4.269928   -1.269928 (VIOLATED)
_257_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_258_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_259_/SETN                              3.000000    4.269928   -1.269928 (VIOLATED)
_260_/SETN                              3.000000    4.269928   -1.269928 (VIOLATED)
_261_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)
_262_/SETN                              3.000000    4.269928   -1.269928 (VIOLATED)
_265_/RN                                3.000000    4.269928   -1.269928 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_265_/Q                                  10     43    -33 (VIOLATED)
rst_n                                    10     40    -30 (VIOLATED)
_243_/Q                                  10     17     -7 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.263690   -0.063690 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 data_in[4]
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 41
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 41
max fanout violation count 3
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 3
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.025425e-03 1.945142e-04 2.093754e-08 1.219960e-03  88.0%
Combinational        1.361769e-04 3.079233e-05 1.372325e-08 1.669829e-04  12.0%
Clock                0.000000e+00 0.000000e+00 6.650000e-09 6.650000e-09   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.161601e-03 2.253065e-04 4.131090e-08 1.386949e-03 100.0%
                            83.8%        16.2%         0.0%
Writing metric power__internal__total: 0.00116160127799958
Writing metric power__switching__total: 0.00022530647402163595
Writing metric power__leakage__total: 4.131090491910072e-8
Writing metric power__total: 0.0013869490940123796

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.2500170696794864
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.087729 source latency _219_/CLK ^
-0.087746 target latency _221_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250017 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.25003388955878514
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.087746 source latency _221_/CLK ^
-0.087712 target latency _265_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250034 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.7119063873241837
nom_tt_025C_5v00: 0.7119063873241837
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 12.140598203725709
nom_tt_025C_5v00: 12.140598203725709
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.711906
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.087712         network latency _265_/CLK
        2.615709 network latency _251_/CLK
---------------
0.087712 2.615709 latency
        2.527997 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.837074         network latency _235_/CLK
        1.841637 network latency _251_/CLK
---------------
1.837074 1.841637 latency
        0.004563 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.053664         network latency _265_/CLK
        0.053698 network latency _221_/CLK
---------------
0.053664 0.053698 latency
        0.000035 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.66 fmax = 273.30
%OL_END_REPORT
