  sysgen_dut : entity xil_defaultlib.int64_to_float32_latency4_core 
  port map (
    din => din,
    clk => clk,
    dout => dout
  );
