# verilog-basics
Basic Verilog modules, including:
 - fifo_sync.v -- Sychronous FIFO queue
 - fifo_async.v -- Asynchronous FIFO queue
 - spi_master.v -- SPI Master
 - spi_slave.v -- SPI Slave

As well as test for each and a Makefile for running said tests using `iverilog` and `vvp`.
