Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 23:00:18 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                Path #1                                                                               |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                               12.500 |                                                                                                             12.500 |
| Path Delay                |               1.081 |                                                                                                                                                               12.040 |                                                                                                              9.313 |
| Logic Delay               | 0.093(9%)           | 3.580(30%)                                                                                                                                                           | 2.628(29%)                                                                                                         |
| Net Delay                 | 0.988(91%)          | 8.460(70%)                                                                                                                                                           | 6.685(71%)                                                                                                         |
| Clock Skew                |              -0.091 |                                                                                                                                                               -0.172 |                                                                                                             -0.166 |
| Slack                     |              11.319 |                                                                                                                                                                0.280 |                                                                                                              3.012 |
| Timing Exception          |                     |                                                                                                                                                                      |                                                                                                                    |
| Bounding Box Size         | 0% x 1%             | 3% x 6%                                                                                                                                                              | 7% x 4%                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                               | (0, 0)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                  211 |                                                                                                                141 |
| Fixed Loc                 |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                                                   31 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                                                                   31 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                  | clk                                                                                                                |
| End Point Clock           | clk                 | clk                                                                                                                                                                  | clk                                                                                                                |
| DSP Block                 | None                | None                                                                                                                                                                 | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                                                                 | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                                                   34 |                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                    0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[4]/C     | muon_cand_0.pt[0]/C                                                                                                                                                  | sr_p.sr_1_10.sector_ret_342/C                                                                                      |
| End Point Pin             | muon_cand_0.pt[0]/D | sr_p.sr_1_10.sector_ret_342/D                                                                                                                                        | sr_p.sr_2_15.roi[2]/D                                                                                              |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #2                                                                     |    WorstPath from Dst   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |                  12.500 |
| Path Delay                |               0.909 |                                                                                                                                           11.920 |                   0.793 |
| Logic Delay               | 0.098(11%)          | 2.979(25%)                                                                                                                                       | 0.244(31%)              |
| Net Delay                 | 0.811(89%)          | 8.941(75%)                                                                                                                                       | 0.549(69%)              |
| Clock Skew                |              -0.093 |                                                                                                                                           -0.154 |                  -0.098 |
| Slack                     |              11.489 |                                                                                                                                            0.418 |                  11.600 |
| Timing Exception          |                     |                                                                                                                                                  |                         |
| Bounding Box Size         | 1% x 0%             | 3% x 5%                                                                                                                                          | 0% x 0%                 |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                   1 |                                                                                                                                              223 |                       2 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                       0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed            |
| Logic Levels              |                   0 |                                                                                                                                               27 |                       1 |
| Routes                    |                   1 |                                                                                                                                               27 |                       1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                     |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                     |
| DSP Block                 | None                | None                                                                                                                                             | None                    |
| BRAM                      | None                | None                                                                                                                                             | None                    |
| IO Crossings              |                   0 |                                                                                                                                                0 |                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                       0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                       0 |
| High Fanout               |                   1 |                                                                                                                                               30 |                       1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                       0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                                              | sr_p.sr_1_8.pt_ret_11/C |
| End Point Pin             | muon_cand_3.pt[1]/D | sr_p.sr_1_8.pt_ret_11/D                                                                                                                          | sr_p.sr_2_8.pt[0]/D     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #3                                                                     |    WorstPath from Dst    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |                   12.500 |
| Path Delay                |               0.909 |                                                                                                                                           11.893 |                    0.522 |
| Logic Delay               | 0.098(11%)          | 3.062(26%)                                                                                                                                       | 0.212(41%)               |
| Net Delay                 | 0.811(89%)          | 8.831(74%)                                                                                                                                       | 0.310(59%)               |
| Clock Skew                |              -0.093 |                                                                                                                                           -0.158 |                   -0.096 |
| Slack                     |              11.489 |                                                                                                                                            0.441 |                   11.873 |
| Timing Exception          |                     |                                                                                                                                                  |                          |
| Bounding Box Size         | 1% x 0%             | 3% x 5%                                                                                                                                          | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                           | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                              223 |                        2 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                               27 |                        1 |
| Routes                    |                   1 |                                                                                                                                               27 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                      |
| DSP Block                 | None                | None                                                                                                                                             | None                     |
| BRAM                      | None                | None                                                                                                                                             | None                     |
| IO Crossings              |                   0 |                                                                                                                                                0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                               30 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                                              | sr_p.sr_1_8.roi_ret_23/C |
| End Point Pin             | muon_cand_3.pt[1]/D | sr_p.sr_1_8.roi_ret_23/D                                                                                                                         | sr_p.sr_2_8.roi[3]/D     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #4                                                                     |    WorstPath from Dst    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |                   12.500 |
| Path Delay                |               0.909 |                                                                                                                                           11.887 |                    0.512 |
| Logic Delay               | 0.098(11%)          | 3.015(26%)                                                                                                                                       | 0.210(42%)               |
| Net Delay                 | 0.811(89%)          | 8.872(74%)                                                                                                                                       | 0.302(58%)               |
| Clock Skew                |              -0.093 |                                                                                                                                           -0.151 |                   -0.039 |
| Slack                     |              11.489 |                                                                                                                                            0.454 |                   11.941 |
| Timing Exception          |                     |                                                                                                                                                  |                          |
| Bounding Box Size         | 1% x 0%             | 3% x 5%                                                                                                                                          | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                           | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                              223 |                        2 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                               27 |                        1 |
| Routes                    |                   1 |                                                                                                                                               27 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                      |
| DSP Block                 | None                | None                                                                                                                                             | None                     |
| BRAM                      | None                | None                                                                                                                                             | None                     |
| IO Crossings              |                   0 |                                                                                                                                                0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                               30 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                                              | sr_p.sr_1_8.roi_ret_35/C |
| End Point Pin             | muon_cand_3.pt[1]/D | sr_p.sr_1_8.roi_ret_35/D                                                                                                                         | sr_p.sr_2_8.roi[0]/D     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #5                                                                     |   WorstPath from Dst   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |                 12.500 |
| Path Delay                |               0.909 |                                                                                                                                           11.860 |                  0.760 |
| Logic Delay               | 0.098(11%)          | 3.030(26%)                                                                                                                                       | 0.195(26%)             |
| Net Delay                 | 0.811(89%)          | 8.830(74%)                                                                                                                                       | 0.565(74%)             |
| Clock Skew                |              -0.093 |                                                                                                                                           -0.153 |                 -0.118 |
| Slack                     |              11.489 |                                                                                                                                            0.479 |                 11.613 |
| Timing Exception          |                     |                                                                                                                                                  |                        |
| Bounding Box Size         | 1% x 0%             | 3% x 5%                                                                                                                                          | 1% x 0%                |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                           | (0, 0)                 |
| Cumulative Fanout         |                   1 |                                                                                                                                              223 |                      2 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                      0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed           |
| Logic Levels              |                   0 |                                                                                                                                               27 |                      1 |
| Routes                    |                   1 |                                                                                                                                               27 |                      1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE         |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                    |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                    |
| DSP Block                 | None                | None                                                                                                                                             | None                   |
| BRAM                      | None                | None                                                                                                                                             | None                   |
| IO Crossings              |                   0 |                                                                                                                                                0 |                      0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                      0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                      0 |
| High Fanout               |                   1 |                                                                                                                                               30 |                      1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                      0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                 |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                                              | sr_p.sr_1_8.pt_ret_5/C |
| End Point Pin             | muon_cand_3.pt[1]/D | sr_p.sr_1_8.pt_ret_5/D                                                                                                                           | sr_p.sr_2_8.pt[3]/D    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                             Path #6                                                                             |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                          12.500 |                                                                                                                       12.500 |
| Path Delay                |               1.081 |                                                                                                                                                          11.808 |                                                                                                                       10.131 |
| Logic Delay               | 0.093(9%)           | 3.422(29%)                                                                                                                                                      | 2.862(29%)                                                                                                                   |
| Net Delay                 | 0.988(91%)          | 8.386(71%)                                                                                                                                                      | 7.269(71%)                                                                                                                   |
| Clock Skew                |              -0.091 |                                                                                                                                                          -0.164 |                                                                                                                       -0.170 |
| Slack                     |              11.319 |                                                                                                                                                           0.520 |                                                                                                                        2.190 |
| Timing Exception          |                     |                                                                                                                                                                 |                                                                                                                              |
| Bounding Box Size         | 0% x 1%             | 3% x 5%                                                                                                                                                         | 7% x 4%                                                                                                                      |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                          | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                                                             206 |                                                                                                                          157 |
| Fixed Loc                 |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                                                              30 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                                                              30 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 FDRE | FDRE LUT5 LUT6 LUT3 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                             | clk                                                                                                                          |
| End Point Clock           | clk                 | clk                                                                                                                                                             | clk                                                                                                                          |
| DSP Block                 | None                | None                                                                                                                                                            | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                                                            | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                                                              34 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[4]/C     | muon_cand_0.pt[0]/C                                                                                                                                             | sr_p.sr_1_10.roi_ret_166/C                                                                                                   |
| End Point Pin             | muon_cand_0.pt[0]/D | sr_p.sr_1_10.roi_ret_166/D                                                                                                                                      | sr_p.sr_2_15.roi[2]/D                                                                                                        |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #7                                                                     |    WorstPath from Dst   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |                  12.500 |
| Path Delay                |               0.909 |                                                                                                                                           11.799 |                   0.472 |
| Logic Delay               | 0.098(11%)          | 3.011(26%)                                                                                                                                       | 0.157(34%)              |
| Net Delay                 | 0.811(89%)          | 8.788(74%)                                                                                                                                       | 0.315(66%)              |
| Clock Skew                |              -0.093 |                                                                                                                                           -0.144 |                  -0.117 |
| Slack                     |              11.489 |                                                                                                                                            0.549 |                  11.903 |
| Timing Exception          |                     |                                                                                                                                                  |                         |
| Bounding Box Size         | 1% x 0%             | 3% x 5%                                                                                                                                          | 0% x 0%                 |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                   1 |                                                                                                                                              223 |                       2 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                       0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed            |
| Logic Levels              |                   0 |                                                                                                                                               27 |                       1 |
| Routes                    |                   1 |                                                                                                                                               27 |                       1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                     |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                     |
| DSP Block                 | None                | None                                                                                                                                             | None                    |
| BRAM                      | None                | None                                                                                                                                             | None                    |
| IO Crossings              |                   0 |                                                                                                                                                0 |                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                       0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                       0 |
| High Fanout               |                   1 |                                                                                                                                               30 |                       1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                       0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                                              | sr_p.sr_1_8.pt_ret_23/C |
| End Point Pin             | muon_cand_3.pt[1]/D | sr_p.sr_1_8.pt_ret_23/D                                                                                                                          | sr_p.sr_2_8.pt[2]/D     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                             Path #8                                                                             |    WorstPath from Dst    |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              12.500 |                                                                                                                                                          12.500 |                   12.500 |
| Path Delay                |               1.081 |                                                                                                                                                          11.780 |                    0.369 |
| Logic Delay               | 0.093(9%)           | 3.250(28%)                                                                                                                                                      | 0.158(43%)               |
| Net Delay                 | 0.988(91%)          | 8.530(72%)                                                                                                                                                      | 0.211(57%)               |
| Clock Skew                |              -0.091 |                                                                                                                                                          -0.162 |                   -0.052 |
| Slack                     |              11.319 |                                                                                                                                                           0.550 |                   12.071 |
| Timing Exception          |                     |                                                                                                                                                                 |                          |
| Bounding Box Size         | 0% x 1%             | 3% x 5%                                                                                                                                                         | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                          | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                             215 |                        2 |
| Fixed Loc                 |                   0 |                                                                                                                                                               0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                               0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                               0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                               0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                    | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                              30 |                        1 |
| Routes                    |                   1 |                                                                                                                                                              30 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                 | clk                                                                                                                                                             | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                             | clk                      |
| DSP Block                 | None                | None                                                                                                                                                            | None                     |
| BRAM                      | None                | None                                                                                                                                                            | None                     |
| IO Crossings              |                   0 |                                                                                                                                                               0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                               0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                               0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                              34 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                               0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                               0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                          | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                          | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[4]/C     | muon_cand_0.pt[0]/C                                                                                                                                             | sr_p.sr_1_8.roi_ret_27/C |
| End Point Pin             | muon_cand_0.pt[0]/D | sr_p.sr_1_8.roi_ret_27/D                                                                                                                                        | sr_p.sr_2_8.roi[7]/D     |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                             Path #9                                                                             |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                          12.500 |                                                                                                                  12.500 |
| Path Delay                |               1.081 |                                                                                                                                                          11.774 |                                                                                                                   9.906 |
| Logic Delay               | 0.093(9%)           | 3.083(27%)                                                                                                                                                      | 2.588(27%)                                                                                                              |
| Net Delay                 | 0.988(91%)          | 8.691(73%)                                                                                                                                                      | 7.318(73%)                                                                                                              |
| Clock Skew                |              -0.091 |                                                                                                                                                          -0.166 |                                                                                                                  -0.174 |
| Slack                     |              11.319 |                                                                                                                                                           0.552 |                                                                                                                   2.411 |
| Timing Exception          |                     |                                                                                                                                                                 |                                                                                                                         |
| Bounding Box Size         | 0% x 1%             | 3% x 6%                                                                                                                                                         | 6% x 4%                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                          | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                                                             206 |                                                                                                                     170 |
| Fixed Loc                 |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                                                              30 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                                                              30 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                             | clk                                                                                                                     |
| End Point Clock           | clk                 | clk                                                                                                                                                             | clk                                                                                                                     |
| DSP Block                 | None                | None                                                                                                                                                            | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                                                            | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                                                              34 |                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                                                               0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[4]/C     | muon_cand_0.pt[0]/C                                                                                                                                             | sr_p.sr_1_15.pt_ret_2250/C                                                                                              |
| End Point Pin             | muon_cand_0.pt[0]/D | sr_p.sr_1_15.pt_ret_2250/D                                                                                                                                      | sr_p.sr_2_15.roi[2]/D                                                                                                   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                     Path #10                                                                     |    WorstPath from Dst   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |                  12.500 |
| Path Delay                |               0.909 |                                                                                                                                           11.781 |                   0.518 |
| Logic Delay               | 0.098(11%)          | 3.014(26%)                                                                                                                                       | 0.212(41%)              |
| Net Delay                 | 0.811(89%)          | 8.767(74%)                                                                                                                                       | 0.306(59%)              |
| Clock Skew                |              -0.093 |                                                                                                                                           -0.157 |                  -0.112 |
| Slack                     |              11.489 |                                                                                                                                            0.554 |                  11.861 |
| Timing Exception          |                     |                                                                                                                                                  |                         |
| Bounding Box Size         | 1% x 0%             | 3% x 5%                                                                                                                                          | 1% x 0%                 |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                   1 |                                                                                                                                              223 |                       2 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                       0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed            |
| Logic Levels              |                   0 |                                                                                                                                               27 |                       1 |
| Routes                    |                   1 |                                                                                                                                               27 |                       1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                     |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                     |
| DSP Block                 | None                | None                                                                                                                                             | None                    |
| BRAM                      | None                | None                                                                                                                                             | None                    |
| IO Crossings              |                   0 |                                                                                                                                                0 |                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                       0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                       0 |
| High Fanout               |                   1 |                                                                                                                                               30 |                       1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                       0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                                              | sr_p.sr_1_8.pt_ret_17/C |
| End Point Pin             | muon_cand_3.pt[1]/D | sr_p.sr_1_8.pt_ret_17/D                                                                                                                          | sr_p.sr_2_8.pt[1]/D     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 | 5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 463 | 3 | 9 | 17 | 15 | 11 | 11 |  1 |  9 |  9 | 18 |  1 | 27 |  4 | 17 | 11 |  7 |  9 |  2 | 26 | 52 | 66 | 44 | 48 | 12 | 26 | 75 |  5 |  2 |
+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.50 |           2.70 |           15378 | 0(0.0%) | 103(1.7%) | 150(2.5%) | 647(10.9%) | 1471(24.7%) | 3585(60.2%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002-freq80retfan16_rev_1 | 0.72 |           4.27 |            6755 | 0(0.0%) | 102(1.7%) | 150(2.6%) |  562(9.6%) | 1471(25.1%) | 3585(61.1%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                           shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       106% | (CLEL_R_X62Y461,CLEM_X66Y468) | wrapper(100%) |            0% |         4.875 | 85%          | 0%         |  11% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                1 |       110% | (CLEM_X65Y444,CLEL_R_X65Y445) | wrapper(100%) |            0% |       5.59375 | 100%         | 0%         |  20% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |       115% | (CLEM_X65Y444,CLEM_X65Y444)   | wrapper(100%) |            0% |         6.375 | 100%         | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |       103% | (CLEL_R_X63Y449,CLEM_X64Y450) | wrapper(100%) |            0% |        5.8125 | 93%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     | Global |                3 |           0.124% | (CLEM_X64Y484,CLEM_X67Y495) | wrapper(100%) |            0% |       4.84375 | 84%          | 0%         |  18% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                1 |           0.004% | (CLEM_X65Y443,CLEM_X65Y445) | wrapper(100%) |            0% |       5.70833 | 100%         | 0%         |  22% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.005% | (CLEM_X66Y477,CLEM_X66Y479) | wrapper(100%) |            0% |       1.66667 | 29%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                2 |           0.016% | (CLEM_X66Y470,CLEM_X67Y473) | wrapper(100%) |            0% |       4.46875 | 72%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                4 |           0.291% | (CLEM_X60Y444,CLEM_X67Y467) | wrapper(100%) |            0% |       3.50781 | 62%          | 0%         |  37% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                3 |           0.128% | (CLEM_X64Y444,CLEM_X67Y451) | wrapper(100%) |            0% |       5.36198 | 95%          | 0%         |  11% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.101% | (CLEM_X64Y444,CLEM_X67Y451) | wrapper(100%) |            0% |       5.36198 | 95%          | 0%         |  11% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        87% | (CLEM_X63Y458,CLEM_X63Y458) | wrapper(100%) |            0% |         2.625 | 50%          | 0%         | 100% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y495 | 391             | 419          | 47%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y496 | 386             | 418          | 46%                  | wrapper(100%) | N                   |
| CLEL_R_X66Y494 | 391             | 420          | 46%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y497 | 386             | 417          | 46%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y493 | 386             | 421          | 45%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y492 | 386             | 422          | 45%                  | wrapper(100%) | N                   |
| CLEM_X66Y497   | 389             | 417          | 45%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y495 | 386             | 419          | 45%                  | wrapper(100%) | N                   |
| CLEL_R_X66Y497 | 391             | 417          | 45%                  | wrapper(100%) | N                   |
| CLEM_X66Y494   | 389             | 420          | 45%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y527   | 380             | 386          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X65Y528   | 384             | 385          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X65Y527   | 384             | 386          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X64Y528   | 380             | 385          | 25%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y495 | 386             | 419          | 24%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y528 | 386             | 385          | 24%                  | wrapper(100%) | Y                   |
| CLEM_X63Y518   | 377             | 395          | 24%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y516 | 379             | 397          | 23%                  | wrapper(100%) | Y                   |
| CLEM_X65Y522   | 384             | 391          | 23%                  | wrapper(100%) | Y                   |
| CLEM_X65Y526   | 384             | 387          | 23%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


