<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : SDRAM PLL C2 Control Register for Clock ddr_dq_clk - ddrdqclk</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : SDRAM PLL C2 Control Register for Clock ddr_dq_clk - ddrdqclk</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html">Register Group : SDRAM PLL Group - ALT_CLKMGR_SDRPLL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Contains settings that control clock ddr_dq_clk generated from the C2 output of the SDRAM PLL.</p>
<p>Fields are only reset by a cold reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[8:0] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">Counter</a> </td></tr>
<tr>
<td align="left">[20:9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">Phase Shift</a> </td></tr>
<tr>
<td align="left">[31:21] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Counter - cnt </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcdc3c5d89ce7f87aae52f529b0ee03c6"></a><a class="anchor" id="ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT"></a></p>
<p>Divides the VCO frequency by the value+1 in this field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga64425d10d24178c3f796f6679aad74a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga64425d10d24178c3f796f6679aad74a8">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga64425d10d24178c3f796f6679aad74a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7449008386d61263ca1c4c80d97b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga3e7449008386d61263ca1c4c80d97b79">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3e7449008386d61263ca1c4c80d97b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605b47a9148267f57a29a5221e4e59ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga605b47a9148267f57a29a5221e4e59ca">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_WIDTH</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga605b47a9148267f57a29a5221e4e59ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b81d00157c6e023c9e4bf806d427b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#gaa2b81d00157c6e023c9e4bf806d427b7">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_SET_MSK</a>&#160;&#160;&#160;0x000001ff</td></tr>
<tr class="separator:gaa2b81d00157c6e023c9e4bf806d427b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d6cdd405cf106874ff16bd5c6139d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#gaa2d6cdd405cf106874ff16bd5c6139d6">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_CLR_MSK</a>&#160;&#160;&#160;0xfffffe00</td></tr>
<tr class="separator:gaa2d6cdd405cf106874ff16bd5c6139d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b4dd855a7a5a467c8b282a78164006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga38b4dd855a7a5a467c8b282a78164006">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga38b4dd855a7a5a467c8b282a78164006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d9d09bdc9dc6b69505b6d204c7f4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#gaa8d9d09bdc9dc6b69505b6d204c7f4ec">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000001ff) &gt;&gt; 0)</td></tr>
<tr class="separator:gaa8d9d09bdc9dc6b69505b6d204c7f4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab4fc0cb6449e2cbfcd28a3fe37e28c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#gaab4fc0cb6449e2cbfcd28a3fe37e28c2">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000001ff)</td></tr>
<tr class="separator:gaab4fc0cb6449e2cbfcd28a3fe37e28c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Phase Shift - phase </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf950e8395601cb9c7cf5744e5829b3aa"></a><a class="anchor" id="ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE"></a></p>
<p>Increment the phase of the VCO output by the value in this field multiplied by 45 degrees. The accumulated phase shift is the total shifted amount since the last assertion of the 'SDRAM All Output Divider Reset' bit in the SDRAM vco control register. In order to guarantee the phase shift to a known value, 'SDRAM clocks output phase align' bit should be asserted before programming this field.</p>
<p>This field is only writeable by SW when it is zero. HW updates this field in real time as the phase adjustment is being made. SW may poll this field waiting for zero indicating the phase adjustment has completed by HW.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa5440c8ee97ba0940abeecf54ab18a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#gaa5440c8ee97ba0940abeecf54ab18a33">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaa5440c8ee97ba0940abeecf54ab18a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e561bf6ab31d432e4425d5d0fea7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#gaa5e561bf6ab31d432e4425d5d0fea7c2">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gaa5e561bf6ab31d432e4425d5d0fea7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ce973409236907593b3ad007d0af95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga71ce973409236907593b3ad007d0af95">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_WIDTH</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga71ce973409236907593b3ad007d0af95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9804997d843549d6b00dd91586518b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga9804997d843549d6b00dd91586518b51">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_SET_MSK</a>&#160;&#160;&#160;0x001ffe00</td></tr>
<tr class="separator:ga9804997d843549d6b00dd91586518b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b0888515da77139666699faeb6e95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga14b0888515da77139666699faeb6e95f">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_CLR_MSK</a>&#160;&#160;&#160;0xffe001ff</td></tr>
<tr class="separator:ga14b0888515da77139666699faeb6e95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga520768d73804fba0587431a623712c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga520768d73804fba0587431a623712c2c">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga520768d73804fba0587431a623712c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bef70424c3d77138c78a317c6e57ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga4bef70424c3d77138c78a317c6e57ecc">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x001ffe00) &gt;&gt; 9)</td></tr>
<tr class="separator:ga4bef70424c3d77138c78a317c6e57ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ca1622f6349e61079447eddc22b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#gac4ca1622f6349e61079447eddc22b530">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x001ffe00)</td></tr>
<tr class="separator:gac4ca1622f6349e61079447eddc22b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k__s">ALT_CLKMGR_SDRPLL_DDRDQCLK_s</a></td></tr>
<tr class="separator:struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga226dbc91dbb3284954a7e74868790fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga226dbc91dbb3284954a7e74868790fb3">ALT_CLKMGR_SDRPLL_DDRDQCLK_OFST</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga226dbc91dbb3284954a7e74868790fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8eb38c6c328aaa6df72f38b881746387"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k__s">ALT_CLKMGR_SDRPLL_DDRDQCLK_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga8eb38c6c328aaa6df72f38b881746387">ALT_CLKMGR_SDRPLL_DDRDQCLK_t</a></td></tr>
<tr class="separator:ga8eb38c6c328aaa6df72f38b881746387"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k__s" id="struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_CLKMGR_SDRPLL_DDRDQCLK_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html">ALT_CLKMGR_SDRPLL_DDRDQCLK</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa22812ef928d3789bcdc8586078a3ac"></a>uint32_t</td>
<td class="fieldname">
cnt: 9</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">Counter</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a69ad71a81229759e5d9c0b81e40fd37c"></a>uint32_t</td>
<td class="fieldname">
phase: 12</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">Phase Shift</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a98523f8ae6f826930430cd0e89fc33ba"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 11</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga64425d10d24178c3f796f6679aad74a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e7449008386d61263ca1c4c80d97b79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga605b47a9148267f57a29a5221e4e59ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_WIDTH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa2b81d00157c6e023c9e4bf806d427b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_SET_MSK&#160;&#160;&#160;0x000001ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa2d6cdd405cf106874ff16bd5c6139d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_CLR_MSK&#160;&#160;&#160;0xfffffe00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga38b4dd855a7a5a467c8b282a78164006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa8d9d09bdc9dc6b69505b6d204c7f4ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000001ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaab4fc0cb6449e2cbfcd28a3fe37e28c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT">ALT_CLKMGR_SDRPLL_DDRDQCLK_CNT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa5440c8ee97ba0940abeecf54ab18a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa5e561bf6ab31d432e4425d5d0fea7c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga71ce973409236907593b3ad007d0af95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_WIDTH&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9804997d843549d6b00dd91586518b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_SET_MSK&#160;&#160;&#160;0x001ffe00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga14b0888515da77139666699faeb6e95f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_CLR_MSK&#160;&#160;&#160;0xffe001ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga520768d73804fba0587431a623712c2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4bef70424c3d77138c78a317c6e57ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x001ffe00) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac4ca1622f6349e61079447eddc22b530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x001ffe00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE">ALT_CLKMGR_SDRPLL_DDRDQCLK_PHASE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga226dbc91dbb3284954a7e74868790fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_CLKMGR_SDRPLL_DDRDQCLK_OFST&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html">ALT_CLKMGR_SDRPLL_DDRDQCLK</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga8eb38c6c328aaa6df72f38b881746387"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k__s">ALT_CLKMGR_SDRPLL_DDRDQCLK_s</a> <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html#ga8eb38c6c328aaa6df72f38b881746387">ALT_CLKMGR_SDRPLL_DDRDQCLK_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html">ALT_CLKMGR_SDRPLL_DDRDQCLK</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:54:58 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
