# Generated by Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
autoidx 6740
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
  parameter \WIDTH 4
  parameter \DEFAULT_VALUE 4'0100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2952_EN[0:0]$3002
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2956_CHECK[0:0]$2972
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2956_EN[0:0]$2973
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2957_CHECK[0:0]$2974
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2957_EN[0:0]$2975
  attribute \src "register_rw.v:19.2-26.5"
  wire width 4 $0\dffreg[3:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5530
  wire width 4 $auto$clk2fflogic.cc:156:execute$5540
  wire $auto$clk2fflogic.cc:156:execute$5550
  wire $auto$clk2fflogic.cc:156:execute$5560
  wire width 4 $auto$clk2fflogic.cc:156:execute$5570
  wire $auto$clk2fflogic.cc:156:execute$5610
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5620
  wire $auto$clk2fflogic.cc:156:execute$5630
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5640
  wire width 4 $auto$clk2fflogic.cc:156:execute$5650
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5532
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5536
  wire $auto$clk2fflogic.cc:192:execute$5556
  wire $auto$clk2fflogic.cc:192:execute$5566
  wire width 4 $auto$clk2fflogic.cc:192:execute$5576
  wire $auto$clk2fflogic.cc:192:execute$5616
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5626
  wire $auto$clk2fflogic.cc:192:execute$5636
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5646
  wire width 4 $auto$clk2fflogic.cc:192:execute$5656
  wire $auto$rtlil.cc:2167:Eqx$5535
  wire width 4 $auto$rtlil.cc:2224:Mux$5549
  wire $auto$rtlil.cc:2224:Mux$5559
  wire $auto$rtlil.cc:2224:Mux$5569
  wire width 4 $auto$rtlil.cc:2224:Mux$5579
  wire $auto$rtlil.cc:2224:Mux$5619
  wire $auto$rtlil.cc:2224:Mux$5629
  wire $auto$rtlil.cc:2224:Mux$5639
  wire $auto$rtlil.cc:2224:Mux$5649
  wire $auto$rtlil.cc:2817:Anyseq$6281
  wire $auto$rtlil.cc:2817:Anyseq$6283
  wire $auto$rtlil.cc:2817:Anyseq$6285
  wire $auto$rtlil.cc:2817:Anyseq$6287
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2989_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2995_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2986_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2988_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2992_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2994_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$2981_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2985_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2990_Y
  wire $procmux$4761_Y
  wire $procmux$4765_Y
  wire $procmux$4769_Y
  wire $procmux$4773_Y
  wire width 4 $procmux$4777_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 4 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 4 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 4 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2996
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2952_EN[0:0]$3002
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5531
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$5530
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5541
    parameter \WIDTH 4
    connect \D $auto$rtlil.cc:2224:Mux$5549
    connect \Q $auto$clk2fflogic.cc:156:execute$5540
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5551
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5559
    connect \Q $auto$clk2fflogic.cc:156:execute$5550
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5561
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5569
    connect \Q $auto$clk2fflogic.cc:156:execute$5560
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5571
    parameter \WIDTH 4
    connect \D $auto$rtlil.cc:2224:Mux$5579
    connect \Q $auto$clk2fflogic.cc:156:execute$5570
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5611
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5619
    connect \Q $auto$clk2fflogic.cc:156:execute$5610
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5621
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5629
    connect \Q $auto$clk2fflogic.cc:156:execute$5620
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5631
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5639
    connect \Q $auto$clk2fflogic.cc:156:execute$5630
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5641
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5649
    connect \Q $auto$clk2fflogic.cc:156:execute$5640
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5651
    parameter \WIDTH 4
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$5650
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5533
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$5532
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$5532 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5535
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5537
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$5536
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5557
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$5556
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5567
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$5566
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5577
    parameter \WIDTH 4
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$5576
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5617
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2956_CHECK[0:0]$2972
    connect \Q $auto$clk2fflogic.cc:192:execute$5616
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5627
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2956_EN[0:0]$2973
    connect \Q $auto$clk2fflogic.cc:192:execute$5626
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5637
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2957_CHECK[0:0]$2974
    connect \Q $auto$clk2fflogic.cc:192:execute$5636
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5647
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2957_EN[0:0]$2975
    connect \Q $auto$clk2fflogic.cc:192:execute$5646
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5657
    parameter \WIDTH 4
    connect \D $0\dffreg[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5656
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5538
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5530
    connect \B $auto$clk2fflogic.cc:192:execute$5536
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5548
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$5540
    connect \B $auto$clk2fflogic.cc:156:execute$5650
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y $auto$rtlil.cc:2224:Mux$5549
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5558
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5550
    connect \B $auto$clk2fflogic.cc:192:execute$5556
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y $auto$rtlil.cc:2224:Mux$5559
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5568
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5560
    connect \B $auto$clk2fflogic.cc:192:execute$5566
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y $auto$rtlil.cc:2224:Mux$5569
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5578
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$5570
    connect \B $auto$clk2fflogic.cc:192:execute$5576
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y $auto$rtlil.cc:2224:Mux$5579
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5618
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5610
    connect \B $auto$clk2fflogic.cc:192:execute$5616
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y $auto$rtlil.cc:2224:Mux$5619
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5628
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5620
    connect \B $auto$clk2fflogic.cc:192:execute$5626
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y $auto$rtlil.cc:2224:Mux$5629
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5638
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5630
    connect \B $auto$clk2fflogic.cc:192:execute$5636
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y $auto$rtlil.cc:2224:Mux$5639
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5648
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5640
    connect \B $auto$clk2fflogic.cc:192:execute$5646
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y $auto$rtlil.cc:2224:Mux$5649
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5658
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$5650
    connect \B $auto$clk2fflogic.cc:192:execute$5656
    connect \S $auto$rtlil.cc:2167:Eqx$5535
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$6280
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6281
  end
  cell $anyseq $auto$setundef.cc:501:execute$6282
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6283
  end
  cell $anyseq $auto$setundef.cc:501:execute$6284
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6285
  end
  cell $anyseq $auto$setundef.cc:501:execute$6286
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6287
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2989
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5579
    connect \Y $eq$register_rw.v:53$2989_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2995
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5549
    connect \Y $eq$register_rw.v:57$2995_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2953
    connect \Y $0$formal$register_rw.v:37$2952_EN[0:0]$3002
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5569
    connect \B $logic_not$register_rw.v:52$2985_Y
    connect \Y $logic_and$register_rw.v:52$2986_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2986_Y
    connect \B $logic_not$register_rw.v:48$2981_Y
    connect \Y $logic_and$register_rw.v:52$2988_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2992
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2990_Y
    connect \B $logic_not$register_rw.v:52$2985_Y
    connect \Y $logic_and$register_rw.v:56$2992_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2994
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2992_Y
    connect \B $logic_not$register_rw.v:48$2981_Y
    connect \Y $logic_and$register_rw.v:56$2994_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$2981
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5559
    connect \Y $logic_not$register_rw.v:48$2981_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2985
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2985_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2990
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5569
    connect \Y $logic_not$register_rw.v:56$2990_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4761
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2988_Y
    connect \Y $procmux$4761_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4763
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4761_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2956_EN[0:0]$2973
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4765
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6281
    connect \B $eq$register_rw.v:53$2989_Y
    connect \S $logic_and$register_rw.v:52$2988_Y
    connect \Y $procmux$4765_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4767
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6283
    connect \B $procmux$4765_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2956_CHECK[0:0]$2972
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4769
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2994_Y
    connect \Y $procmux$4769_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4771
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4769_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2957_EN[0:0]$2975
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4773
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6285
    connect \B $eq$register_rw.v:57$2995_Y
    connect \S $logic_and$register_rw.v:56$2994_Y
    connect \Y $procmux$4773_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4775
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6287
    connect \B $procmux$4773_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2957_CHECK[0:0]$2974
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$4777
    parameter \WIDTH 4
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$4777_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$4780
    parameter \WIDTH 4
    connect \A $procmux$4777_Y
    connect \B 4'0100
    connect \S \rst
    connect \Y $0\dffreg[3:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$5619
    connect \EN $auto$rtlil.cc:2224:Mux$5629
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$5639
    connect \EN $auto$rtlil.cc:2224:Mux$5649
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw
  parameter \WIDTH 6
  parameter \DEFAULT_VALUE 6'110110
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$3086_EN[0:0]$3136
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$3090_CHECK[0:0]$3106
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$3090_EN[0:0]$3107
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$3091_CHECK[0:0]$3108
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$3091_EN[0:0]$3109
  attribute \src "register_rw.v:19.2-26.5"
  wire width 6 $0\dffreg[5:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5660
  wire width 6 $auto$clk2fflogic.cc:156:execute$5670
  wire $auto$clk2fflogic.cc:156:execute$5680
  wire $auto$clk2fflogic.cc:156:execute$5690
  wire width 6 $auto$clk2fflogic.cc:156:execute$5700
  wire $auto$clk2fflogic.cc:156:execute$5740
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5750
  wire $auto$clk2fflogic.cc:156:execute$5760
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5770
  wire width 6 $auto$clk2fflogic.cc:156:execute$5780
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5662
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5666
  wire $auto$clk2fflogic.cc:192:execute$5686
  wire $auto$clk2fflogic.cc:192:execute$5696
  wire width 6 $auto$clk2fflogic.cc:192:execute$5706
  wire $auto$clk2fflogic.cc:192:execute$5746
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5756
  wire $auto$clk2fflogic.cc:192:execute$5766
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5776
  wire width 6 $auto$clk2fflogic.cc:192:execute$5786
  wire $auto$rtlil.cc:2167:Eqx$5665
  wire width 6 $auto$rtlil.cc:2224:Mux$5679
  wire $auto$rtlil.cc:2224:Mux$5689
  wire $auto$rtlil.cc:2224:Mux$5699
  wire width 6 $auto$rtlil.cc:2224:Mux$5709
  wire $auto$rtlil.cc:2224:Mux$5749
  wire $auto$rtlil.cc:2224:Mux$5759
  wire $auto$rtlil.cc:2224:Mux$5769
  wire $auto$rtlil.cc:2224:Mux$5779
  wire $auto$rtlil.cc:2817:Anyseq$6289
  wire $auto$rtlil.cc:2817:Anyseq$6291
  wire $auto$rtlil.cc:2817:Anyseq$6293
  wire $auto$rtlil.cc:2817:Anyseq$6295
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$3123_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$3129_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$3120_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$3122_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$3126_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$3128_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$3115_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$3119_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$3124_Y
  wire $procmux$4703_Y
  wire $procmux$4707_Y
  wire $procmux$4711_Y
  wire $procmux$4715_Y
  wire width 6 $procmux$4719_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 6 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 6 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 6 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$3130
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$3086_EN[0:0]$3136
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5661
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$5660
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5671
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:2224:Mux$5679
    connect \Q $auto$clk2fflogic.cc:156:execute$5670
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5681
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5689
    connect \Q $auto$clk2fflogic.cc:156:execute$5680
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5691
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5699
    connect \Q $auto$clk2fflogic.cc:156:execute$5690
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5701
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:2224:Mux$5709
    connect \Q $auto$clk2fflogic.cc:156:execute$5700
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5741
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5749
    connect \Q $auto$clk2fflogic.cc:156:execute$5740
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5751
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5759
    connect \Q $auto$clk2fflogic.cc:156:execute$5750
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5761
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5769
    connect \Q $auto$clk2fflogic.cc:156:execute$5760
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5771
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5779
    connect \Q $auto$clk2fflogic.cc:156:execute$5770
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5781
    parameter \WIDTH 6
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$5780
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5663
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$5662
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$5662 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5665
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5667
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$5666
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5687
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$5686
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5697
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$5696
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5707
    parameter \WIDTH 6
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$5706
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5747
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$3090_CHECK[0:0]$3106
    connect \Q $auto$clk2fflogic.cc:192:execute$5746
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5757
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$3090_EN[0:0]$3107
    connect \Q $auto$clk2fflogic.cc:192:execute$5756
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5767
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$3091_CHECK[0:0]$3108
    connect \Q $auto$clk2fflogic.cc:192:execute$5766
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5777
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$3091_EN[0:0]$3109
    connect \Q $auto$clk2fflogic.cc:192:execute$5776
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5787
    parameter \WIDTH 6
    connect \D $0\dffreg[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5786
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5668
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5660
    connect \B $auto$clk2fflogic.cc:192:execute$5666
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5678
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$5670
    connect \B $auto$clk2fflogic.cc:156:execute$5780
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y $auto$rtlil.cc:2224:Mux$5679
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5688
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5680
    connect \B $auto$clk2fflogic.cc:192:execute$5686
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y $auto$rtlil.cc:2224:Mux$5689
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5698
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5690
    connect \B $auto$clk2fflogic.cc:192:execute$5696
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y $auto$rtlil.cc:2224:Mux$5699
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5708
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$5700
    connect \B $auto$clk2fflogic.cc:192:execute$5706
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y $auto$rtlil.cc:2224:Mux$5709
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5748
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5740
    connect \B $auto$clk2fflogic.cc:192:execute$5746
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y $auto$rtlil.cc:2224:Mux$5749
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5758
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5750
    connect \B $auto$clk2fflogic.cc:192:execute$5756
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y $auto$rtlil.cc:2224:Mux$5759
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5768
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5760
    connect \B $auto$clk2fflogic.cc:192:execute$5766
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y $auto$rtlil.cc:2224:Mux$5769
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5778
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5770
    connect \B $auto$clk2fflogic.cc:192:execute$5776
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y $auto$rtlil.cc:2224:Mux$5779
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5788
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$5780
    connect \B $auto$clk2fflogic.cc:192:execute$5786
    connect \S $auto$rtlil.cc:2167:Eqx$5665
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$6288
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6289
  end
  cell $anyseq $auto$setundef.cc:501:execute$6290
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6291
  end
  cell $anyseq $auto$setundef.cc:501:execute$6292
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6293
  end
  cell $anyseq $auto$setundef.cc:501:execute$6294
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6295
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$3123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5709
    connect \Y $eq$register_rw.v:53$3123_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$3129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5679
    connect \Y $eq$register_rw.v:57$3129_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$3087
    connect \Y $0$formal$register_rw.v:37$3086_EN[0:0]$3136
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$3120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5699
    connect \B $logic_not$register_rw.v:52$3119_Y
    connect \Y $logic_and$register_rw.v:52$3120_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$3122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$3120_Y
    connect \B $logic_not$register_rw.v:48$3115_Y
    connect \Y $logic_and$register_rw.v:52$3122_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$3126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$3124_Y
    connect \B $logic_not$register_rw.v:52$3119_Y
    connect \Y $logic_and$register_rw.v:56$3126_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$3128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$3126_Y
    connect \B $logic_not$register_rw.v:48$3115_Y
    connect \Y $logic_and$register_rw.v:56$3128_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$3115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5689
    connect \Y $logic_not$register_rw.v:48$3115_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$3119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$3119_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$3124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5699
    connect \Y $logic_not$register_rw.v:56$3124_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4703
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$3122_Y
    connect \Y $procmux$4703_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4705
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4703_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$3090_EN[0:0]$3107
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4707
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6289
    connect \B $eq$register_rw.v:53$3123_Y
    connect \S $logic_and$register_rw.v:52$3122_Y
    connect \Y $procmux$4707_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4709
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6291
    connect \B $procmux$4707_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$3090_CHECK[0:0]$3106
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4711
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$3128_Y
    connect \Y $procmux$4711_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4713
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4711_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$3091_EN[0:0]$3109
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4715
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6293
    connect \B $eq$register_rw.v:57$3129_Y
    connect \S $logic_and$register_rw.v:56$3128_Y
    connect \Y $procmux$4715_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4717
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6295
    connect \B $procmux$4715_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$3091_CHECK[0:0]$3108
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$4719
    parameter \WIDTH 6
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$4719_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$4722
    parameter \WIDTH 6
    connect \A $procmux$4719_Y
    connect \B 6'110110
    connect \S \rst
    connect \Y $0\dffreg[5:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$5749
    connect \EN $auto$rtlil.cc:2224:Mux$5759
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$5769
    connect \EN $auto$rtlil.cc:2224:Mux$5779
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw
  parameter \WIDTH 8
  parameter \DEFAULT_VALUE 8'01000100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$3019_EN[0:0]$3069
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$3023_CHECK[0:0]$3039
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$3023_EN[0:0]$3040
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$3024_CHECK[0:0]$3041
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$3024_EN[0:0]$3042
  attribute \src "register_rw.v:19.2-26.5"
  wire width 8 $0\dffreg[7:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5790
  wire width 8 $auto$clk2fflogic.cc:156:execute$5800
  wire $auto$clk2fflogic.cc:156:execute$5810
  wire $auto$clk2fflogic.cc:156:execute$5820
  wire width 8 $auto$clk2fflogic.cc:156:execute$5830
  wire $auto$clk2fflogic.cc:156:execute$5870
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5880
  wire $auto$clk2fflogic.cc:156:execute$5890
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5900
  wire width 8 $auto$clk2fflogic.cc:156:execute$5910
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5792
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5796
  wire $auto$clk2fflogic.cc:192:execute$5816
  wire $auto$clk2fflogic.cc:192:execute$5826
  wire width 8 $auto$clk2fflogic.cc:192:execute$5836
  wire $auto$clk2fflogic.cc:192:execute$5876
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5886
  wire $auto$clk2fflogic.cc:192:execute$5896
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5906
  wire width 8 $auto$clk2fflogic.cc:192:execute$5916
  wire $auto$rtlil.cc:2167:Eqx$5795
  wire width 8 $auto$rtlil.cc:2224:Mux$5809
  wire $auto$rtlil.cc:2224:Mux$5819
  wire $auto$rtlil.cc:2224:Mux$5829
  wire width 8 $auto$rtlil.cc:2224:Mux$5839
  wire $auto$rtlil.cc:2224:Mux$5879
  wire $auto$rtlil.cc:2224:Mux$5889
  wire $auto$rtlil.cc:2224:Mux$5899
  wire $auto$rtlil.cc:2224:Mux$5909
  wire $auto$rtlil.cc:2817:Anyseq$6297
  wire $auto$rtlil.cc:2817:Anyseq$6299
  wire $auto$rtlil.cc:2817:Anyseq$6301
  wire $auto$rtlil.cc:2817:Anyseq$6303
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$3056_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$3062_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$3053_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$3055_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$3059_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$3061_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$3048_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$3052_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$3057_Y
  wire $procmux$4732_Y
  wire $procmux$4736_Y
  wire $procmux$4740_Y
  wire $procmux$4744_Y
  wire width 8 $procmux$4748_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 8 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 8 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 8 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$3063
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$3019_EN[0:0]$3069
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5791
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$5790
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5801
    parameter \WIDTH 8
    connect \D $auto$rtlil.cc:2224:Mux$5809
    connect \Q $auto$clk2fflogic.cc:156:execute$5800
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5811
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5819
    connect \Q $auto$clk2fflogic.cc:156:execute$5810
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5821
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5829
    connect \Q $auto$clk2fflogic.cc:156:execute$5820
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5831
    parameter \WIDTH 8
    connect \D $auto$rtlil.cc:2224:Mux$5839
    connect \Q $auto$clk2fflogic.cc:156:execute$5830
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5871
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5879
    connect \Q $auto$clk2fflogic.cc:156:execute$5870
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5881
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5889
    connect \Q $auto$clk2fflogic.cc:156:execute$5880
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5891
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5899
    connect \Q $auto$clk2fflogic.cc:156:execute$5890
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5901
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5909
    connect \Q $auto$clk2fflogic.cc:156:execute$5900
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5911
    parameter \WIDTH 8
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$5910
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5793
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$5792
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$5792 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5795
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5797
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$5796
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5817
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$5816
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5827
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$5826
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5837
    parameter \WIDTH 8
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$5836
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5877
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$3023_CHECK[0:0]$3039
    connect \Q $auto$clk2fflogic.cc:192:execute$5876
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5887
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$3023_EN[0:0]$3040
    connect \Q $auto$clk2fflogic.cc:192:execute$5886
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5897
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$3024_CHECK[0:0]$3041
    connect \Q $auto$clk2fflogic.cc:192:execute$5896
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5907
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$3024_EN[0:0]$3042
    connect \Q $auto$clk2fflogic.cc:192:execute$5906
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5917
    parameter \WIDTH 8
    connect \D $0\dffreg[7:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5916
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5798
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5790
    connect \B $auto$clk2fflogic.cc:192:execute$5796
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5808
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$5800
    connect \B $auto$clk2fflogic.cc:156:execute$5910
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y $auto$rtlil.cc:2224:Mux$5809
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5818
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5810
    connect \B $auto$clk2fflogic.cc:192:execute$5816
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y $auto$rtlil.cc:2224:Mux$5819
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5828
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5820
    connect \B $auto$clk2fflogic.cc:192:execute$5826
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y $auto$rtlil.cc:2224:Mux$5829
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5838
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$5830
    connect \B $auto$clk2fflogic.cc:192:execute$5836
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y $auto$rtlil.cc:2224:Mux$5839
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5878
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5870
    connect \B $auto$clk2fflogic.cc:192:execute$5876
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y $auto$rtlil.cc:2224:Mux$5879
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5888
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5880
    connect \B $auto$clk2fflogic.cc:192:execute$5886
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y $auto$rtlil.cc:2224:Mux$5889
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5898
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5890
    connect \B $auto$clk2fflogic.cc:192:execute$5896
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y $auto$rtlil.cc:2224:Mux$5899
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5908
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5900
    connect \B $auto$clk2fflogic.cc:192:execute$5906
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y $auto$rtlil.cc:2224:Mux$5909
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5918
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$5910
    connect \B $auto$clk2fflogic.cc:192:execute$5916
    connect \S $auto$rtlil.cc:2167:Eqx$5795
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$6296
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6297
  end
  cell $anyseq $auto$setundef.cc:501:execute$6298
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6299
  end
  cell $anyseq $auto$setundef.cc:501:execute$6300
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6301
  end
  cell $anyseq $auto$setundef.cc:501:execute$6302
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6303
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$3056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5839
    connect \Y $eq$register_rw.v:53$3056_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$3062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5809
    connect \Y $eq$register_rw.v:57$3062_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$3020
    connect \Y $0$formal$register_rw.v:37$3019_EN[0:0]$3069
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$3053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5829
    connect \B $logic_not$register_rw.v:52$3052_Y
    connect \Y $logic_and$register_rw.v:52$3053_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$3055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$3053_Y
    connect \B $logic_not$register_rw.v:48$3048_Y
    connect \Y $logic_and$register_rw.v:52$3055_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$3059
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$3057_Y
    connect \B $logic_not$register_rw.v:52$3052_Y
    connect \Y $logic_and$register_rw.v:56$3059_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$3061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$3059_Y
    connect \B $logic_not$register_rw.v:48$3048_Y
    connect \Y $logic_and$register_rw.v:56$3061_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$3048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5819
    connect \Y $logic_not$register_rw.v:48$3048_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$3052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$3052_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$3057
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5829
    connect \Y $logic_not$register_rw.v:56$3057_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4732
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$3055_Y
    connect \Y $procmux$4732_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4734
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4732_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$3023_EN[0:0]$3040
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4736
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6297
    connect \B $eq$register_rw.v:53$3056_Y
    connect \S $logic_and$register_rw.v:52$3055_Y
    connect \Y $procmux$4736_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4738
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6299
    connect \B $procmux$4736_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$3023_CHECK[0:0]$3039
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4740
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$3061_Y
    connect \Y $procmux$4740_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4742
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4740_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$3024_EN[0:0]$3042
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4744
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6301
    connect \B $eq$register_rw.v:57$3062_Y
    connect \S $logic_and$register_rw.v:56$3061_Y
    connect \Y $procmux$4744_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4746
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6303
    connect \B $procmux$4744_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$3024_CHECK[0:0]$3041
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$4748
    parameter \WIDTH 8
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$4748_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$4751
    parameter \WIDTH 8
    connect \A $procmux$4748_Y
    connect \B 8'01000100
    connect \S \rst
    connect \Y $0\dffreg[7:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$5879
    connect \EN $auto$rtlil.cc:2224:Mux$5889
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$5899
    connect \EN $auto$rtlil.cc:2224:Mux$5909
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
  parameter \WIDTH 5
  parameter \DEFAULT_VALUE 5'10100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2885_EN[0:0]$2935
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2889_CHECK[0:0]$2905
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2889_EN[0:0]$2906
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2890_CHECK[0:0]$2907
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2890_EN[0:0]$2908
  attribute \src "register_rw.v:19.2-26.5"
  wire width 5 $0\dffreg[4:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5920
  wire width 5 $auto$clk2fflogic.cc:156:execute$5930
  wire $auto$clk2fflogic.cc:156:execute$5940
  wire $auto$clk2fflogic.cc:156:execute$5950
  wire width 5 $auto$clk2fflogic.cc:156:execute$5960
  wire $auto$clk2fflogic.cc:156:execute$6000
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$6010
  wire $auto$clk2fflogic.cc:156:execute$6020
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$6030
  wire width 5 $auto$clk2fflogic.cc:156:execute$6040
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5922
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5926
  wire $auto$clk2fflogic.cc:192:execute$5946
  wire $auto$clk2fflogic.cc:192:execute$5956
  wire width 5 $auto$clk2fflogic.cc:192:execute$5966
  wire $auto$clk2fflogic.cc:192:execute$6006
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$6016
  wire $auto$clk2fflogic.cc:192:execute$6026
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$6036
  wire width 5 $auto$clk2fflogic.cc:192:execute$6046
  wire $auto$rtlil.cc:2167:Eqx$5925
  wire width 5 $auto$rtlil.cc:2224:Mux$5939
  wire $auto$rtlil.cc:2224:Mux$5949
  wire $auto$rtlil.cc:2224:Mux$5959
  wire width 5 $auto$rtlil.cc:2224:Mux$5969
  wire $auto$rtlil.cc:2224:Mux$6009
  wire $auto$rtlil.cc:2224:Mux$6019
  wire $auto$rtlil.cc:2224:Mux$6029
  wire $auto$rtlil.cc:2224:Mux$6039
  wire $auto$rtlil.cc:2817:Anyseq$6305
  wire $auto$rtlil.cc:2817:Anyseq$6307
  wire $auto$rtlil.cc:2817:Anyseq$6309
  wire $auto$rtlil.cc:2817:Anyseq$6311
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2922_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2928_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2919_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2921_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2925_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2927_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$2914_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2918_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2923_Y
  wire $procmux$3153_Y
  wire $procmux$3157_Y
  wire $procmux$3161_Y
  wire $procmux$3165_Y
  wire width 5 $procmux$3169_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 5 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 5 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 5 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2929
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2885_EN[0:0]$2935
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5921
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$5920
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5931
    parameter \WIDTH 5
    connect \D $auto$rtlil.cc:2224:Mux$5939
    connect \Q $auto$clk2fflogic.cc:156:execute$5930
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5941
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5949
    connect \Q $auto$clk2fflogic.cc:156:execute$5940
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5951
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5959
    connect \Q $auto$clk2fflogic.cc:156:execute$5950
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5961
    parameter \WIDTH 5
    connect \D $auto$rtlil.cc:2224:Mux$5969
    connect \Q $auto$clk2fflogic.cc:156:execute$5960
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6001
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$6009
    connect \Q $auto$clk2fflogic.cc:156:execute$6000
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6011
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$6019
    connect \Q $auto$clk2fflogic.cc:156:execute$6010
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6021
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$6029
    connect \Q $auto$clk2fflogic.cc:156:execute$6020
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6031
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$6039
    connect \Q $auto$clk2fflogic.cc:156:execute$6030
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6041
    parameter \WIDTH 5
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$6040
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5923
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$5922
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5924
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$5922 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5925
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5927
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$5926
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5947
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$5946
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5957
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$5956
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5967
    parameter \WIDTH 5
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$5966
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6007
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2889_CHECK[0:0]$2905
    connect \Q $auto$clk2fflogic.cc:192:execute$6006
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6017
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2889_EN[0:0]$2906
    connect \Q $auto$clk2fflogic.cc:192:execute$6016
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6027
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2890_CHECK[0:0]$2907
    connect \Q $auto$clk2fflogic.cc:192:execute$6026
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6037
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2890_EN[0:0]$2908
    connect \Q $auto$clk2fflogic.cc:192:execute$6036
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6047
    parameter \WIDTH 5
    connect \D $0\dffreg[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6046
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5928
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5920
    connect \B $auto$clk2fflogic.cc:192:execute$5926
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5938
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$5930
    connect \B $auto$clk2fflogic.cc:156:execute$6040
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y $auto$rtlil.cc:2224:Mux$5939
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5948
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5940
    connect \B $auto$clk2fflogic.cc:192:execute$5946
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y $auto$rtlil.cc:2224:Mux$5949
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5958
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5950
    connect \B $auto$clk2fflogic.cc:192:execute$5956
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y $auto$rtlil.cc:2224:Mux$5959
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5968
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$5960
    connect \B $auto$clk2fflogic.cc:192:execute$5966
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y $auto$rtlil.cc:2224:Mux$5969
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6008
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6000
    connect \B $auto$clk2fflogic.cc:192:execute$6006
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y $auto$rtlil.cc:2224:Mux$6009
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6018
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6010
    connect \B $auto$clk2fflogic.cc:192:execute$6016
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y $auto$rtlil.cc:2224:Mux$6019
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6028
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6020
    connect \B $auto$clk2fflogic.cc:192:execute$6026
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y $auto$rtlil.cc:2224:Mux$6029
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6038
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6030
    connect \B $auto$clk2fflogic.cc:192:execute$6036
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y $auto$rtlil.cc:2224:Mux$6039
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6048
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$6040
    connect \B $auto$clk2fflogic.cc:192:execute$6046
    connect \S $auto$rtlil.cc:2167:Eqx$5925
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$6304
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6305
  end
  cell $anyseq $auto$setundef.cc:501:execute$6306
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6307
  end
  cell $anyseq $auto$setundef.cc:501:execute$6308
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6309
  end
  cell $anyseq $auto$setundef.cc:501:execute$6310
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6311
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5969
    connect \Y $eq$register_rw.v:53$2922_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5939
    connect \Y $eq$register_rw.v:57$2928_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2886
    connect \Y $0$formal$register_rw.v:37$2885_EN[0:0]$2935
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2919
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5959
    connect \B $logic_not$register_rw.v:52$2918_Y
    connect \Y $logic_and$register_rw.v:52$2919_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2919_Y
    connect \B $logic_not$register_rw.v:48$2914_Y
    connect \Y $logic_and$register_rw.v:52$2921_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2923_Y
    connect \B $logic_not$register_rw.v:52$2918_Y
    connect \Y $logic_and$register_rw.v:56$2925_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2925_Y
    connect \B $logic_not$register_rw.v:48$2914_Y
    connect \Y $logic_and$register_rw.v:56$2927_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$2914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5949
    connect \Y $logic_not$register_rw.v:48$2914_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2918
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2918_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5959
    connect \Y $logic_not$register_rw.v:56$2923_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3153
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2921_Y
    connect \Y $procmux$3153_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3155
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3153_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2889_EN[0:0]$2906
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3157
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6305
    connect \B $eq$register_rw.v:53$2922_Y
    connect \S $logic_and$register_rw.v:52$2921_Y
    connect \Y $procmux$3157_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3159
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6307
    connect \B $procmux$3157_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2889_CHECK[0:0]$2905
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3161
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2927_Y
    connect \Y $procmux$3161_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3163
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3161_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2890_EN[0:0]$2908
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3165
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6309
    connect \B $eq$register_rw.v:57$2928_Y
    connect \S $logic_and$register_rw.v:56$2927_Y
    connect \Y $procmux$3165_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3167
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6311
    connect \B $procmux$3165_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2890_CHECK[0:0]$2907
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3169
    parameter \WIDTH 5
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3169_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3172
    parameter \WIDTH 5
    connect \A $procmux$3169_Y
    connect \B 5'10100
    connect \S \rst
    connect \Y $0\dffreg[4:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$6009
    connect \EN $auto$rtlil.cc:2224:Mux$6019
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$6029
    connect \EN $auto$rtlil.cc:2224:Mux$6039
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \hdlname "\\hyperram"
attribute \src "hyperram.v:2.1-1098.10"
module \hyperram
  parameter \DEFAULT_TCSH 4
  parameter \DEFAULT_TPRE 4
  parameter \DEFAULT_TACC 6
  parameter \DEFAULT_TPOST 4
  parameter \DEFAULT_TIMEOUT 20
  parameter \FIXED_LATENCY 1
  parameter \DOUBLE_LATENCY 1
  parameter \MIN_TACC 2
  parameter \MIN_TIMEOUT 4
  parameter \S_IDLE 0
  parameter \S_PRE 1
  parameter \S_CA 2
  parameter \S_LATENCY 3
  parameter \S_WRITE 4
  parameter \S_READ 5
  parameter \S_POST 6
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1001$1268_CHECK[0:0]$1734
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1001$1268_EN[0:0]$1735
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1005$1269_CHECK[0:0]$1736
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1005$1269_EN[0:0]$1737
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1007$1270_CHECK[0:0]$1738
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1007$1270_EN[0:0]$1739
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1011$1271_CHECK[0:0]$1740
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1011$1271_EN[0:0]$1741
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1013$1272_CHECK[0:0]$1742
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1013$1272_EN[0:0]$1743
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1015$1273_CHECK[0:0]$1744
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1015$1273_EN[0:0]$1745
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1019$1274_CHECK[0:0]$1746
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1019$1274_EN[0:0]$1747
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1022$1275_CHECK[0:0]$1748
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1022$1275_EN[0:0]$1749
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1025$1276_CHECK[0:0]$1750
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1025$1276_EN[0:0]$1751
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1030$1277_CHECK[0:0]$1752
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1030$1277_EN[0:0]$1753
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1033$1278_CHECK[0:0]$1754
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1033$1278_EN[0:0]$1755
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1036$1279_CHECK[0:0]$1756
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1036$1279_EN[0:0]$1757
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1039$1280_CHECK[0:0]$1758
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1039$1280_EN[0:0]$1759
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1042$1281_CHECK[0:0]$1760
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1042$1281_EN[0:0]$1761
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1047$1282_CHECK[0:0]$1762
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1051$1283_CHECK[0:0]$1764
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1051$1283_EN[0:0]$1765
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1053$1284_CHECK[0:0]$1766
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1053$1284_EN[0:0]$1767
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1057$1285_CHECK[0:0]$1768
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1057$1285_EN[0:0]$1769
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1065$1287_CHECK[0:0]$1772
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1065$1287_EN[0:0]$1773
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1068$1288_CHECK[0:0]$1774
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1068$1288_EN[0:0]$1775
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1077$1289_CHECK[0:0]$1776
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1077$1289_EN[0:0]$1777
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1078$1290_CHECK[0:0]$1778
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1078$1290_EN[0:0]$1779
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1079$1291_CHECK[0:0]$1780
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1079$1291_EN[0:0]$1781
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1080$1292_CHECK[0:0]$1782
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1080$1292_EN[0:0]$1783
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1088$1293_CHECK[0:0]$1784
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1088$1293_EN[0:0]$1785
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1089$1294_CHECK[0:0]$1786
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1090$1295_CHECK[0:0]$1788
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1091$1296_CHECK[0:0]$1790
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:392$1193_EN[0:0]$2672
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:393$1195_CHECK[0:0]$2674
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:402$1197_CHECK[0:0]$1592
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:402$1197_EN[0:0]$1593
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:405$1198_CHECK[0:0]$1594
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:405$1198_EN[0:0]$1595
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:854$1227_CHECK[0:0]$1652
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:860$1228_CHECK[0:0]$1654
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:861$1229_CHECK[0:0]$1656
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:867$1230_CHECK[0:0]$1658
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:867$1230_EN[0:0]$1659
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:868$1231_CHECK[0:0]$1660
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:869$1232_CHECK[0:0]$1662
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:872$1233_CHECK[0:0]$1664
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:872$1233_EN[0:0]$1665
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:874$1234_CHECK[0:0]$1666
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:874$1234_EN[0:0]$1667
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:877$1235_CHECK[0:0]$1668
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:877$1235_EN[0:0]$1669
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:879$1236_CHECK[0:0]$1670
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:879$1236_EN[0:0]$1671
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:879$1237_CHECK[0:0]$1672
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:881$1238_CHECK[0:0]$1674
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:889$1239_CHECK[0:0]$1676
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:889$1239_EN[0:0]$1677
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:891$1240_CHECK[0:0]$1678
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:891$1240_EN[0:0]$1679
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:893$1241_CHECK[0:0]$1680
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:893$1241_EN[0:0]$1681
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:907$1242_CHECK[0:0]$1682
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:907$1242_EN[0:0]$1683
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:923$1243_CHECK[0:0]$1684
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:923$1243_EN[0:0]$1685
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:925$1244_CHECK[0:0]$1686
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:925$1244_EN[0:0]$1687
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:929$1245_CHECK[0:0]$1688
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:929$1245_EN[0:0]$1689
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:931$1246_CHECK[0:0]$1690
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:931$1246_EN[0:0]$1691
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:937$1247_CHECK[0:0]$1692
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:937$1247_EN[0:0]$1693
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:939$1248_CHECK[0:0]$1694
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:939$1248_EN[0:0]$1695
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:944$1249_CHECK[0:0]$1696
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:944$1249_EN[0:0]$1697
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:945$1250_CHECK[0:0]$1698
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:946$1251_CHECK[0:0]$1700
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:947$1252_CHECK[0:0]$1702
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:949$1253_CHECK[0:0]$1704
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:949$1253_EN[0:0]$1705
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:955$1254_CHECK[0:0]$1706
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:955$1254_EN[0:0]$1707
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:959$1255_CHECK[0:0]$1708
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:959$1255_EN[0:0]$1709
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:962$1256_CHECK[0:0]$1710
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:962$1256_EN[0:0]$1711
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:965$1257_CHECK[0:0]$1712
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:965$1257_EN[0:0]$1713
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:968$1258_CHECK[0:0]$1714
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:968$1258_EN[0:0]$1715
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:971$1259_CHECK[0:0]$1716
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:971$1259_EN[0:0]$1717
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:974$1260_CHECK[0:0]$1718
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:974$1260_EN[0:0]$1719
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:977$1261_CHECK[0:0]$1720
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:977$1261_EN[0:0]$1721
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:980$1262_CHECK[0:0]$1722
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:980$1262_EN[0:0]$1723
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:983$1263_CHECK[0:0]$1724
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:983$1263_EN[0:0]$1725
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:986$1264_CHECK[0:0]$1726
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:986$1264_EN[0:0]$1727
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:992$1265_CHECK[0:0]$1728
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:992$1265_EN[0:0]$1729
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:995$1266_CHECK[0:0]$1730
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:995$1266_EN[0:0]$1731
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:998$1267_CHECK[0:0]$1732
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:998$1267_EN[0:0]$1733
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$past$hyperram.v:1064$1174$0[0:0]$1573
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$past$hyperram.v:1067$1176$0[0:0]$1575
  attribute \src "hyperram.v:116.1-263.4"
  wire width 48 $0\CA_r[47:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\bus_clk_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 3 $0\bus_state_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\busy_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 6 $0\cycle_cnt_r[5:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 32 $0\datar_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 32 $0\dataw_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\double_latency_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\fixed_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 3 $0\read_cnt_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\read_timeout_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_2x_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\sel_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tacc_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tcsh_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpost_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpre_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 5 $0\trmax_r[4:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\valid_r[0:0]
  wire width 2 $add$hyperram.v:1005$2513_Y
  wire width 2 $add$hyperram.v:1007$2520_Y
  wire width 4 $add$hyperram.v:1068$2624_Y
  wire width 7 $add$hyperram.v:992$2476_Y
  wire $and$hyperram.v:0$1792_Y
  wire $and$hyperram.v:0$1801_Y
  wire $auto$clk2fflogic.cc:156:execute$6050
  wire $auto$clk2fflogic.cc:156:execute$6060
  wire width 3 $auto$clk2fflogic.cc:156:execute$6070
  wire $auto$clk2fflogic.cc:156:execute$6080
  wire width 32 $auto$clk2fflogic.cc:156:execute$6090
  wire width 4 $auto$clk2fflogic.cc:156:execute$6100
  wire width 4 $auto$clk2fflogic.cc:156:execute$6110
  wire width 4 $auto$clk2fflogic.cc:156:execute$6120
  wire width 4 $auto$clk2fflogic.cc:156:execute$6130
  wire width 5 $auto$clk2fflogic.cc:156:execute$6140
  wire $auto$clk2fflogic.cc:156:execute$6150
  wire $auto$clk2fflogic.cc:156:execute$6160
  wire width 32 $auto$clk2fflogic.cc:156:execute$6170
  wire width 48 $auto$clk2fflogic.cc:156:execute$6180
  wire width 4 $auto$clk2fflogic.cc:156:execute$6190
  wire $auto$clk2fflogic.cc:156:execute$6200
  wire $auto$clk2fflogic.cc:156:execute$6210
  wire width 3 $auto$clk2fflogic.cc:156:execute$6220
  wire $auto$clk2fflogic.cc:156:execute$6230
  wire width 6 $auto$clk2fflogic.cc:156:execute$6240
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:168:execute$6052
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$6102
  wire $auto$clk2fflogic.cc:192:execute$6056
  wire $auto$clk2fflogic.cc:192:execute$6066
  wire width 3 $auto$clk2fflogic.cc:192:execute$6076
  wire $auto$clk2fflogic.cc:192:execute$6086
  wire width 32 $auto$clk2fflogic.cc:192:execute$6096
  wire width 4 $auto$clk2fflogic.cc:192:execute$6106
  wire width 4 $auto$clk2fflogic.cc:192:execute$6116
  wire width 4 $auto$clk2fflogic.cc:192:execute$6126
  wire width 4 $auto$clk2fflogic.cc:192:execute$6136
  wire width 5 $auto$clk2fflogic.cc:192:execute$6146
  wire $auto$clk2fflogic.cc:192:execute$6156
  wire $auto$clk2fflogic.cc:192:execute$6166
  wire width 32 $auto$clk2fflogic.cc:192:execute$6176
  wire width 48 $auto$clk2fflogic.cc:192:execute$6186
  wire width 4 $auto$clk2fflogic.cc:192:execute$6196
  wire $auto$clk2fflogic.cc:192:execute$6206
  wire $auto$clk2fflogic.cc:192:execute$6216
  wire width 3 $auto$clk2fflogic.cc:192:execute$6226
  wire $auto$clk2fflogic.cc:192:execute$6236
  wire width 6 $auto$clk2fflogic.cc:192:execute$6246
  wire $auto$rtlil.cc:2167:Eqx$6055
  wire $auto$rtlil.cc:2167:Eqx$6105
  wire $auto$rtlil.cc:2817:Anyseq$6313
  wire $auto$rtlil.cc:2817:Anyseq$6315
  wire $auto$rtlil.cc:2817:Anyseq$6317
  wire $auto$rtlil.cc:2817:Anyseq$6319
  wire $auto$rtlil.cc:2817:Anyseq$6321
  wire $auto$rtlil.cc:2817:Anyseq$6323
  wire $auto$rtlil.cc:2817:Anyseq$6325
  wire $auto$rtlil.cc:2817:Anyseq$6327
  wire $auto$rtlil.cc:2817:Anyseq$6329
  wire $auto$rtlil.cc:2817:Anyseq$6331
  wire $auto$rtlil.cc:2817:Anyseq$6333
  wire $auto$rtlil.cc:2817:Anyseq$6335
  wire $auto$rtlil.cc:2817:Anyseq$6337
  wire $auto$rtlil.cc:2817:Anyseq$6339
  wire $auto$rtlil.cc:2817:Anyseq$6341
  wire $auto$rtlil.cc:2817:Anyseq$6343
  wire $auto$rtlil.cc:2817:Anyseq$6345
  wire $auto$rtlil.cc:2817:Anyseq$6347
  wire $auto$rtlil.cc:2817:Anyseq$6349
  wire $auto$rtlil.cc:2817:Anyseq$6351
  wire $auto$rtlil.cc:2817:Anyseq$6353
  wire $auto$rtlil.cc:2817:Anyseq$6355
  wire $auto$rtlil.cc:2817:Anyseq$6357
  wire $auto$rtlil.cc:2817:Anyseq$6359
  wire $auto$rtlil.cc:2817:Anyseq$6361
  wire $auto$rtlil.cc:2817:Anyseq$6363
  wire $auto$rtlil.cc:2817:Anyseq$6365
  wire $auto$rtlil.cc:2817:Anyseq$6367
  wire $auto$rtlil.cc:2817:Anyseq$6369
  wire $auto$rtlil.cc:2817:Anyseq$6371
  wire $auto$rtlil.cc:2817:Anyseq$6373
  wire $auto$rtlil.cc:2817:Anyseq$6375
  wire $auto$rtlil.cc:2817:Anyseq$6377
  wire $auto$rtlil.cc:2817:Anyseq$6379
  wire $auto$rtlil.cc:2817:Anyseq$6381
  wire $auto$rtlil.cc:2817:Anyseq$6383
  wire $auto$rtlil.cc:2817:Anyseq$6385
  wire $auto$rtlil.cc:2817:Anyseq$6387
  wire $auto$rtlil.cc:2817:Anyseq$6389
  wire $auto$rtlil.cc:2817:Anyseq$6391
  wire $auto$rtlil.cc:2817:Anyseq$6393
  wire $auto$rtlil.cc:2817:Anyseq$6395
  wire $auto$rtlil.cc:2817:Anyseq$6397
  wire $auto$rtlil.cc:2817:Anyseq$6399
  wire $auto$rtlil.cc:2817:Anyseq$6401
  wire $auto$rtlil.cc:2817:Anyseq$6403
  wire $auto$rtlil.cc:2817:Anyseq$6405
  wire $auto$rtlil.cc:2817:Anyseq$6407
  wire $auto$rtlil.cc:2817:Anyseq$6409
  wire $auto$rtlil.cc:2817:Anyseq$6411
  wire $auto$rtlil.cc:2817:Anyseq$6413
  wire $auto$rtlil.cc:2817:Anyseq$6415
  wire $auto$rtlil.cc:2817:Anyseq$6417
  wire $auto$rtlil.cc:2817:Anyseq$6419
  wire $auto$rtlil.cc:2817:Anyseq$6421
  wire $auto$rtlil.cc:2817:Anyseq$6423
  wire $auto$rtlil.cc:2817:Anyseq$6425
  wire $auto$rtlil.cc:2817:Anyseq$6427
  wire $auto$rtlil.cc:2817:Anyseq$6429
  wire $auto$rtlil.cc:2817:Anyseq$6431
  wire $auto$rtlil.cc:2817:Anyseq$6433
  wire $auto$rtlil.cc:2817:Anyseq$6435
  wire $auto$rtlil.cc:2817:Anyseq$6437
  wire $auto$rtlil.cc:2817:Anyseq$6439
  wire $auto$rtlil.cc:2817:Anyseq$6441
  wire $auto$rtlil.cc:2817:Anyseq$6443
  wire $auto$rtlil.cc:2817:Anyseq$6445
  wire $auto$rtlil.cc:2817:Anyseq$6447
  wire $auto$rtlil.cc:2817:Anyseq$6449
  wire $auto$rtlil.cc:2817:Anyseq$6451
  wire $auto$rtlil.cc:2817:Anyseq$6453
  wire $auto$rtlil.cc:2817:Anyseq$6455
  wire $auto$rtlil.cc:2817:Anyseq$6457
  wire $auto$rtlil.cc:2817:Anyseq$6459
  wire $auto$rtlil.cc:2817:Anyseq$6461
  wire $auto$rtlil.cc:2817:Anyseq$6463
  wire $auto$rtlil.cc:2817:Anyseq$6465
  wire $auto$rtlil.cc:2817:Anyseq$6467
  wire $auto$rtlil.cc:2817:Anyseq$6469
  wire $auto$rtlil.cc:2817:Anyseq$6471
  wire $auto$rtlil.cc:2817:Anyseq$6473
  wire $auto$rtlil.cc:2817:Anyseq$6475
  wire $auto$rtlil.cc:2817:Anyseq$6477
  wire $auto$rtlil.cc:2817:Anyseq$6479
  wire $auto$rtlil.cc:2817:Anyseq$6481
  wire $auto$rtlil.cc:2817:Anyseq$6483
  wire $auto$rtlil.cc:2817:Anyseq$6485
  wire $auto$rtlil.cc:2817:Anyseq$6487
  wire $auto$rtlil.cc:2817:Anyseq$6489
  wire $auto$rtlil.cc:2817:Anyseq$6491
  wire $auto$rtlil.cc:2817:Anyseq$6493
  wire $auto$rtlil.cc:2817:Anyseq$6495
  wire $auto$rtlil.cc:2817:Anyseq$6497
  wire $auto$rtlil.cc:2817:Anyseq$6499
  wire $auto$rtlil.cc:2817:Anyseq$6501
  wire $auto$rtlil.cc:2817:Anyseq$6503
  wire $auto$rtlil.cc:2817:Anyseq$6505
  wire $auto$rtlil.cc:2817:Anyseq$6507
  wire $auto$rtlil.cc:2817:Anyseq$6509
  wire $auto$rtlil.cc:2817:Anyseq$6511
  wire $auto$rtlil.cc:2817:Anyseq$6513
  wire $auto$rtlil.cc:2817:Anyseq$6515
  wire $auto$rtlil.cc:2817:Anyseq$6517
  wire $auto$rtlil.cc:2817:Anyseq$6519
  wire $auto$rtlil.cc:2817:Anyseq$6521
  wire $auto$rtlil.cc:2817:Anyseq$6523
  wire $auto$rtlil.cc:2817:Anyseq$6525
  wire $auto$rtlil.cc:2817:Anyseq$6527
  wire $auto$rtlil.cc:2817:Anyseq$6529
  wire $auto$rtlil.cc:2817:Anyseq$6531
  wire $auto$rtlil.cc:2817:Anyseq$6533
  wire $auto$rtlil.cc:2817:Anyseq$6535
  wire $auto$rtlil.cc:2817:Anyseq$6537
  wire $auto$rtlil.cc:2817:Anyseq$6539
  wire $auto$rtlil.cc:2817:Anyseq$6541
  wire $auto$rtlil.cc:2817:Anyseq$6543
  wire $auto$rtlil.cc:2817:Anyseq$6545
  wire $auto$rtlil.cc:2817:Anyseq$6547
  wire $auto$rtlil.cc:2817:Anyseq$6549
  wire $auto$rtlil.cc:2817:Anyseq$6551
  wire $auto$rtlil.cc:2817:Anyseq$6553
  wire $auto$rtlil.cc:2817:Anyseq$6555
  wire $auto$rtlil.cc:2817:Anyseq$6557
  wire $auto$rtlil.cc:2817:Anyseq$6559
  wire $auto$rtlil.cc:2817:Anyseq$6561
  wire $auto$rtlil.cc:2817:Anyseq$6563
  wire $auto$rtlil.cc:2817:Anyseq$6565
  wire $auto$rtlil.cc:2817:Anyseq$6567
  wire $auto$rtlil.cc:2817:Anyseq$6569
  wire $auto$rtlil.cc:2817:Anyseq$6571
  wire $auto$rtlil.cc:2817:Anyseq$6573
  wire $auto$rtlil.cc:2817:Anyseq$6575
  wire $auto$rtlil.cc:2817:Anyseq$6577
  wire $auto$rtlil.cc:2817:Anyseq$6579
  wire $auto$rtlil.cc:2817:Anyseq$6581
  wire $auto$rtlil.cc:2817:Anyseq$6583
  wire $auto$rtlil.cc:2817:Anyseq$6585
  wire $auto$rtlil.cc:2817:Anyseq$6587
  wire $auto$rtlil.cc:2817:Anyseq$6589
  wire $auto$rtlil.cc:2817:Anyseq$6591
  wire $auto$rtlil.cc:2817:Anyseq$6593
  wire $auto$rtlil.cc:2817:Anyseq$6595
  wire $auto$rtlil.cc:2817:Anyseq$6597
  wire $auto$rtlil.cc:2817:Anyseq$6599
  wire $auto$rtlil.cc:2817:Anyseq$6601
  wire $auto$rtlil.cc:2817:Anyseq$6603
  wire $auto$rtlil.cc:2817:Anyseq$6605
  wire $auto$rtlil.cc:2817:Anyseq$6607
  wire $auto$rtlil.cc:2817:Anyseq$6609
  wire $auto$rtlil.cc:2817:Anyseq$6611
  attribute \src "hyperram.v:335.66-335.85"
  wire width 32 $auto$wreduce.cc:454:run$5508
  attribute \src "hyperram.v:1005.97-1005.105"
  wire width 32 $auto$wreduce.cc:454:run$5509
  attribute \src "hyperram.v:1005.55-1005.81"
  wire width 32 $auto$wreduce.cc:454:run$5510
  attribute \src "hyperram.v:1005.55-1005.90"
  wire width 32 $auto$wreduce.cc:454:run$5511
  attribute \src "hyperram.v:1007.54-1007.81"
  wire width 32 $auto$wreduce.cc:454:run$5512
  attribute \src "hyperram.v:1007.54-1007.90"
  wire width 32 $auto$wreduce.cc:454:run$5513
  attribute \src "hyperram.v:1011.51-1011.62"
  wire width 32 $auto$wreduce.cc:454:run$5514
  attribute \src "hyperram.v:894.44-894.57"
  wire width 32 $auto$wreduce.cc:454:run$5515
  attribute \src "hyperram.v:335.66-335.85"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5517
  wire width 3 $auto$wreduce.cc:454:run$5518
  attribute \src "hyperram.v:1005.55-1005.94"
  wire width 32 $auto$wreduce.cc:454:run$5519
  attribute \src "hyperram.v:1000.24-1000.50"
  wire $eq$hyperram.v:1000$2500_Y
  attribute \src "hyperram.v:1000.56-1000.78"
  wire $eq$hyperram.v:1000$2502_Y
  attribute \src "hyperram.v:1001.35-1001.51"
  wire $eq$hyperram.v:1001$2504_Y
  attribute \src "hyperram.v:1003.56-1003.80"
  wire $eq$hyperram.v:1003$2511_Y
  attribute \src "hyperram.v:1005.40-1005.105"
  wire $eq$hyperram.v:1005$2519_Y
  attribute \src "hyperram.v:1007.39-1007.105"
  wire $eq$hyperram.v:1007$2526_Y
  attribute \src "hyperram.v:1010.24-1010.55"
  wire $eq$hyperram.v:1010$2531_Y
  attribute \src "hyperram.v:1010.61-1010.82"
  wire $eq$hyperram.v:1010$2533_Y
  attribute \src "hyperram.v:1011.36-1011.66"
  wire $eq$hyperram.v:1011$2537_Y
  attribute \src "hyperram.v:1013.38-1013.53"
  wire $eq$hyperram.v:1013$2538_Y
  attribute \src "hyperram.v:1015.38-1015.53"
  wire $eq$hyperram.v:1015$2539_Y
  attribute \src "hyperram.v:1019.36-1019.52"
  wire $eq$hyperram.v:1019$2548_Y
  attribute \src "hyperram.v:1021.25-1021.54"
  wire $eq$hyperram.v:1021$2553_Y
  attribute \src "hyperram.v:1021.60-1021.88"
  wire $eq$hyperram.v:1021$2554_Y
  attribute \src "hyperram.v:1021.95-1021.116"
  wire $eq$hyperram.v:1021$2557_Y
  attribute \src "hyperram.v:1022.32-1022.54"
  wire $eq$hyperram.v:1022$2559_Y
  attribute \src "hyperram.v:1024.24-1024.52"
  wire $eq$hyperram.v:1024$2564_Y
  attribute \src "hyperram.v:1024.58-1024.79"
  wire $eq$hyperram.v:1024$2566_Y
  attribute \src "hyperram.v:1025.32-1025.53"
  wire $eq$hyperram.v:1025$2568_Y
  attribute \src "hyperram.v:1032.24-1032.52"
  wire $eq$hyperram.v:1032$2576_Y
  attribute \src "hyperram.v:1050.9-1050.32"
  wire $eq$hyperram.v:1050$2601_Y
  attribute \src "hyperram.v:1056.8-1056.27"
  wire $eq$hyperram.v:1056$2605_Y
  attribute \src "hyperram.v:1065.30-1065.42"
  wire $eq$hyperram.v:1065$2617_Y
  attribute \src "hyperram.v:1068.33-1068.68"
  wire $eq$hyperram.v:1068$2625_Y
  attribute \src "hyperram.v:1077.16-1077.41"
  wire $eq$hyperram.v:1077$2631_Y
  attribute \src "hyperram.v:1078.16-1078.41"
  wire $eq$hyperram.v:1078$2632_Y
  attribute \src "hyperram.v:1079.16-1079.41"
  wire $eq$hyperram.v:1079$2633_Y
  attribute \src "hyperram.v:1080.16-1080.41"
  wire $eq$hyperram.v:1080$2634_Y
  attribute \src "hyperram.v:1088.29-1088.53"
  wire $eq$hyperram.v:1088$2648_Y
  attribute \src "hyperram.v:1089.26-1089.47"
  wire $eq$hyperram.v:1089$2649_Y
  attribute \src "hyperram.v:1090.29-1090.60"
  wire $eq$hyperram.v:1090$2650_Y
  attribute \src "hyperram.v:1091.28-1091.53"
  wire $eq$hyperram.v:1091$2652_Y
  attribute \src "hyperram.v:240.10-240.26"
  wire $eq$hyperram.v:240$1343_Y
  attribute \src "hyperram.v:240.32-240.47"
  wire $eq$hyperram.v:240$1344_Y
  attribute \src "hyperram.v:297.9-297.25"
  wire $eq$hyperram.v:297$1367_Y
  attribute \src "hyperram.v:726.13-726.25"
  wire $eq$hyperram.v:726$2187_Y
  attribute \src "hyperram.v:855.11-855.33"
  wire $eq$hyperram.v:855$2342_Y
  attribute \src "hyperram.v:867.24-867.47"
  wire $eq$hyperram.v:867$2352_Y
  attribute \src "hyperram.v:868.24-868.47"
  wire $eq$hyperram.v:868$2353_Y
  attribute \src "hyperram.v:869.25-869.50"
  wire $eq$hyperram.v:869$2354_Y
  attribute \src "hyperram.v:872.27-872.52"
  wire $eq$hyperram.v:872$2356_Y
  attribute \src "hyperram.v:877.26-877.49"
  wire $eq$hyperram.v:877$2359_Y
  attribute \src "hyperram.v:879.26-879.44"
  wire $eq$hyperram.v:879$2360_Y
  attribute \src "hyperram.v:881.12-881.53"
  wire $eq$hyperram.v:881$2361_Y
  attribute \src "hyperram.v:882.12-882.55"
  wire $eq$hyperram.v:882$2362_Y
  attribute \src "hyperram.v:894.12-894.58"
  wire $eq$hyperram.v:894$2372_Y
  attribute \src "hyperram.v:908.12-908.61"
  wire $eq$hyperram.v:908$2376_Y
  attribute \src "hyperram.v:929.30-929.62"
  wire $eq$hyperram.v:929$2387_Y
  attribute \src "hyperram.v:949.30-949.58"
  wire $eq$hyperram.v:949$2397_Y
  attribute \src "hyperram.v:961.7-961.34"
  wire $eq$hyperram.v:961$2406_Y
  attribute \src "hyperram.v:982.24-982.46"
  wire $eq$hyperram.v:982$2451_Y
  attribute \src "hyperram.v:991.24-991.57"
  wire $eq$hyperram.v:991$2472_Y
  attribute \src "hyperram.v:992.27-992.64"
  wire $eq$hyperram.v:992$2477_Y
  attribute \src "hyperram.v:995.31-995.52"
  wire $eq$hyperram.v:995$2486_Y
  attribute \src "hyperram.v:998.30-998.46"
  wire $eq$hyperram.v:998$2495_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$1268_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$1268_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1005$1269_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1005$1269_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$1270_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$1270_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1011$1271_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1011$1271_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1013$1272_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1013$1272_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$1273_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$1273_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1019$1274_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1019$1274_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1022$1275_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1022$1275_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1025$1276_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1025$1276_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1030$1277_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$1278_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$1278_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$1279_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$1279_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1280_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1280_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$1281_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$1281_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1047$1282_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1051$1283_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1051$1283_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$1284_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$1284_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1285_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1285_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1065$1287_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1065$1287_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1068$1288_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1068$1288_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1077$1289_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1077$1289_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1078$1290_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1078$1290_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1079$1291_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1079$1291_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1080$1292_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1080$1292_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1088$1293_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1088$1293_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1089$1294_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1090$1295_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1091$1296_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$1197_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$1197_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$1198_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$1198_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1227_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1227_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:860$1228_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:861$1229_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$1230_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$1230_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:868$1231_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:869$1232_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$1233_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$1233_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$1234_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$1234_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$1235_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$1235_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1236_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1236_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1237_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:881$1238_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1239_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1239_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1240_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1240_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1241_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1241_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$1242_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$1242_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$1243_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$1243_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$1244_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$1244_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1245_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1245_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1246_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1246_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1247_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1247_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$1248_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$1248_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1249_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1249_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:945$1250_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:946$1251_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:947$1252_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$1253_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$1253_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$1254_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$1254_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1255_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1255_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1256_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1256_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1257_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1257_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1258_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1258_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:971$1259_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:971$1259_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1260_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1260_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$1261_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$1261_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$1262_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$1262_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$1263_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$1263_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:986$1264_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:986$1264_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:992$1265_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:992$1265_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$1266_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$1266_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:998$1267_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:998$1267_EN
  attribute \src "hyperram.v:172.17-172.35"
  wire $ge$hyperram.v:172$1328_Y
  attribute \src "hyperram.v:174.18-174.40"
  wire $ge$hyperram.v:174$1331_Y
  attribute \src "hyperram.v:860.24-860.42"
  wire $ge$hyperram.v:860$2345_Y
  attribute \src "hyperram.v:861.25-861.47"
  wire $ge$hyperram.v:861$2346_Y
  attribute \src "hyperram.v:871.8-871.37"
  wire $ge$hyperram.v:871$2355_Y
  attribute \src "hyperram.v:876.8-876.33"
  wire $ge$hyperram.v:876$2358_Y
  attribute \src "hyperram.v:1000.7-1000.12"
  wire $logic_and$hyperram.v:1000$2499_Y
  attribute \src "hyperram.v:1000.7-1000.51"
  wire $logic_and$hyperram.v:1000$2501_Y
  attribute \src "hyperram.v:1000.7-1000.79"
  wire $logic_and$hyperram.v:1000$2503_Y
  attribute \src "hyperram.v:1003.7-1003.81"
  wire $logic_and$hyperram.v:1003$2512_Y
  attribute \src "hyperram.v:1010.7-1010.56"
  wire $logic_and$hyperram.v:1010$2532_Y
  attribute \src "hyperram.v:1010.7-1010.83"
  wire $logic_and$hyperram.v:1010$2534_Y
  attribute \src "hyperram.v:1018.7-1018.84"
  wire $logic_and$hyperram.v:1018$2547_Y
  attribute \src "hyperram.v:1021.7-1021.90"
  wire $logic_and$hyperram.v:1021$2556_Y
  attribute \src "hyperram.v:1021.7-1021.117"
  wire $logic_and$hyperram.v:1021$2558_Y
  attribute \src "hyperram.v:1024.7-1024.53"
  wire $logic_and$hyperram.v:1024$2565_Y
  attribute \src "hyperram.v:1024.7-1024.80"
  wire $logic_and$hyperram.v:1024$2567_Y
  attribute \src "hyperram.v:1029.6-1029.28"
  wire $logic_and$hyperram.v:1029$2570_Y
  attribute \src "hyperram.v:1032.7-1032.53"
  wire $logic_and$hyperram.v:1032$2577_Y
  attribute \src "hyperram.v:1032.7-1032.96"
  wire $logic_and$hyperram.v:1032$2580_Y
  attribute \src "hyperram.v:1035.7-1035.64"
  wire $logic_and$hyperram.v:1035$2584_Y
  attribute \src "hyperram.v:1038.7-1038.47"
  wire $logic_and$hyperram.v:1038$2587_Y
  attribute \src "hyperram.v:1038.7-1038.81"
  wire $logic_and$hyperram.v:1038$2589_Y
  attribute \src "hyperram.v:1038.7-1038.104"
  wire $logic_and$hyperram.v:1038$2591_Y
  attribute \src "hyperram.v:1038.7-1038.122"
  wire $logic_and$hyperram.v:1038$2592_Y
  attribute \src "hyperram.v:1049.7-1049.64"
  wire $logic_and$hyperram.v:1049$2600_Y
  attribute \src "hyperram.v:1050.8-1050.61"
  wire $logic_and$hyperram.v:1050$2603_Y
  attribute \src "hyperram.v:1056.91-1056.136"
  wire $logic_and$hyperram.v:1056$2611_Y
  attribute \src "hyperram.v:1067.7-1067.65"
  wire $logic_and$hyperram.v:1067$2620_Y
  attribute \src "hyperram.v:1067.7-1067.102"
  wire $logic_and$hyperram.v:1067$2621_Y
  attribute \src "hyperram.v:1067.7-1067.134"
  wire $logic_and$hyperram.v:1067$2623_Y
  attribute \src "hyperram.v:1071.7-1071.62"
  wire $logic_and$hyperram.v:1071$2628_Y
  attribute \src "hyperram.v:1071.7-1071.99"
  wire $logic_and$hyperram.v:1071$2630_Y
  attribute \src "hyperram.v:1086.6-1086.35"
  wire $logic_and$hyperram.v:1086$2636_Y
  attribute \src "hyperram.v:1086.6-1086.45"
  wire $logic_and$hyperram.v:1086$2638_Y
  attribute \src "hyperram.v:1087.7-1087.75"
  wire $logic_and$hyperram.v:1087$2645_Y
  attribute \src "hyperram.v:1087.7-1087.86"
  wire $logic_and$hyperram.v:1087$2647_Y
  attribute \src "hyperram.v:145.9-145.31"
  wire $logic_and$hyperram.v:145$1320_Y
  attribute \src "hyperram.v:164.9-164.62"
  wire $logic_and$hyperram.v:164$1327_Y
  attribute \src "hyperram.v:245.24-245.63"
  wire $logic_and$hyperram.v:245$1348_Y
  attribute \src "hyperram.v:270.21-270.70"
  wire $logic_and$hyperram.v:270$1355_Y
  attribute \src "hyperram.v:270.21-270.97"
  wire $logic_and$hyperram.v:270$1357_Y
  attribute \src "hyperram.v:270.103-270.146"
  wire $logic_and$hyperram.v:270$1360_Y
  attribute \src "hyperram.v:309.10-309.37"
  wire $logic_and$hyperram.v:309$1369_Y
  attribute \src "hyperram.v:309.43-309.66"
  wire $logic_and$hyperram.v:309$1370_Y
  attribute \src "hyperram.v:335.21-335.62"
  wire $logic_and$hyperram.v:335$1382_Y
  attribute \src "hyperram.v:402.10-402.15"
  wire $logic_and$hyperram.v:402$1795_Y
  attribute \src "hyperram.v:402.26-402.31"
  wire $logic_and$hyperram.v:402$1799_Y
  attribute \src "hyperram.v:403.17-403.22"
  wire $logic_and$hyperram.v:403$1804_Y
  attribute \src "hyperram.v:866.7-866.63"
  wire $logic_and$hyperram.v:866$2351_Y
  attribute \src "hyperram.v:954.6-954.34"
  wire $logic_and$hyperram.v:954$2398_Y
  attribute \src "hyperram.v:965.64-965.102"
  wire $logic_and$hyperram.v:965$2413_Y
  attribute \src "hyperram.v:971.115-971.149"
  wire $logic_and$hyperram.v:971$2428_Y
  attribute \src "hyperram.v:979.7-979.48"
  wire $logic_and$hyperram.v:979$2443_Y
  attribute \src "hyperram.v:979.7-979.82"
  wire $logic_and$hyperram.v:979$2445_Y
  attribute \src "hyperram.v:982.7-982.47"
  wire $logic_and$hyperram.v:982$2452_Y
  attribute \src "hyperram.v:982.7-982.81"
  wire $logic_and$hyperram.v:982$2454_Y
  attribute \src "hyperram.v:985.7-985.82"
  wire $logic_and$hyperram.v:985$2463_Y
  attribute \src "hyperram.v:985.7-985.99"
  wire $logic_and$hyperram.v:985$2464_Y
  attribute \src "hyperram.v:991.7-991.58"
  wire $logic_and$hyperram.v:991$2473_Y
  attribute \src "hyperram.v:991.7-991.85"
  wire $logic_and$hyperram.v:991$2475_Y
  attribute \src "hyperram.v:994.7-994.79"
  wire $logic_and$hyperram.v:994$2485_Y
  attribute \src "hyperram.v:997.7-997.52"
  wire $logic_and$hyperram.v:997$2492_Y
  attribute \src "hyperram.v:997.7-997.77"
  wire $logic_and$hyperram.v:997$2494_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1794_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1797_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1803_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$2439_Y
  attribute \src "hyperram.v:1029.22-1029.28"
  wire $logic_not$hyperram.v:1029$2569_Y
  attribute \src "hyperram.v:1032.80-1032.95"
  wire $logic_not$hyperram.v:1032$2578_Y
  attribute \src "hyperram.v:1038.7-1038.20"
  wire $logic_not$hyperram.v:1038$2585_Y
  attribute \src "hyperram.v:1038.85-1038.104"
  wire $logic_not$hyperram.v:1038$2590_Y
  attribute \src "hyperram.v:1053.33-1053.48"
  wire $logic_not$hyperram.v:1053$2604_Y
  attribute \src "hyperram.v:1087.79-1087.86"
  wire $logic_not$hyperram.v:1087$2646_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $logic_not$hyperram.v:164$1323_Y
  attribute \src "hyperram.v:270.101-270.147"
  wire $logic_not$hyperram.v:270$1361_Y
  attribute \src "hyperram.v:309.23-309.37"
  wire $logic_not$hyperram.v:309$1368_Y
  attribute \src "hyperram.v:335.50-335.61"
  wire $logic_not$hyperram.v:335$1381_Y
  attribute \src "hyperram.v:889.26-889.36"
  wire $logic_not$hyperram.v:889$2368_Y
  attribute \src "hyperram.v:923.28-923.40"
  wire $logic_not$hyperram.v:923$2382_Y
  attribute \src "hyperram.v:931.30-931.40"
  wire $logic_not$hyperram.v:931$2388_Y
  attribute \src "hyperram.v:945.27-945.36"
  wire $logic_not$hyperram.v:945$2393_Y
  attribute \src "hyperram.v:1021.24-1021.89"
  wire $logic_or$hyperram.v:1021$2555_Y
  attribute \src "hyperram.v:1032.58-1032.95"
  wire $logic_or$hyperram.v:1032$2579_Y
  attribute \src "hyperram.v:1056.7-1056.58"
  wire $logic_or$hyperram.v:1056$2607_Y
  attribute \src "hyperram.v:1056.7-1056.86"
  wire $logic_or$hyperram.v:1056$2609_Y
  attribute \src "hyperram.v:1056.7-1056.137"
  wire $logic_or$hyperram.v:1056$2612_Y
  attribute \src "hyperram.v:1067.107-1067.133"
  wire $logic_or$hyperram.v:1067$2622_Y
  attribute \src "hyperram.v:164.27-164.61"
  wire $logic_or$hyperram.v:164$1326_Y
  attribute \src "hyperram.v:240.9-240.48"
  wire $logic_or$hyperram.v:240$1345_Y
  attribute \src "hyperram.v:309.9-309.67"
  wire $logic_or$hyperram.v:309$1371_Y
  attribute \src "hyperram.v:402.10-402.38"
  wire $logic_or$hyperram.v:402$1800_Y
  attribute \src "hyperram.v:888.7-888.56"
  wire $logic_or$hyperram.v:888$2367_Y
  attribute \src "hyperram.v:959.32-959.81"
  wire $logic_or$hyperram.v:959$2405_Y
  attribute \src "hyperram.v:962.30-962.77"
  wire $logic_or$hyperram.v:962$2409_Y
  attribute \src "hyperram.v:965.38-965.103"
  wire $logic_or$hyperram.v:965$2414_Y
  attribute \src "hyperram.v:965.38-965.133"
  wire $logic_or$hyperram.v:965$2416_Y
  attribute \src "hyperram.v:968.33-968.84"
  wire $logic_or$hyperram.v:968$2420_Y
  attribute \src "hyperram.v:971.39-971.110"
  wire $logic_or$hyperram.v:971$2426_Y
  attribute \src "hyperram.v:971.39-971.151"
  wire $logic_or$hyperram.v:971$2429_Y
  attribute \src "hyperram.v:974.32-974.82"
  wire $logic_or$hyperram.v:974$2433_Y
  attribute \src "hyperram.v:977.32-977.82"
  wire $logic_or$hyperram.v:977$2437_Y
  attribute \src "hyperram.v:270.131-270.145"
  wire $lt$hyperram.v:270$1359_Y
  attribute \src "hyperram.v:1030.20-1030.37"
  wire $ne$hyperram.v:1030$2571_Y
  attribute \src "hyperram.v:1041.7-1041.28"
  wire $ne$hyperram.v:1041$2593_Y
  attribute \src "hyperram.v:1050.38-1050.60"
  wire $ne$hyperram.v:1050$2602_Y
  attribute \src "hyperram.v:1067.8-1067.37"
  wire $ne$hyperram.v:1067$2618_Y
  attribute \src "hyperram.v:1071.67-1071.98"
  wire $ne$hyperram.v:1071$2629_Y
  attribute \src "hyperram.v:245.47-245.62"
  wire $ne$hyperram.v:245$1347_Y
  attribute \src "hyperram.v:270.49-270.69"
  wire $ne$hyperram.v:270$1354_Y
  attribute \src "hyperram.v:270.75-270.96"
  wire $ne$hyperram.v:270$1356_Y
  attribute \src "hyperram.v:333.23-333.45"
  wire $ne$hyperram.v:333$1378_Y
  attribute \src "hyperram.v:338.21-338.40"
  wire $ne$hyperram.v:338$1387_Y
  attribute \src "hyperram.v:406.16-406.37"
  wire $ne$hyperram.v:406$1805_Y
  attribute \src "hyperram.v:979.53-979.81"
  wire $ne$hyperram.v:979$2444_Y
  attribute \src "hyperram.v:980.30-980.63"
  wire $ne$hyperram.v:980$2446_Y
  attribute \src "hyperram.v:109.22-109.30"
  wire $not$hyperram.v:109$1314_Y
  attribute \src "hyperram.v:1091.39-1091.53"
  wire $not$hyperram.v:1091$2651_Y
  attribute \src "hyperram.v:155.18-155.25"
  wire $not$hyperram.v:155$1321_Y
  attribute \src "hyperram.v:855.20-855.33"
  wire $not$hyperram.v:855$2341_Y
  attribute \src "hyperram.v:949.42-949.58"
  wire $not$hyperram.v:949$2396_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1032$1163$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1032$1164$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1064$1174$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1067$1176$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1067$1177$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $past$hyperram.v:1077$1181$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 32 $past$hyperram.v:1088$1189$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:1089$1190$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1090$1191$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1091$1192$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:867$1112$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:868$1113$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:869$1114$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 5 $past$hyperram.v:871$1115$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:876$1117$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:881$1119$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:882$1120$0
  wire $procmux$3174_Y
  wire $procmux$3178_Y
  wire $procmux$3310_Y
  wire $procmux$3314_Y
  wire $procmux$3322_Y
  wire $procmux$3330_Y
  wire $procmux$3335_Y
  wire $procmux$3337_Y
  wire $procmux$3342_Y
  wire $procmux$3344_Y
  wire $procmux$3349_Y
  wire $procmux$3351_Y
  wire $procmux$3356_Y
  wire $procmux$3358_Y
  wire $procmux$3363_Y
  wire $procmux$3365_Y
  wire $procmux$3370_Y
  wire $procmux$3372_Y
  wire $procmux$3377_Y
  wire $procmux$3379_Y
  wire $procmux$3384_Y
  wire $procmux$3386_Y
  wire $procmux$3394_Y
  wire $procmux$3402_Y
  wire $procmux$3407_Y
  wire $procmux$3412_Y
  wire $procmux$3417_Y
  wire $procmux$3422_Y
  wire $procmux$3426_Y
  wire $procmux$3430_Y
  wire $procmux$3434_Y
  wire $procmux$3438_Y
  wire $procmux$3443_Y
  wire $procmux$3448_Y
  wire $procmux$3453_Y
  wire $procmux$3458_Y
  wire $procmux$3463_Y
  wire $procmux$3465_Y
  wire $procmux$3470_Y
  wire $procmux$3472_Y
  wire $procmux$3477_Y
  wire $procmux$3479_Y
  wire $procmux$3484_Y
  wire $procmux$3486_Y
  wire $procmux$3502_Y
  wire $procmux$3506_Y
  wire $procmux$3514_Y
  wire $procmux$3522_Y
  wire $procmux$3530_Y
  wire $procmux$3534_Y
  wire $procmux$3536_Y
  wire $procmux$3540_Y
  wire $procmux$3542_Y
  wire $procmux$3550_Y
  wire $procmux$3554_Y
  wire $procmux$3558_Y
  wire $procmux$3562_Y
  wire $procmux$3566_Y
  wire $procmux$3570_Y
  wire $procmux$3574_Y
  wire $procmux$3578_Y
  wire $procmux$3582_Y
  wire $procmux$3586_Y
  wire $procmux$3590_Y
  wire $procmux$3594_Y
  wire $procmux$3598_Y
  wire $procmux$3602_Y
  wire $procmux$3606_Y
  wire $procmux$3610_Y
  wire $procmux$3614_Y
  wire $procmux$3618_Y
  wire $procmux$3622_Y
  wire $procmux$3626_Y
  wire $procmux$3630_Y
  wire $procmux$3634_Y
  wire $procmux$3638_Y
  wire $procmux$3642_Y
  wire $procmux$3646_Y
  wire $procmux$3650_Y
  wire $procmux$3654_Y
  wire $procmux$3658_Y
  wire $procmux$3663_Y
  wire $procmux$3665_Y
  wire $procmux$3670_Y
  wire $procmux$3672_Y
  wire $procmux$3677_Y
  wire $procmux$3679_Y
  wire $procmux$3684_Y
  wire $procmux$3686_Y
  wire $procmux$3690_Y
  wire $procmux$3694_Y
  wire $procmux$3701_Y
  wire $procmux$3706_Y
  wire $procmux$3708_Y
  wire $procmux$3715_Y
  wire $procmux$3720_Y
  wire $procmux$3722_Y
  wire $procmux$3726_Y
  wire $procmux$3730_Y
  wire $procmux$3734_Y
  wire $procmux$3738_Y
  wire $procmux$3742_Y
  wire $procmux$3746_Y
  wire $procmux$3754_Y
  wire $procmux$3758_Y
  wire $procmux$3762_Y
  wire $procmux$3766_Y
  wire $procmux$3770_Y
  wire $procmux$3774_Y
  wire $procmux$3778_Y
  wire $procmux$3782_Y
  wire $procmux$3791_Y
  wire $procmux$3793_Y
  wire $procmux$3798_Y
  wire $procmux$3800_Y
  wire $procmux$3805_Y
  wire $procmux$3807_Y
  wire $procmux$3812_Y
  wire $procmux$3814_Y
  wire $procmux$3818_Y
  wire $procmux$3822_Y
  wire $procmux$3830_Y
  wire $procmux$3834_Y
  wire $procmux$3838_Y
  wire $procmux$3842_Y
  wire $procmux$3849_Y
  wire $procmux$3850_CMP
  wire $procmux$3851_Y
  wire $procmux$3858_Y
  wire $procmux$3860_Y
  wire $procmux$3866_Y
  wire $procmux$3868_Y
  wire $procmux$3874_Y
  wire $procmux$3876_Y
  wire $procmux$3881_Y
  wire $procmux$3882_CMP
  wire $procmux$3883_Y
  wire $procmux$3888_Y
  wire $procmux$3890_Y
  wire $procmux$3894_Y
  wire $procmux$3896_Y
  wire $procmux$3900_Y
  wire $procmux$3902_Y
  wire $procmux$3906_Y
  wire $procmux$3910_Y
  wire $procmux$3918_Y
  wire $procmux$3926_Y
  wire $procmux$3934_Y
  wire width 8 $procmux$3940_Y
  wire width 8 $procmux$3948_Y
  wire $procmux$3953_CMP
  wire width 8 $procmux$3957_Y
  wire width 8 $procmux$3959_Y
  wire width 8 $procmux$3961_Y
  wire width 8 $procmux$3967_Y
  wire width 8 $procmux$3969_Y
  wire width 8 $procmux$3971_Y
  wire width 8 $procmux$3979_Y
  wire width 8 $procmux$3981_Y
  wire width 8 $procmux$3983_Y
  wire width 8 $procmux$3992_Y
  wire width 8 $procmux$3994_Y
  wire width 8 $procmux$3996_Y
  wire width 3 $procmux$4005_Y
  wire width 3 $procmux$4007_Y
  wire width 3 $procmux$4009_Y
  wire width 3 $procmux$4012_Y
  wire width 3 $procmux$4014_Y
  wire $procmux$4021_Y
  wire $procmux$4023_Y
  wire $procmux$4029_Y
  wire width 13 $procmux$4040_Y
  wire width 13 $procmux$4042_Y
  wire width 3 $procmux$4053_Y
  wire width 3 $procmux$4055_Y
  wire width 29 $procmux$4066_Y
  wire width 29 $procmux$4068_Y
  wire $procmux$4079_Y
  wire $procmux$4081_Y
  wire $procmux$4092_Y
  wire $procmux$4094_Y
  wire $procmux$4105_Y
  wire $procmux$4107_Y
  wire width 6 $procmux$4113_Y
  wire $procmux$4114_CMP
  wire width 6 $procmux$4115_Y
  wire width 6 $procmux$4117_Y
  wire width 6 $procmux$4120_Y
  wire width 6 $procmux$4124_Y
  wire width 6 $procmux$4128_Y
  wire width 6 $procmux$4131_Y
  wire width 6 $procmux$4135_Y
  wire width 6 $procmux$4138_Y
  wire width 6 $procmux$4141_Y
  wire width 6 $procmux$4145_Y
  wire width 6 $procmux$4150_Y
  wire width 3 $procmux$4157_Y
  wire width 3 $procmux$4159_Y
  wire width 3 $procmux$4162_Y
  wire width 3 $procmux$4166_Y
  wire width 3 $procmux$4173_Y
  wire width 3 $procmux$4177_Y
  wire width 3 $procmux$4180_Y
  wire width 3 $procmux$4183_Y
  wire width 3 $procmux$4187_Y
  wire width 3 $procmux$4190_Y
  wire $procmux$4198_Y
  wire $procmux$4200_Y
  wire $procmux$4202_Y
  wire $procmux$4209_Y
  wire $procmux$4211_Y
  wire $procmux$4213_Y
  wire width 4 $procmux$4225_Y
  wire width 4 $procmux$4227_Y
  wire width 32 $procmux$4241_Y
  wire width 32 $procmux$4243_Y
  wire $procmux$4254_Y
  wire $procmux$4256_Y
  wire $procmux$4267_Y
  wire $procmux$4269_Y
  wire width 5 $procmux$4280_Y
  wire width 5 $procmux$4282_Y
  wire width 4 $procmux$4293_Y
  wire width 4 $procmux$4295_Y
  wire width 4 $procmux$4306_Y
  wire width 4 $procmux$4308_Y
  wire width 4 $procmux$4319_Y
  wire width 4 $procmux$4321_Y
  wire width 4 $procmux$4332_Y
  wire width 4 $procmux$4334_Y
  wire width 6 $procmux$4340_Y
  wire width 6 $procmux$4344_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $reduce_or$hyperram.v:164$1322_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$2371_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$2375_Y
  attribute \src "hyperram.v:1005.55-1005.105"
  wire width 32 $sub$hyperram.v:1005$2518_Y
  attribute \src "hyperram.v:1007.54-1007.94"
  wire width 32 $sub$hyperram.v:1007$2523_Y
  attribute \src "hyperram.v:1007.54-1007.105"
  wire width 32 $sub$hyperram.v:1007$2525_Y
  attribute \src "hyperram.v:1011.51-1011.66"
  wire width 32 $sub$hyperram.v:1011$2536_Y
  attribute \src "hyperram.v:143.21-143.36"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:143$1318_Y
  attribute \src "hyperram.v:221.22-221.41"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:221$1340_Y
  attribute \src "hyperram.v:312.21-312.35"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:312$1373_Y
  attribute \src "hyperram.v:89.43-89.62"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:89$1298_Y
  attribute \src "hyperram.v:89.69-89.93"
  wire width 32 $sub$hyperram.v:89$1299_Y
  attribute \src "hyperram.v:91.43-91.66"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:91$1302_Y
  attribute \src "hyperram.v:91.73-91.101"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:91$1304_Y
  attribute \src "hyperram.v:172.16-172.56"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:172$1330_Y
  attribute \src "hyperram.v:174.17-174.65"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:174$1333_Y
  attribute \src "hyperram.v:287.16-287.43"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:287$1366_Y
  attribute \src "hyperram.v:89.22-89.95"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:89$1300_Y
  attribute \src "hyperram.v:91.22-91.103"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:91$1305_Y
  attribute \src "hyperram.v:97.22-97.96"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:97$1308_Y
  attribute \src "hyperram.v:99.22-99.104"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:99$1313_Y
  attribute \src "hyperram.v:59.12-59.16"
  wire width 48 \CA_r
  attribute \src "hyperram.v:18.16-18.22"
  wire width 32 input 6 \addr_i
  attribute \src "hyperram.v:266.5-266.14"
  wire \bus_clk_r
  attribute \src "hyperram.v:66.11-66.22"
  wire width 3 \bus_state_r
  attribute \src "hyperram.v:61.5-61.11"
  wire \busy_r
  attribute \src "hyperram.v:268.6-268.16"
  wire \clk_active
  attribute \src "hyperram.v:13.10-13.15"
  wire input 1 \clk_i
  attribute \src "hyperram.v:112.11-112.22"
  wire width 6 \cycle_cnt_r
  attribute \src "hyperram.v:20.15-20.21"
  wire width 32 input 8 \data_i
  attribute \src "hyperram.v:22.16-22.22"
  wire width 32 output 10 \data_o
  attribute \src "hyperram.v:385.39-385.46"
  wire width 8 \datar_0
  attribute \src "hyperram.v:385.30-385.37"
  wire width 8 \datar_1
  attribute \src "hyperram.v:385.21-385.28"
  wire width 8 \datar_2
  attribute \src "hyperram.v:385.12-385.19"
  wire width 8 \datar_3
  attribute \src "hyperram.v:273.12-273.19"
  wire width 32 \datar_r
  attribute \src "hyperram.v:58.12-58.19"
  wire width 32 \dataw_r
  attribute \src "hyperram.v:31.10-31.26"
  wire input 18 \double_latency_i
  attribute \src "hyperram.v:55.5-55.21"
  wire \double_latency_r
  attribute \init 1'0
  attribute \src "hyperram.v:382.5-382.17"
  wire \f_past_valid
  attribute \src "hyperram.v:30.10-30.25"
  wire input 17 \fixed_latency_i
  attribute \src "hyperram.v:54.5-54.20"
  wire \fixed_latency_r
  attribute \src "hyperram.v:35.11-35.19"
  wire output 21 \hb_clk_o
  attribute \src "hyperram.v:36.11-36.20"
  wire output 22 \hb_clkn_o
  attribute \src "hyperram.v:34.11-34.19"
  wire output 20 \hb_csn_o
  attribute \src "hyperram.v:340.13-340.24"
  wire width 8 \hb_data_out
  attribute \src "hyperram.v:42.14-42.21"
  wire width 8 input 28 \hb_dq_i
  attribute \src "hyperram.v:39.15-39.22"
  wire width 8 output 25 \hb_dq_o
  attribute \src "hyperram.v:40.11-40.20"
  wire output 26 \hb_dq_oen
  attribute \src "hyperram.v:33.11-33.20"
  wire output 19 \hb_rstn_o
  attribute \src "hyperram.v:41.10-41.19"
  wire input 27 \hb_rwds_i
  attribute \src "hyperram.v:37.11-37.20"
  wire output 23 \hb_rwds_o
  attribute \src "hyperram.v:38.11-38.22"
  wire output 24 \hb_rwds_oen
  attribute \src "hyperram.v:80.13-80.27"
  wire width 6 \latency_cycles
  attribute \src "hyperram.v:114.11-114.21"
  wire width 3 \read_cnt_r
  attribute \src "hyperram.v:69.6-69.13"
  wire \read_op
  attribute \src "hyperram.v:23.11-23.25"
  wire output 11 \read_timeout_o
  attribute \src "hyperram.v:62.5-62.19"
  wire \read_timeout_r
  attribute \src "hyperram.v:21.11-21.18"
  wire output 9 \ready_o
  attribute \src "hyperram.v:71.6-71.16"
  wire \reg_access
  attribute \src "hyperram.v:17.10-17.20"
  wire input 5 \regspace_i
  attribute \src "hyperram.v:14.10-14.15"
  wire input 2 \rst_i
  attribute \src "hyperram.v:77.5-77.22"
  wire \rwds_2x_latency_r
  attribute \src "hyperram.v:75.5-75.11"
  wire \rwds_r
  attribute \src "hyperram.v:19.14-19.19"
  wire width 4 input 7 \sel_i
  attribute \src "hyperram.v:60.11-60.16"
  wire width 4 \sel_r
  attribute \src "hyperram.v:29.14-29.20"
  wire width 4 input 16 \tacc_i
  attribute \src "hyperram.v:51.11-51.17"
  wire width 4 \tacc_r
  attribute \src "hyperram.v:25.14-25.20"
  wire width 4 input 12 \tcsh_i
  attribute \src "hyperram.v:49.11-49.17"
  wire width 4 \tcsh_r
  attribute \src "hyperram.v:27.14-27.21"
  wire width 4 input 14 \tpost_i
  attribute \src "hyperram.v:52.11-52.18"
  wire width 4 \tpost_r
  attribute \src "hyperram.v:26.14-26.20"
  wire width 4 input 13 \tpre_i
  attribute \src "hyperram.v:50.11-50.17"
  wire width 4 \tpre_r
  attribute \src "hyperram.v:28.14-28.21"
  wire width 5 input 15 \trmax_i
  attribute \src "hyperram.v:53.11-53.18"
  wire width 5 \trmax_r
  attribute \src "hyperram.v:15.10-15.17"
  wire input 3 \valid_i
  attribute \src "hyperram.v:106.5-106.12"
  wire \valid_r
  attribute \src "hyperram.v:108.6-108.17"
  wire \valid_start
  attribute \src "hyperram.v:16.10-16.16"
  wire input 4 \wren_i
  attribute \src "hyperram.v:1005.60-1005.80"
  cell $add $add$hyperram.v:1005$2513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \double_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1005$2513_Y
  end
  attribute \src "hyperram.v:1007.59-1007.80"
  cell $add $add$hyperram.v:1007$2520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \rwds_2x_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1007$2520_Y
  end
  attribute \src "hyperram.v:1068.33-1068.47"
  cell $add $add$hyperram.v:1068$2624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1068$2624_Y
  end
  attribute \src "hyperram.v:992.49-992.64"
  cell $add $add$hyperram.v:992$2476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:992$2476_Y
  end
  attribute \src "hyperram.v:109.22-109.40"
  cell $and $and$hyperram.v:109$1315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$hyperram.v:109$1314_Y
    connect \B \valid_i
    connect \Y \valid_start
  end
  attribute \src "hyperram.v:1077.7-1077.43"
  cell $assert $assert$hyperram.v:1077$2665
    connect \A $formal$hyperram.v:1077$1289_CHECK
    connect \EN $formal$hyperram.v:1077$1289_EN
  end
  attribute \src "hyperram.v:1078.7-1078.43"
  cell $assert $assert$hyperram.v:1078$2666
    connect \A $formal$hyperram.v:1078$1290_CHECK
    connect \EN $formal$hyperram.v:1078$1290_EN
  end
  attribute \src "hyperram.v:1079.7-1079.43"
  cell $assert $assert$hyperram.v:1079$2667
    connect \A $formal$hyperram.v:1079$1291_CHECK
    connect \EN $formal$hyperram.v:1079$1291_EN
  end
  attribute \src "hyperram.v:1080.7-1080.43"
  cell $assert $assert$hyperram.v:1080$2668
    connect \A $formal$hyperram.v:1080$1292_CHECK
    connect \EN $formal$hyperram.v:1080$1292_EN
  end
  attribute \src "hyperram.v:854.35-855.35"
  cell $assert $assert$hyperram.v:854$2660
    connect \A $formal$hyperram.v:854$1227_CHECK
    connect \EN $formal$hyperram.v:854$1227_EN
  end
  attribute \src "hyperram.v:879.47-881.55"
  cell $assert $assert$hyperram.v:879$2661
    connect \A $formal$hyperram.v:879$1237_CHECK
    connect \EN $formal$hyperram.v:867$1230_EN
  end
  attribute \src "hyperram.v:881.56-882.57"
  cell $assert $assert$hyperram.v:881$2662
    connect \A $formal$hyperram.v:881$1238_CHECK
    connect \EN $formal$hyperram.v:867$1230_EN
  end
  attribute \src "hyperram.v:893.33-894.60"
  cell $assert $assert$hyperram.v:893$2663
    connect \A $formal$hyperram.v:893$1241_CHECK
    connect \EN $formal$hyperram.v:893$1241_EN
  end
  attribute \src "hyperram.v:907.36-908.63"
  cell $assert $assert$hyperram.v:907$2664
    connect \A $formal$hyperram.v:907$1242_CHECK
    connect \EN $formal$hyperram.v:907$1242_EN
  end
  attribute \src "hyperram.v:392.8-392.22"
  cell $assume $assume$hyperram.v:392$2656
    connect \A \rst_i
    connect \EN $0$formal$hyperram.v:392$1193_EN[0:0]$2672
  end
  attribute \src "hyperram.v:393.8-393.23"
  cell $assume $assume$hyperram.v:393$2657
    connect \A $0$formal$hyperram.v:393$1195_CHECK[0:0]$2674
    connect \EN $0$formal$hyperram.v:392$1193_EN[0:0]$2672
  end
  attribute \src "hyperram.v:402.39-403.30"
  cell $assume $assume$hyperram.v:402$2658
    connect \A $formal$hyperram.v:402$1197_CHECK
    connect \EN $formal$hyperram.v:402$1197_EN
  end
  attribute \src "hyperram.v:405.28-406.38"
  cell $assume $assume$hyperram.v:405$2659
    connect \A $formal$hyperram.v:405$1198_CHECK
    connect \EN $formal$hyperram.v:405$1198_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6051
    parameter \WIDTH 1
    connect \D \rwds_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6050
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6061
    parameter \WIDTH 1
    connect \D \rwds_2x_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6060
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6071
    parameter \WIDTH 3
    connect \D \read_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6070
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6081
    parameter \WIDTH 1
    connect \D \bus_clk_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6080
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6091
    parameter \WIDTH 32
    connect \D \datar_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6090
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6101
    parameter \WIDTH 4
    connect \D \tcsh_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6100
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6111
    parameter \WIDTH 4
    connect \D \tpre_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6110
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6121
    parameter \WIDTH 4
    connect \D \tacc_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6120
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6131
    parameter \WIDTH 4
    connect \D \tpost_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6130
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6141
    parameter \WIDTH 5
    connect \D \trmax_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6140
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6151
    parameter \WIDTH 1
    connect \D \fixed_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6150
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6161
    parameter \WIDTH 1
    connect \D \double_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6160
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6171
    parameter \WIDTH 32
    connect \D \dataw_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6170
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6181
    parameter \WIDTH 48
    connect \D \CA_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6180
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6191
    parameter \WIDTH 4
    connect \D \sel_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6190
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6201
    parameter \WIDTH 1
    connect \D \busy_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6200
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6211
    parameter \WIDTH 1
    connect \D \read_timeout_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6210
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6221
    parameter \WIDTH 3
    connect \D \bus_state_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6220
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6231
    parameter \WIDTH 1
    connect \D \valid_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6230
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6241
    parameter \WIDTH 6
    connect \D \cycle_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6240
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$6053
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$6052
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$6103
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$6102
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$6054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$6052 }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2167:Eqx$6055
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$6104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$6102 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$6105
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6057
    parameter \WIDTH 1
    connect \D $0\rwds_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6056
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6067
    parameter \WIDTH 1
    connect \D $0\rwds_2x_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6066
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6077
    parameter \WIDTH 3
    connect \D $0\read_cnt_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6076
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6087
    parameter \WIDTH 1
    connect \D $0\bus_clk_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6086
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6097
    parameter \WIDTH 32
    connect \D $0\datar_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6096
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6107
    parameter \WIDTH 4
    connect \D $0\tcsh_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6106
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6117
    parameter \WIDTH 4
    connect \D $0\tpre_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6116
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6127
    parameter \WIDTH 4
    connect \D $0\tacc_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6126
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6137
    parameter \WIDTH 4
    connect \D $0\tpost_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6136
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6147
    parameter \WIDTH 5
    connect \D $0\trmax_r[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6146
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6157
    parameter \WIDTH 1
    connect \D $0\fixed_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6156
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6167
    parameter \WIDTH 1
    connect \D $0\double_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6166
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6177
    parameter \WIDTH 32
    connect \D $0\dataw_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6176
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6187
    parameter \WIDTH 48
    connect \D $0\CA_r[47:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6186
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6197
    parameter \WIDTH 4
    connect \D $0\sel_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6196
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6207
    parameter \WIDTH 1
    connect \D $0\busy_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6206
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6217
    parameter \WIDTH 1
    connect \D $0\read_timeout_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6216
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6227
    parameter \WIDTH 3
    connect \D $0\bus_state_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6226
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6237
    parameter \WIDTH 1
    connect \D $0\valid_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6236
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6247
    parameter \WIDTH 6
    connect \D $0\cycle_cnt_r[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6246
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6058
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6050
    connect \B $auto$clk2fflogic.cc:192:execute$6056
    connect \S $auto$rtlil.cc:2167:Eqx$6055
    connect \Y \rwds_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6068
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6060
    connect \B $auto$clk2fflogic.cc:192:execute$6066
    connect \S $auto$rtlil.cc:2167:Eqx$6055
    connect \Y \rwds_2x_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6078
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$6070
    connect \B $auto$clk2fflogic.cc:192:execute$6076
    connect \S $auto$rtlil.cc:2167:Eqx$6055
    connect \Y \read_cnt_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6088
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6080
    connect \B $auto$clk2fflogic.cc:192:execute$6086
    connect \S $auto$rtlil.cc:2167:Eqx$6055
    connect \Y \bus_clk_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6098
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$6090
    connect \B $auto$clk2fflogic.cc:192:execute$6096
    connect \S $auto$rtlil.cc:2167:Eqx$6055
    connect \Y \datar_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6108
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6100
    connect \B $auto$clk2fflogic.cc:192:execute$6106
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \tcsh_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6118
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6110
    connect \B $auto$clk2fflogic.cc:192:execute$6116
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \tpre_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6128
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6120
    connect \B $auto$clk2fflogic.cc:192:execute$6126
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \tacc_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6138
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6130
    connect \B $auto$clk2fflogic.cc:192:execute$6136
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \tpost_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6148
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$6140
    connect \B $auto$clk2fflogic.cc:192:execute$6146
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \trmax_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6158
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6150
    connect \B $auto$clk2fflogic.cc:192:execute$6156
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \fixed_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6168
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6160
    connect \B $auto$clk2fflogic.cc:192:execute$6166
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \double_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6178
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$6170
    connect \B $auto$clk2fflogic.cc:192:execute$6176
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \dataw_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6188
    parameter \WIDTH 48
    connect \A $auto$clk2fflogic.cc:156:execute$6180
    connect \B $auto$clk2fflogic.cc:192:execute$6186
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \CA_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6198
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6190
    connect \B $auto$clk2fflogic.cc:192:execute$6196
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \sel_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6208
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6200
    connect \B $auto$clk2fflogic.cc:192:execute$6206
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \busy_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6218
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6210
    connect \B $auto$clk2fflogic.cc:192:execute$6216
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \read_timeout_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6228
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \B $auto$clk2fflogic.cc:192:execute$6226
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \bus_state_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6238
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6230
    connect \B $auto$clk2fflogic.cc:192:execute$6236
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \valid_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6248
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$6240
    connect \B $auto$clk2fflogic.cc:192:execute$6246
    connect \S $auto$rtlil.cc:2167:Eqx$6105
    connect \Y \cycle_cnt_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$6312
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6313
  end
  cell $anyseq $auto$setundef.cc:501:execute$6314
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6315
  end
  cell $anyseq $auto$setundef.cc:501:execute$6316
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6317
  end
  cell $anyseq $auto$setundef.cc:501:execute$6318
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6319
  end
  cell $anyseq $auto$setundef.cc:501:execute$6320
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6321
  end
  cell $anyseq $auto$setundef.cc:501:execute$6322
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6323
  end
  cell $anyseq $auto$setundef.cc:501:execute$6324
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6325
  end
  cell $anyseq $auto$setundef.cc:501:execute$6326
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6327
  end
  cell $anyseq $auto$setundef.cc:501:execute$6328
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6329
  end
  cell $anyseq $auto$setundef.cc:501:execute$6330
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6331
  end
  cell $anyseq $auto$setundef.cc:501:execute$6332
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6333
  end
  cell $anyseq $auto$setundef.cc:501:execute$6334
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6335
  end
  cell $anyseq $auto$setundef.cc:501:execute$6336
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6337
  end
  cell $anyseq $auto$setundef.cc:501:execute$6338
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6339
  end
  cell $anyseq $auto$setundef.cc:501:execute$6340
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6341
  end
  cell $anyseq $auto$setundef.cc:501:execute$6342
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6343
  end
  cell $anyseq $auto$setundef.cc:501:execute$6344
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6345
  end
  cell $anyseq $auto$setundef.cc:501:execute$6346
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6347
  end
  cell $anyseq $auto$setundef.cc:501:execute$6348
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6349
  end
  cell $anyseq $auto$setundef.cc:501:execute$6350
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6351
  end
  cell $anyseq $auto$setundef.cc:501:execute$6352
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6353
  end
  cell $anyseq $auto$setundef.cc:501:execute$6354
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6355
  end
  cell $anyseq $auto$setundef.cc:501:execute$6356
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6357
  end
  cell $anyseq $auto$setundef.cc:501:execute$6358
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6359
  end
  cell $anyseq $auto$setundef.cc:501:execute$6360
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6361
  end
  cell $anyseq $auto$setundef.cc:501:execute$6362
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6363
  end
  cell $anyseq $auto$setundef.cc:501:execute$6364
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6365
  end
  cell $anyseq $auto$setundef.cc:501:execute$6366
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6367
  end
  cell $anyseq $auto$setundef.cc:501:execute$6368
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6369
  end
  cell $anyseq $auto$setundef.cc:501:execute$6370
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6371
  end
  cell $anyseq $auto$setundef.cc:501:execute$6372
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6373
  end
  cell $anyseq $auto$setundef.cc:501:execute$6374
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6375
  end
  cell $anyseq $auto$setundef.cc:501:execute$6376
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6377
  end
  cell $anyseq $auto$setundef.cc:501:execute$6378
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6379
  end
  cell $anyseq $auto$setundef.cc:501:execute$6380
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6381
  end
  cell $anyseq $auto$setundef.cc:501:execute$6382
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6383
  end
  cell $anyseq $auto$setundef.cc:501:execute$6384
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6385
  end
  cell $anyseq $auto$setundef.cc:501:execute$6386
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6387
  end
  cell $anyseq $auto$setundef.cc:501:execute$6388
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6389
  end
  cell $anyseq $auto$setundef.cc:501:execute$6390
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6391
  end
  cell $anyseq $auto$setundef.cc:501:execute$6392
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6393
  end
  cell $anyseq $auto$setundef.cc:501:execute$6394
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6395
  end
  cell $anyseq $auto$setundef.cc:501:execute$6396
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6397
  end
  cell $anyseq $auto$setundef.cc:501:execute$6398
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6399
  end
  cell $anyseq $auto$setundef.cc:501:execute$6400
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6401
  end
  cell $anyseq $auto$setundef.cc:501:execute$6402
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6403
  end
  cell $anyseq $auto$setundef.cc:501:execute$6404
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6405
  end
  cell $anyseq $auto$setundef.cc:501:execute$6406
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6407
  end
  cell $anyseq $auto$setundef.cc:501:execute$6408
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6409
  end
  cell $anyseq $auto$setundef.cc:501:execute$6410
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6411
  end
  cell $anyseq $auto$setundef.cc:501:execute$6412
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6413
  end
  cell $anyseq $auto$setundef.cc:501:execute$6414
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6415
  end
  cell $anyseq $auto$setundef.cc:501:execute$6416
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6417
  end
  cell $anyseq $auto$setundef.cc:501:execute$6418
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6419
  end
  cell $anyseq $auto$setundef.cc:501:execute$6420
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6421
  end
  cell $anyseq $auto$setundef.cc:501:execute$6422
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6423
  end
  cell $anyseq $auto$setundef.cc:501:execute$6424
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6425
  end
  cell $anyseq $auto$setundef.cc:501:execute$6426
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6427
  end
  cell $anyseq $auto$setundef.cc:501:execute$6428
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6429
  end
  cell $anyseq $auto$setundef.cc:501:execute$6430
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6431
  end
  cell $anyseq $auto$setundef.cc:501:execute$6432
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6433
  end
  cell $anyseq $auto$setundef.cc:501:execute$6434
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6435
  end
  cell $anyseq $auto$setundef.cc:501:execute$6436
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6437
  end
  cell $anyseq $auto$setundef.cc:501:execute$6438
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6439
  end
  cell $anyseq $auto$setundef.cc:501:execute$6440
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6441
  end
  cell $anyseq $auto$setundef.cc:501:execute$6442
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6443
  end
  cell $anyseq $auto$setundef.cc:501:execute$6444
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6445
  end
  cell $anyseq $auto$setundef.cc:501:execute$6446
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6447
  end
  cell $anyseq $auto$setundef.cc:501:execute$6448
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6449
  end
  cell $anyseq $auto$setundef.cc:501:execute$6450
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6451
  end
  cell $anyseq $auto$setundef.cc:501:execute$6452
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6453
  end
  cell $anyseq $auto$setundef.cc:501:execute$6454
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6455
  end
  cell $anyseq $auto$setundef.cc:501:execute$6456
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6457
  end
  cell $anyseq $auto$setundef.cc:501:execute$6458
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6459
  end
  cell $anyseq $auto$setundef.cc:501:execute$6460
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6461
  end
  cell $anyseq $auto$setundef.cc:501:execute$6462
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6463
  end
  cell $anyseq $auto$setundef.cc:501:execute$6464
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6465
  end
  cell $anyseq $auto$setundef.cc:501:execute$6466
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6467
  end
  cell $anyseq $auto$setundef.cc:501:execute$6468
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6469
  end
  cell $anyseq $auto$setundef.cc:501:execute$6470
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6471
  end
  cell $anyseq $auto$setundef.cc:501:execute$6472
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6473
  end
  cell $anyseq $auto$setundef.cc:501:execute$6474
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6475
  end
  cell $anyseq $auto$setundef.cc:501:execute$6476
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6477
  end
  cell $anyseq $auto$setundef.cc:501:execute$6478
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6479
  end
  cell $anyseq $auto$setundef.cc:501:execute$6480
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6481
  end
  cell $anyseq $auto$setundef.cc:501:execute$6482
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6483
  end
  cell $anyseq $auto$setundef.cc:501:execute$6484
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6485
  end
  cell $anyseq $auto$setundef.cc:501:execute$6486
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6487
  end
  cell $anyseq $auto$setundef.cc:501:execute$6488
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6489
  end
  cell $anyseq $auto$setundef.cc:501:execute$6490
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6491
  end
  cell $anyseq $auto$setundef.cc:501:execute$6492
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6493
  end
  cell $anyseq $auto$setundef.cc:501:execute$6494
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6495
  end
  cell $anyseq $auto$setundef.cc:501:execute$6496
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6497
  end
  cell $anyseq $auto$setundef.cc:501:execute$6498
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6499
  end
  cell $anyseq $auto$setundef.cc:501:execute$6500
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6501
  end
  cell $anyseq $auto$setundef.cc:501:execute$6502
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6503
  end
  cell $anyseq $auto$setundef.cc:501:execute$6504
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6505
  end
  cell $anyseq $auto$setundef.cc:501:execute$6506
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6507
  end
  cell $anyseq $auto$setundef.cc:501:execute$6508
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6509
  end
  cell $anyseq $auto$setundef.cc:501:execute$6510
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6511
  end
  cell $anyseq $auto$setundef.cc:501:execute$6512
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6513
  end
  cell $anyseq $auto$setundef.cc:501:execute$6514
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6515
  end
  cell $anyseq $auto$setundef.cc:501:execute$6516
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6517
  end
  cell $anyseq $auto$setundef.cc:501:execute$6518
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6519
  end
  cell $anyseq $auto$setundef.cc:501:execute$6520
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6521
  end
  cell $anyseq $auto$setundef.cc:501:execute$6522
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6523
  end
  cell $anyseq $auto$setundef.cc:501:execute$6524
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6525
  end
  cell $anyseq $auto$setundef.cc:501:execute$6526
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6527
  end
  cell $anyseq $auto$setundef.cc:501:execute$6528
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6529
  end
  cell $anyseq $auto$setundef.cc:501:execute$6530
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6531
  end
  cell $anyseq $auto$setundef.cc:501:execute$6532
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6533
  end
  cell $anyseq $auto$setundef.cc:501:execute$6534
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6535
  end
  cell $anyseq $auto$setundef.cc:501:execute$6536
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6537
  end
  cell $anyseq $auto$setundef.cc:501:execute$6538
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6539
  end
  cell $anyseq $auto$setundef.cc:501:execute$6540
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6541
  end
  cell $anyseq $auto$setundef.cc:501:execute$6542
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6543
  end
  cell $anyseq $auto$setundef.cc:501:execute$6544
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6545
  end
  cell $anyseq $auto$setundef.cc:501:execute$6546
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6547
  end
  cell $anyseq $auto$setundef.cc:501:execute$6548
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6549
  end
  cell $anyseq $auto$setundef.cc:501:execute$6550
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6551
  end
  cell $anyseq $auto$setundef.cc:501:execute$6552
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6553
  end
  cell $anyseq $auto$setundef.cc:501:execute$6554
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6555
  end
  cell $anyseq $auto$setundef.cc:501:execute$6556
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6557
  end
  cell $anyseq $auto$setundef.cc:501:execute$6558
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6559
  end
  cell $anyseq $auto$setundef.cc:501:execute$6560
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6561
  end
  cell $anyseq $auto$setundef.cc:501:execute$6562
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6563
  end
  cell $anyseq $auto$setundef.cc:501:execute$6564
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6565
  end
  cell $anyseq $auto$setundef.cc:501:execute$6566
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6567
  end
  cell $anyseq $auto$setundef.cc:501:execute$6568
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6569
  end
  cell $anyseq $auto$setundef.cc:501:execute$6570
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6571
  end
  cell $anyseq $auto$setundef.cc:501:execute$6572
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6573
  end
  cell $anyseq $auto$setundef.cc:501:execute$6574
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6575
  end
  cell $anyseq $auto$setundef.cc:501:execute$6576
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6577
  end
  cell $anyseq $auto$setundef.cc:501:execute$6578
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6579
  end
  cell $anyseq $auto$setundef.cc:501:execute$6580
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6581
  end
  cell $anyseq $auto$setundef.cc:501:execute$6582
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6583
  end
  cell $anyseq $auto$setundef.cc:501:execute$6584
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6585
  end
  cell $anyseq $auto$setundef.cc:501:execute$6586
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6587
  end
  cell $anyseq $auto$setundef.cc:501:execute$6588
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6589
  end
  cell $anyseq $auto$setundef.cc:501:execute$6590
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6591
  end
  cell $anyseq $auto$setundef.cc:501:execute$6592
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6593
  end
  cell $anyseq $auto$setundef.cc:501:execute$6594
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6595
  end
  cell $anyseq $auto$setundef.cc:501:execute$6596
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6597
  end
  cell $anyseq $auto$setundef.cc:501:execute$6598
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6599
  end
  cell $anyseq $auto$setundef.cc:501:execute$6600
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6601
  end
  cell $anyseq $auto$setundef.cc:501:execute$6602
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6603
  end
  cell $anyseq $auto$setundef.cc:501:execute$6604
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6605
  end
  cell $anyseq $auto$setundef.cc:501:execute$6606
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6607
  end
  cell $anyseq $auto$setundef.cc:501:execute$6608
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6609
  end
  cell $anyseq $auto$setundef.cc:501:execute$6610
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6611
  end
  attribute \src "hyperram.v:1000.24-1000.50"
  cell $eq $eq$hyperram.v:1000$2500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \B 2'10
    connect \Y $eq$hyperram.v:1000$2500_Y
  end
  attribute \src "hyperram.v:1000.56-1000.78"
  cell $eq $eq$hyperram.v:1000$2502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1000$2502_Y
  end
  attribute \src "hyperram.v:1001.35-1001.51"
  cell $eq $eq$hyperram.v:1001$2504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:1001$2504_Y
  end
  attribute \src "hyperram.v:1003.56-1003.80"
  cell $eq $eq$hyperram.v:1003$2511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1003$2511_Y
  end
  attribute \src "hyperram.v:1005.40-1005.105"
  cell $eq $eq$hyperram.v:1005$2519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1005$2518_Y
    connect \Y $eq$hyperram.v:1005$2519_Y
  end
  attribute \src "hyperram.v:1007.39-1007.105"
  cell $eq $eq$hyperram.v:1007$2526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1007$2525_Y
    connect \Y $eq$hyperram.v:1007$2526_Y
  end
  attribute \src "hyperram.v:1010.24-1010.55"
  cell $eq $eq$hyperram.v:1010$2531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \B 2'11
    connect \Y $eq$hyperram.v:1010$2531_Y
  end
  attribute \src "hyperram.v:1010.61-1010.82"
  cell $eq $eq$hyperram.v:1010$2533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1010$2533_Y
  end
  attribute \src "hyperram.v:1011.36-1011.66"
  cell $eq $eq$hyperram.v:1011$2537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B { $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [6:0] }
    connect \Y $eq$hyperram.v:1011$2537_Y
  end
  attribute \src "hyperram.v:1013.38-1013.53"
  cell $eq $eq$hyperram.v:1013$2538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1013$2538_Y
  end
  attribute \src "hyperram.v:1015.38-1015.53"
  cell $eq $eq$hyperram.v:1015$2539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1015$2539_Y
  end
  attribute \src "hyperram.v:1019.36-1019.52"
  cell $eq $eq$hyperram.v:1019$2548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1019$2548_Y
  end
  attribute \src "hyperram.v:1021.25-1021.54"
  cell $eq $eq$hyperram.v:1021$2553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \B 3'100
    connect \Y $eq$hyperram.v:1021$2553_Y
  end
  attribute \src "hyperram.v:1021.60-1021.88"
  cell $eq $eq$hyperram.v:1021$2554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \B 3'101
    connect \Y $eq$hyperram.v:1021$2554_Y
  end
  attribute \src "hyperram.v:1021.95-1021.116"
  cell $eq $eq$hyperram.v:1021$2557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $eq$hyperram.v:1021$2557_Y
  end
  attribute \src "hyperram.v:1022.32-1022.54"
  cell $eq $eq$hyperram.v:1022$2559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpost_r
    connect \Y $eq$hyperram.v:1022$2559_Y
  end
  attribute \src "hyperram.v:1024.24-1024.52"
  cell $eq $eq$hyperram.v:1024$2564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \B 3'110
    connect \Y $eq$hyperram.v:1024$2564_Y
  end
  attribute \src "hyperram.v:1024.58-1024.79"
  cell $logic_not $eq$hyperram.v:1024$2566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $eq$hyperram.v:1024$2566_Y
  end
  attribute \src "hyperram.v:1025.32-1025.53"
  cell $eq $eq$hyperram.v:1025$2568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tcsh_r
    connect \Y $eq$hyperram.v:1025$2568_Y
  end
  attribute \src "hyperram.v:1032.24-1032.52"
  cell $logic_not $eq$hyperram.v:1032$2576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \Y $eq$hyperram.v:1032$2576_Y
  end
  attribute \src "hyperram.v:1050.9-1050.32"
  cell $logic_not $eq$hyperram.v:1050$2601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6240
    connect \Y $eq$hyperram.v:1050$2601_Y
  end
  attribute \src "hyperram.v:1056.8-1056.27"
  cell $eq $eq$hyperram.v:1056$2605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1056$2605_Y
  end
  attribute \src "hyperram.v:1064.13-1064.33"
  cell $eq $eq$hyperram.v:1064$2654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $0$past$hyperram.v:1064$1174$0[0:0]$1573
  end
  attribute \src "hyperram.v:1065.30-1065.42"
  cell $logic_not $eq$hyperram.v:1065$2617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \datar_r
    connect \Y $eq$hyperram.v:1065$2617_Y
  end
  attribute \src "hyperram.v:1068.33-1068.68"
  cell $eq $eq$hyperram.v:1068$2625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$hyperram.v:1068$2624_Y
    connect \B $auto$clk2fflogic.cc:156:execute$6070
    connect \Y $eq$hyperram.v:1068$2625_Y
  end
  attribute \src "hyperram.v:1077.16-1077.41"
  cell $eq $eq$hyperram.v:1077$2631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [31:24]
    connect \B $past$hyperram.v:1077$1181$0
    connect \Y $eq$hyperram.v:1077$2631_Y
  end
  attribute \src "hyperram.v:1078.16-1078.41"
  cell $eq $eq$hyperram.v:1078$2632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [23:16]
    connect \B $past$hyperram.v:1077$1181$0
    connect \Y $eq$hyperram.v:1078$2632_Y
  end
  attribute \src "hyperram.v:1079.16-1079.41"
  cell $eq $eq$hyperram.v:1079$2633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [15:8]
    connect \B $past$hyperram.v:1077$1181$0
    connect \Y $eq$hyperram.v:1079$2633_Y
  end
  attribute \src "hyperram.v:1080.16-1080.41"
  cell $eq $eq$hyperram.v:1080$2634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [7:0]
    connect \B $past$hyperram.v:1077$1181$0
    connect \Y $eq$hyperram.v:1080$2634_Y
  end
  attribute \src "hyperram.v:1088.29-1088.53"
  cell $eq $eq$hyperram.v:1088$2648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \dataw_r
    connect \B $past$hyperram.v:1088$1189$0
    connect \Y $eq$hyperram.v:1088$2648_Y
  end
  attribute \src "hyperram.v:1089.26-1089.47"
  cell $eq $eq$hyperram.v:1089$2649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B $past$hyperram.v:1089$1190$0
    connect \Y $eq$hyperram.v:1089$2649_Y
  end
  attribute \src "hyperram.v:1090.29-1090.60"
  cell $eq $eq$hyperram.v:1090$2650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \B $past$hyperram.v:1090$1191$0
    connect \Y $eq$hyperram.v:1090$2650_Y
  end
  attribute \src "hyperram.v:1091.28-1091.53"
  cell $eq $eq$hyperram.v:1091$2652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:1091$2651_Y
    connect \Y $eq$hyperram.v:1091$2652_Y
  end
  attribute \src "hyperram.v:240.10-240.26"
  cell $logic_not $eq$hyperram.v:240$1343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $eq$hyperram.v:240$1343_Y
  end
  attribute \src "hyperram.v:240.32-240.47"
  cell $logic_not $eq$hyperram.v:240$1344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $eq$hyperram.v:240$1344_Y
  end
  attribute \src "hyperram.v:297.9-297.25"
  cell $eq $eq$hyperram.v:297$1367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:297$1367_Y
  end
  attribute \src "hyperram.v:726.13-726.25"
  cell $eq $eq$hyperram.v:726$2187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:726$2187_Y
  end
  attribute \src "hyperram.v:855.11-855.33"
  cell $eq $eq$hyperram.v:855$2342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $not$hyperram.v:855$2341_Y
    connect \Y $eq$hyperram.v:855$2342_Y
  end
  attribute \src "hyperram.v:867.24-867.47"
  cell $eq $eq$hyperram.v:867$2352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tcsh_r
    connect \B $past$hyperram.v:867$1112$0
    connect \Y $eq$hyperram.v:867$2352_Y
  end
  attribute \src "hyperram.v:868.24-868.47"
  cell $eq $eq$hyperram.v:868$2353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre_r
    connect \B $past$hyperram.v:868$1113$0
    connect \Y $eq$hyperram.v:868$2353_Y
  end
  attribute \src "hyperram.v:869.25-869.50"
  cell $eq $eq$hyperram.v:869$2354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost_r
    connect \B $past$hyperram.v:869$1114$0
    connect \Y $eq$hyperram.v:869$2354_Y
  end
  attribute \src "hyperram.v:872.27-872.52"
  cell $eq $eq$hyperram.v:872$2356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B $past$hyperram.v:871$1115$0
    connect \Y $eq$hyperram.v:872$2356_Y
  end
  attribute \src "hyperram.v:877.26-877.49"
  cell $eq $eq$hyperram.v:877$2359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B $past$hyperram.v:876$1117$0
    connect \Y $eq$hyperram.v:877$2359_Y
  end
  attribute \src "hyperram.v:879.26-879.44"
  cell $eq $eq$hyperram.v:879$2360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:879$2360_Y
  end
  attribute \src "hyperram.v:881.12-881.53"
  cell $eq $eq$hyperram.v:881$2361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fixed_latency_r
    connect \B $past$hyperram.v:881$1119$0
    connect \Y $eq$hyperram.v:881$2361_Y
  end
  attribute \src "hyperram.v:882.12-882.55"
  cell $eq $eq$hyperram.v:882$2362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency_r
    connect \B $past$hyperram.v:882$1120$0
    connect \Y $eq$hyperram.v:882$2362_Y
  end
  attribute \src "hyperram.v:894.12-894.58"
  cell $eq $eq$hyperram.v:894$2372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$2371_Y
    connect \Y $eq$hyperram.v:894$2372_Y
  end
  attribute \src "hyperram.v:908.12-908.61"
  cell $eq $eq$hyperram.v:908$2376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$2375_Y
    connect \Y $eq$hyperram.v:908$2376_Y
  end
  attribute \src "hyperram.v:929.30-929.62"
  cell $eq $eq$hyperram.v:929$2387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \B $auto$wreduce.cc:454:run$5517 [0]
    connect \Y $eq$hyperram.v:929$2387_Y
  end
  attribute \src "hyperram.v:949.30-949.58"
  cell $eq $eq$hyperram.v:949$2397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $not$hyperram.v:949$2396_Y
    connect \Y $eq$hyperram.v:949$2397_Y
  end
  attribute \src "hyperram.v:961.7-961.34"
  cell $eq $eq$hyperram.v:961$2406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \B 1'1
    connect \Y $eq$hyperram.v:961$2406_Y
  end
  attribute \src "hyperram.v:982.24-982.46"
  cell $logic_not $eq$hyperram.v:982$2451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6070
    connect \Y $eq$hyperram.v:982$2451_Y
  end
  attribute \src "hyperram.v:991.24-991.57"
  cell $eq $eq$hyperram.v:991$2472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \B \bus_state_r
    connect \Y $eq$hyperram.v:991$2472_Y
  end
  attribute \src "hyperram.v:992.27-992.64"
  cell $eq $eq$hyperram.v:992$2477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6240
    connect \B $add$hyperram.v:992$2476_Y
    connect \Y $eq$hyperram.v:992$2477_Y
  end
  attribute \src "hyperram.v:995.31-995.52"
  cell $eq $eq$hyperram.v:995$2486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpre_r
    connect \Y $eq$hyperram.v:995$2486_Y
  end
  attribute \src "hyperram.v:998.30-998.46"
  cell $eq $eq$hyperram.v:998$2495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:998$2495_Y
  end
  attribute \src "hyperram.v:172.17-172.35"
  cell $ge $ge$hyperram.v:172$1328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_i
    connect \B 2'10
    connect \Y $ge$hyperram.v:172$1328_Y
  end
  attribute \src "hyperram.v:174.18-174.40"
  cell $ge $ge$hyperram.v:174$1331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_i
    connect \B 3'100
    connect \Y $ge$hyperram.v:174$1331_Y
  end
  attribute \src "hyperram.v:860.24-860.42"
  cell $ge $ge$hyperram.v:860$2345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $ge$hyperram.v:860$2345_Y
  end
  attribute \src "hyperram.v:861.25-861.47"
  cell $ge $ge$hyperram.v:861$2346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $ge$hyperram.v:861$2346_Y
  end
  attribute \src "hyperram.v:871.8-871.37"
  cell $ge $ge$hyperram.v:871$2355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:871$1115$0
    connect \B 3'100
    connect \Y $ge$hyperram.v:871$2355_Y
  end
  attribute \src "hyperram.v:876.8-876.33"
  cell $ge $ge$hyperram.v:876$2358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:876$1117$0
    connect \B 2'10
    connect \Y $ge$hyperram.v:876$2358_Y
  end
  attribute \module_not_derived 1
  attribute \src "hyperram.v:0.0-0.0"
  cell $initstate $initstate$1194
    connect \Y $0$formal$hyperram.v:392$1193_EN[0:0]$2672
  end
  attribute \src "hyperram.v:1000.7-1000.51"
  cell $logic_and $logic_and$hyperram.v:1000$2501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $eq$hyperram.v:1000$2500_Y
    connect \Y $logic_and$hyperram.v:1000$2501_Y
  end
  attribute \src "hyperram.v:1000.7-1000.79"
  cell $logic_and $logic_and$hyperram.v:1000$2503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2501_Y
    connect \B $eq$hyperram.v:1000$2502_Y
    connect \Y $logic_and$hyperram.v:1000$2503_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81"
  cell $logic_and $logic_and$hyperram.v:1003$2512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2501_Y
    connect \B $eq$hyperram.v:1003$2511_Y
    connect \Y $logic_and$hyperram.v:1003$2512_Y
  end
  attribute \src "hyperram.v:1010.7-1010.56"
  cell $logic_and $logic_and$hyperram.v:1010$2532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $eq$hyperram.v:1010$2531_Y
    connect \Y $logic_and$hyperram.v:1010$2532_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83"
  cell $logic_and $logic_and$hyperram.v:1010$2534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1010$2532_Y
    connect \B $eq$hyperram.v:1010$2533_Y
    connect \Y $logic_and$hyperram.v:1010$2534_Y
  end
  attribute \src "hyperram.v:1018.7-1018.84"
  cell $logic_and $logic_and$hyperram.v:1018$2547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1010$2532_Y
    connect \B $eq$hyperram.v:1000$2502_Y
    connect \Y $logic_and$hyperram.v:1018$2547_Y
  end
  attribute \src "hyperram.v:1021.7-1021.90"
  cell $logic_and $logic_and$hyperram.v:1021$2556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $logic_or$hyperram.v:1021$2555_Y
    connect \Y $logic_and$hyperram.v:1021$2556_Y
  end
  attribute \src "hyperram.v:1021.7-1021.117"
  cell $logic_and $logic_and$hyperram.v:1021$2558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1021$2556_Y
    connect \B $eq$hyperram.v:1021$2557_Y
    connect \Y $logic_and$hyperram.v:1021$2558_Y
  end
  attribute \src "hyperram.v:1024.7-1024.53"
  cell $logic_and $logic_and$hyperram.v:1024$2565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $eq$hyperram.v:1024$2564_Y
    connect \Y $logic_and$hyperram.v:1024$2565_Y
  end
  attribute \src "hyperram.v:1024.7-1024.80"
  cell $logic_and $logic_and$hyperram.v:1024$2567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1024$2565_Y
    connect \B $eq$hyperram.v:1024$2566_Y
    connect \Y $logic_and$hyperram.v:1024$2567_Y
  end
  attribute \src "hyperram.v:1032.7-1032.96"
  cell $logic_and $logic_and$hyperram.v:1032$2580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$2577_Y
    connect \B $logic_or$hyperram.v:1032$2579_Y
    connect \Y $logic_and$hyperram.v:1032$2580_Y
  end
  attribute \src "hyperram.v:1035.7-1035.64"
  cell $logic_and $logic_and$hyperram.v:1035$2584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$2566_Y
    connect \B $eq$hyperram.v:1024$2564_Y
    connect \Y $logic_and$hyperram.v:1035$2584_Y
  end
  attribute \src "hyperram.v:1038.7-1038.47"
  cell $logic_and $logic_and$hyperram.v:1038$2587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:1038$2585_Y
    connect \B $eq$hyperram.v:1024$2566_Y
    connect \Y $logic_and$hyperram.v:1038$2587_Y
  end
  attribute \src "hyperram.v:1038.7-1038.81"
  cell $logic_and $logic_and$hyperram.v:1038$2589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$2587_Y
    connect \B $eq$hyperram.v:1032$2576_Y
    connect \Y $logic_and$hyperram.v:1038$2589_Y
  end
  attribute \src "hyperram.v:1038.7-1038.104"
  cell $logic_and $logic_and$hyperram.v:1038$2591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$2589_Y
    connect \B $logic_not$hyperram.v:1038$2590_Y
    connect \Y $logic_and$hyperram.v:1038$2591_Y
  end
  attribute \src "hyperram.v:1038.7-1038.122"
  cell $logic_and $logic_and$hyperram.v:1038$2592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$2591_Y
    connect \B $past$hyperram.v:1032$1164$0
    connect \Y $logic_and$hyperram.v:1038$2592_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64"
  cell $logic_and $logic_and$hyperram.v:1049$2600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$2554_Y
    connect \B $eq$hyperram.v:1021$2557_Y
    connect \Y $logic_and$hyperram.v:1049$2600_Y
  end
  attribute \src "hyperram.v:1050.8-1050.61"
  cell $logic_and $logic_and$hyperram.v:1050$2603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1050$2601_Y
    connect \B $ne$hyperram.v:1050$2602_Y
    connect \Y $logic_and$hyperram.v:1050$2603_Y
  end
  attribute \src "hyperram.v:1056.91-1056.136"
  cell $logic_and $logic_and$hyperram.v:1056$2611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$2533_Y
    connect \B $auto$clk2fflogic.cc:156:execute$6240
    connect \Y $logic_and$hyperram.v:1056$2611_Y
  end
  attribute \src "hyperram.v:1067.7-1067.65"
  cell $logic_and $logic_and$hyperram.v:1067$2620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1067$2618_Y
    connect \B $eq$hyperram.v:1010$2533_Y
    connect \Y $logic_and$hyperram.v:1067$2620_Y
  end
  attribute \src "hyperram.v:1067.7-1067.102"
  cell $logic_and $logic_and$hyperram.v:1067$2621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1067$2620_Y
    connect \B $past$hyperram.v:1067$1176$0
    connect \Y $logic_and$hyperram.v:1067$2621_Y
  end
  attribute \src "hyperram.v:1067.7-1067.134"
  cell $logic_and $logic_and$hyperram.v:1067$2623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1067$2621_Y
    connect \B $logic_or$hyperram.v:1067$2622_Y
    connect \Y $logic_and$hyperram.v:1067$2623_Y
  end
  attribute \src "hyperram.v:1071.7-1071.62"
  cell $logic_and $logic_and$hyperram.v:1071$2628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$2533_Y
    connect \B $logic_or$hyperram.v:1067$2622_Y
    connect \Y $logic_and$hyperram.v:1071$2628_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99"
  cell $logic_and $logic_and$hyperram.v:1071$2630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1071$2628_Y
    connect \B $ne$hyperram.v:1071$2629_Y
    connect \Y $logic_and$hyperram.v:1071$2630_Y
  end
  attribute \src "hyperram.v:1086.6-1086.35"
  cell $logic_and $logic_and$hyperram.v:1086$2636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1038$2585_Y
    connect \Y $logic_and$hyperram.v:1086$2636_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45"
  cell $logic_and $logic_and$hyperram.v:1086$2638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1086$2636_Y
    connect \B $logic_not$hyperram.v:1029$2569_Y
    connect \Y $logic_and$hyperram.v:1086$2638_Y
  end
  attribute \src "hyperram.v:1087.7-1087.75"
  cell $logic_and $logic_and$hyperram.v:1087$2645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$2577_Y
    connect \B $past$hyperram.v:1032$1163$0
    connect \Y $logic_and$hyperram.v:1087$2645_Y
  end
  attribute \src "hyperram.v:1087.7-1087.86"
  cell $logic_and $logic_and$hyperram.v:1087$2647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1087$2645_Y
    connect \B $logic_not$hyperram.v:1087$2646_Y
    connect \Y $logic_and$hyperram.v:1087$2647_Y
  end
  attribute \src "hyperram.v:145.9-145.31"
  cell $logic_and $logic_and$hyperram.v:145$1320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_start
    connect \B $logic_not$hyperram.v:1087$2646_Y
    connect \Y $logic_and$hyperram.v:145$1320_Y
  end
  attribute \src "hyperram.v:164.9-164.62"
  cell $logic_and $logic_and$hyperram.v:164$1327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:164$1323_Y
    connect \B $logic_or$hyperram.v:164$1326_Y
    connect \Y $logic_and$hyperram.v:164$1327_Y
  end
  attribute \src "hyperram.v:245.24-245.63"
  cell $logic_and $logic_and$hyperram.v:245$1348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$1343_Y
    connect \B $ne$hyperram.v:245$1347_Y
    connect \Y $logic_and$hyperram.v:245$1348_Y
  end
  attribute \src "hyperram.v:270.21-270.70"
  cell $logic_and $logic_and$hyperram.v:270$1355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1041$2593_Y
    connect \B $ne$hyperram.v:270$1354_Y
    connect \Y $logic_and$hyperram.v:270$1355_Y
  end
  attribute \src "hyperram.v:270.21-270.97"
  cell $logic_and $logic_and$hyperram.v:270$1357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1355_Y
    connect \B $ne$hyperram.v:270$1356_Y
    connect \Y $logic_and$hyperram.v:270$1357_Y
  end
  attribute \src "hyperram.v:270.103-270.146"
  cell $logic_and $logic_and$hyperram.v:270$1360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$2533_Y
    connect \B $lt$hyperram.v:270$1359_Y
    connect \Y $logic_and$hyperram.v:270$1360_Y
  end
  attribute \src "hyperram.v:270.21-270.147"
  cell $logic_and $logic_and$hyperram.v:270$1362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1357_Y
    connect \B $logic_not$hyperram.v:270$1361_Y
    connect \Y \clk_active
  end
  attribute \src "hyperram.v:309.10-309.37"
  cell $logic_and $logic_and$hyperram.v:309$1369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_i
    connect \B $logic_not$hyperram.v:309$1368_Y
    connect \Y $logic_and$hyperram.v:309$1369_Y
  end
  attribute \src "hyperram.v:309.43-309.66"
  cell $logic_and $logic_and$hyperram.v:309$1370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rwds_r
    connect \B \read_cnt_r [0]
    connect \Y $logic_and$hyperram.v:309$1370_Y
  end
  attribute \src "hyperram.v:338.20-338.69"
  cell $logic_and $logic_and$hyperram.v:338$1389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:338$1387_Y
    connect \B $ne$hyperram.v:333$1378_Y
    connect \Y \hb_dq_oen
  end
  attribute \src "hyperram.v:402.10-402.15"
  cell $logic_and $logic_and$hyperram.v:402$1795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1792_Y }
    connect \B $logic_not$hyperram.v:0$1794_Y
    connect \Y $logic_and$hyperram.v:402$1795_Y
  end
  attribute \src "hyperram.v:402.26-402.31"
  cell $logic_and $logic_and$hyperram.v:402$1799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1797_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$hyperram.v:402$1799_Y
  end
  attribute \src "hyperram.v:403.17-403.22"
  cell $logic_and $logic_and$hyperram.v:403$1804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1801_Y }
    connect \B $logic_not$hyperram.v:0$1803_Y
    connect \Y $logic_and$hyperram.v:403$1804_Y
  end
  attribute \src "hyperram.v:854.6-854.28"
  cell $logic_and $logic_and$hyperram.v:854$2340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1029$2569_Y
    connect \Y $logic_and$hyperram.v:1029$2570_Y
  end
  attribute \src "hyperram.v:866.7-866.63"
  cell $logic_and $logic_and$hyperram.v:866$2351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1032$2576_Y
    connect \B $0$past$hyperram.v:1064$1174$0[0:0]$1573
    connect \Y $logic_and$hyperram.v:866$2351_Y
  end
  attribute \src "hyperram.v:922.7-922.46"
  cell $logic_and $logic_and$hyperram.v:922$2381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$2502_Y
    connect \B $logic_not$hyperram.v:335$1381_Y
    connect \Y $logic_and$hyperram.v:335$1382_Y
  end
  attribute \src "hyperram.v:954.6-954.34"
  cell $logic_and $logic_and$hyperram.v:954$2398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $and$hyperram.v:0$1792_Y
    connect \Y $logic_and$hyperram.v:954$2398_Y
  end
  attribute \src "hyperram.v:965.64-965.102"
  cell $logic_and $logic_and$hyperram.v:965$2413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$2502_Y
    connect \B \CA_r [46]
    connect \Y $logic_and$hyperram.v:965$2413_Y
  end
  attribute \src "hyperram.v:971.115-971.149"
  cell $logic_and $logic_and$hyperram.v:971$2428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$2533_Y
    connect \B \CA_r [47]
    connect \Y $logic_and$hyperram.v:971$2428_Y
  end
  attribute \src "hyperram.v:979.7-979.48"
  cell $logic_and $logic_and$hyperram.v:979$2443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $eq$hyperram.v:1050$2601_Y
    connect \Y $logic_and$hyperram.v:979$2443_Y
  end
  attribute \src "hyperram.v:979.7-979.82"
  cell $logic_and $logic_and$hyperram.v:979$2445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:979$2443_Y
    connect \B $ne$hyperram.v:979$2444_Y
    connect \Y $logic_and$hyperram.v:979$2445_Y
  end
  attribute \src "hyperram.v:982.7-982.12"
  cell $logic_and $logic_and$hyperram.v:982$2450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$2439_Y
    connect \B { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_and$hyperram.v:1000$2499_Y
  end
  attribute \src "hyperram.v:982.7-982.47"
  cell $logic_and $logic_and$hyperram.v:982$2452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $eq$hyperram.v:982$2451_Y
    connect \Y $logic_and$hyperram.v:982$2452_Y
  end
  attribute \src "hyperram.v:982.7-982.81"
  cell $logic_and $logic_and$hyperram.v:982$2454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:982$2452_Y
    connect \B $eq$hyperram.v:1021$2554_Y
    connect \Y $logic_and$hyperram.v:982$2454_Y
  end
  attribute \src "hyperram.v:985.7-985.53"
  cell $logic_and $logic_and$hyperram.v:985$2461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $eq$hyperram.v:1032$2576_Y
    connect \Y $logic_and$hyperram.v:1032$2577_Y
  end
  attribute \src "hyperram.v:985.7-985.82"
  cell $logic_and $logic_and$hyperram.v:985$2463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$2577_Y
    connect \B $eq$hyperram.v:1050$2601_Y
    connect \Y $logic_and$hyperram.v:985$2463_Y
  end
  attribute \src "hyperram.v:985.7-985.99"
  cell $logic_and $logic_and$hyperram.v:985$2464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:985$2463_Y
    connect \B $auto$clk2fflogic.cc:156:execute$6200
    connect \Y $logic_and$hyperram.v:985$2464_Y
  end
  attribute \src "hyperram.v:991.7-991.58"
  cell $logic_and $logic_and$hyperram.v:991$2473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $eq$hyperram.v:991$2472_Y
    connect \Y $logic_and$hyperram.v:991$2473_Y
  end
  attribute \src "hyperram.v:991.7-991.85"
  cell $logic_and $logic_and$hyperram.v:991$2475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:991$2473_Y
    connect \B $ne$hyperram.v:1041$2593_Y
    connect \Y $logic_and$hyperram.v:991$2475_Y
  end
  attribute \src "hyperram.v:994.7-994.79"
  cell $logic_and $logic_and$hyperram.v:994$2485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$2577_Y
    connect \B $0$past$hyperram.v:1064$1174$0[0:0]$1573
    connect \Y $logic_and$hyperram.v:994$2485_Y
  end
  attribute \src "hyperram.v:997.7-997.52"
  cell $logic_and $logic_and$hyperram.v:997$2492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$2499_Y
    connect \B $eq$hyperram.v:961$2406_Y
    connect \Y $logic_and$hyperram.v:997$2492_Y
  end
  attribute \src "hyperram.v:997.7-997.77"
  cell $logic_and $logic_and$hyperram.v:997$2494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:997$2492_Y
    connect \B $eq$hyperram.v:1056$2605_Y
    connect \Y $logic_and$hyperram.v:997$2494_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$hyperram.v:0$1794_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1792_Y }
    connect \Y $logic_not$hyperram.v:0$1797_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_not$hyperram.v:0$1803_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$2439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1801_Y }
    connect \Y $logic_not$hyperram.v:0$2439_Y
  end
  attribute \src "hyperram.v:1005.97-1005.105"
  cell $logic_not $logic_not$hyperram.v:1005$2517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$5509 [0]
  end
  attribute \src "hyperram.v:1029.22-1029.28"
  cell $logic_not $logic_not$hyperram.v:1029$2569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$hyperram.v:1029$2569_Y
  end
  attribute \src "hyperram.v:1032.80-1032.95"
  cell $logic_not $logic_not$hyperram.v:1032$2578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1164$0
    connect \Y $logic_not$hyperram.v:1032$2578_Y
  end
  attribute \src "hyperram.v:1038.7-1038.20"
  cell $logic_not $logic_not$hyperram.v:1038$2585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1792_Y
    connect \Y $logic_not$hyperram.v:1038$2585_Y
  end
  attribute \src "hyperram.v:1038.85-1038.104"
  cell $logic_not $logic_not$hyperram.v:1038$2590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1163$0
    connect \Y $logic_not$hyperram.v:1038$2590_Y
  end
  attribute \src "hyperram.v:1053.33-1053.48"
  cell $logic_not $logic_not$hyperram.v:1053$2604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_timeout_r
    connect \Y $logic_not$hyperram.v:1053$2604_Y
  end
  attribute \src "hyperram.v:1087.79-1087.86"
  cell $logic_not $logic_not$hyperram.v:1087$2646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y $logic_not$hyperram.v:1087$2646_Y
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $logic_not $logic_not$hyperram.v:164$1323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hyperram.v:164$1322_Y
    connect \Y $logic_not$hyperram.v:164$1323_Y
  end
  attribute \src "hyperram.v:270.101-270.147"
  cell $logic_not $logic_not$hyperram.v:270$1361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1360_Y
    connect \Y $logic_not$hyperram.v:270$1361_Y
  end
  attribute \src "hyperram.v:309.23-309.37"
  cell $logic_not $logic_not$hyperram.v:309$1368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r [0]
    connect \Y $logic_not$hyperram.v:309$1368_Y
  end
  attribute \src "hyperram.v:335.50-335.61"
  cell $logic_not $logic_not$hyperram.v:335$1381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \Y $logic_not$hyperram.v:335$1381_Y
  end
  attribute \src "hyperram.v:393.16-393.22"
  cell $logic_not $logic_not$hyperram.v:393$2676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \Y $0$formal$hyperram.v:393$1195_CHECK[0:0]$2674
  end
  attribute \src "hyperram.v:889.26-889.36"
  cell $logic_not $logic_not$hyperram.v:889$2368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_dq_oen
    connect \Y $logic_not$hyperram.v:889$2368_Y
  end
  attribute \src "hyperram.v:923.28-923.40"
  cell $logic_not $logic_not$hyperram.v:923$2382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_oen
    connect \Y $logic_not$hyperram.v:923$2382_Y
  end
  attribute \src "hyperram.v:931.30-931.40"
  cell $logic_not $logic_not$hyperram.v:931$2388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \Y $logic_not$hyperram.v:931$2388_Y
  end
  attribute \src "hyperram.v:945.27-945.36"
  cell $logic_not $logic_not$hyperram.v:945$2393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y $logic_not$hyperram.v:945$2393_Y
  end
  attribute \src "hyperram.v:1021.24-1021.89"
  cell $logic_or $logic_or$hyperram.v:1021$2555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$2553_Y
    connect \B $eq$hyperram.v:1021$2554_Y
    connect \Y $logic_or$hyperram.v:1021$2555_Y
  end
  attribute \src "hyperram.v:1032.58-1032.95"
  cell $logic_or $logic_or$hyperram.v:1032$2579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1163$0
    connect \B $logic_not$hyperram.v:1032$2578_Y
    connect \Y $logic_or$hyperram.v:1032$2579_Y
  end
  attribute \src "hyperram.v:1056.7-1056.58"
  cell $logic_or $logic_or$hyperram.v:1056$2607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$2605_Y
    connect \B $eq$hyperram.v:1003$2511_Y
    connect \Y $logic_or$hyperram.v:1056$2607_Y
  end
  attribute \src "hyperram.v:1056.7-1056.86"
  cell $logic_or $logic_or$hyperram.v:1056$2609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1056$2607_Y
    connect \B $eq$hyperram.v:1000$2502_Y
    connect \Y $logic_or$hyperram.v:1056$2609_Y
  end
  attribute \src "hyperram.v:1056.7-1056.137"
  cell $logic_or $logic_or$hyperram.v:1056$2612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1056$2609_Y
    connect \B $logic_and$hyperram.v:1056$2611_Y
    connect \Y $logic_or$hyperram.v:1056$2612_Y
  end
  attribute \src "hyperram.v:1067.107-1067.133"
  cell $logic_or $logic_or$hyperram.v:1067$2622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1067$1177$0
    connect \B \rwds_r
    connect \Y $logic_or$hyperram.v:1067$2622_Y
  end
  attribute \src "hyperram.v:164.27-164.61"
  cell $logic_or $logic_or$hyperram.v:164$1326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \B $logic_and$hyperram.v:145$1320_Y
    connect \Y $logic_or$hyperram.v:164$1326_Y
  end
  attribute \src "hyperram.v:240.9-240.48"
  cell $logic_or $logic_or$hyperram.v:240$1345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$1343_Y
    connect \B $eq$hyperram.v:240$1344_Y
    connect \Y $logic_or$hyperram.v:240$1345_Y
  end
  attribute \src "hyperram.v:309.9-309.67"
  cell $logic_or $logic_or$hyperram.v:309$1371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:309$1369_Y
    connect \B $logic_and$hyperram.v:309$1370_Y
    connect \Y $logic_or$hyperram.v:309$1371_Y
  end
  attribute \src "hyperram.v:328.19-328.51"
  cell $logic_or $logic_or$hyperram.v:328$1376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$2566_Y
    connect \B \rst_i
    connect \Y \hb_csn_o
  end
  attribute \src "hyperram.v:333.22-333.60"
  cell $logic_or $logic_or$hyperram.v:333$1379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:333$1378_Y
    connect \B \CA_r [46]
    connect \Y \hb_rwds_oen
  end
  attribute \src "hyperram.v:402.10-402.38"
  cell $logic_or $logic_or$hyperram.v:402$1800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:402$1795_Y
    connect \B $logic_and$hyperram.v:402$1799_Y
    connect \Y $logic_or$hyperram.v:402$1800_Y
  end
  attribute \src "hyperram.v:888.7-888.56"
  cell $logic_or $logic_or$hyperram.v:888$2367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$2605_Y
    connect \B $eq$hyperram.v:1000$2502_Y
    connect \Y $logic_or$hyperram.v:888$2367_Y
  end
  attribute \src "hyperram.v:959.32-959.81"
  cell $logic_or $logic_or$hyperram.v:959$2405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$2566_Y
    connect \B $0$past$hyperram.v:1064$1174$0[0:0]$1573
    connect \Y $logic_or$hyperram.v:959$2405_Y
  end
  attribute \src "hyperram.v:962.30-962.77"
  cell $logic_or $logic_or$hyperram.v:962$2409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$past$hyperram.v:1064$1174$0[0:0]$1573
    connect \B $eq$hyperram.v:1056$2605_Y
    connect \Y $logic_or$hyperram.v:962$2409_Y
  end
  attribute \src "hyperram.v:965.38-965.103"
  cell $logic_or $logic_or$hyperram.v:965$2414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$2605_Y
    connect \B $logic_and$hyperram.v:965$2413_Y
    connect \Y $logic_or$hyperram.v:965$2414_Y
  end
  attribute \src "hyperram.v:965.38-965.133"
  cell $logic_or $logic_or$hyperram.v:965$2416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:965$2414_Y
    connect \B $eq$hyperram.v:1003$2511_Y
    connect \Y $logic_or$hyperram.v:965$2416_Y
  end
  attribute \src "hyperram.v:968.33-968.84"
  cell $logic_or $logic_or$hyperram.v:968$2420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$2502_Y
    connect \B $eq$hyperram.v:1021$2557_Y
    connect \Y $logic_or$hyperram.v:968$2420_Y
  end
  attribute \src "hyperram.v:971.39-971.110"
  cell $logic_or $logic_or$hyperram.v:971$2426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1003$2511_Y
    connect \B $logic_and$hyperram.v:335$1382_Y
    connect \Y $logic_or$hyperram.v:971$2426_Y
  end
  attribute \src "hyperram.v:971.39-971.151"
  cell $logic_or $logic_or$hyperram.v:971$2429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:971$2426_Y
    connect \B $logic_and$hyperram.v:971$2428_Y
    connect \Y $logic_or$hyperram.v:971$2429_Y
  end
  attribute \src "hyperram.v:974.32-974.82"
  cell $logic_or $logic_or$hyperram.v:974$2433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$2533_Y
    connect \B $eq$hyperram.v:1021$2557_Y
    connect \Y $logic_or$hyperram.v:974$2433_Y
  end
  attribute \src "hyperram.v:977.32-977.82"
  cell $logic_or $logic_or$hyperram.v:977$2437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$2557_Y
    connect \B $eq$hyperram.v:1024$2566_Y
    connect \Y $logic_or$hyperram.v:977$2437_Y
  end
  attribute \src "hyperram.v:270.131-270.145"
  cell $lt $lt$hyperram.v:270$1359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $lt$hyperram.v:270$1359_Y
  end
  attribute \src "hyperram.v:1005.55-1005.81"
  cell $mul $mul$hyperram.v:1005$2514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1005$2513_Y
    connect \Y $auto$wreduce.cc:454:run$5510 [3:0]
  end
  attribute \src "hyperram.v:1005.55-1005.90"
  cell $mul $mul$hyperram.v:1005$2515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$5510 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$5511 [7:0]
  end
  attribute \src "hyperram.v:1007.54-1007.81"
  cell $mul $mul$hyperram.v:1007$2521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1007$2520_Y
    connect \Y $auto$wreduce.cc:454:run$5512 [3:0]
  end
  attribute \src "hyperram.v:1007.54-1007.90"
  cell $mul $mul$hyperram.v:1007$2522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$5512 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$5513 [7:0]
  end
  attribute \src "hyperram.v:1011.51-1011.62"
  cell $mul $mul$hyperram.v:1011$2535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A 2'10
    connect \B \trmax_r
    connect \Y $auto$wreduce.cc:454:run$5514 [6:0]
  end
  attribute \src "hyperram.v:894.44-894.57"
  cell $mul $mul$hyperram.v:894$2370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A 4'1000
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$5515 [9:0]
  end
  attribute \src "hyperram.v:1030.20-1030.37"
  cell $ne $ne$hyperram.v:1030$2571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \B \busy_r
    connect \Y $ne$hyperram.v:1030$2571_Y
  end
  attribute \src "hyperram.v:1041.7-1041.28"
  cell $reduce_bool $ne$hyperram.v:1041$2593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $ne$hyperram.v:1041$2593_Y
  end
  attribute \src "hyperram.v:1050.38-1050.60"
  cell $reduce_bool $ne$hyperram.v:1050$2602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6070
    connect \Y $ne$hyperram.v:1050$2602_Y
  end
  attribute \src "hyperram.v:1067.8-1067.37"
  cell $ne $ne$hyperram.v:1067$2618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $auto$clk2fflogic.cc:156:execute$6080
    connect \Y $ne$hyperram.v:1067$2618_Y
  end
  attribute \src "hyperram.v:1067.76-1067.100"
  cell $ne $ne$hyperram.v:1067$2655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $0$past$hyperram.v:1067$1176$0[0:0]$1575
  end
  attribute \src "hyperram.v:1071.67-1071.98"
  cell $ne $ne$hyperram.v:1071$2629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B $auto$clk2fflogic.cc:156:execute$6070
    connect \Y $ne$hyperram.v:1071$2629_Y
  end
  attribute \src "hyperram.v:245.47-245.62"
  cell $reduce_bool $ne$hyperram.v:245$1347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $ne$hyperram.v:245$1347_Y
  end
  attribute \src "hyperram.v:270.49-270.69"
  cell $ne $ne$hyperram.v:270$1354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $ne$hyperram.v:270$1354_Y
  end
  attribute \src "hyperram.v:270.75-270.96"
  cell $ne $ne$hyperram.v:270$1356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $ne$hyperram.v:270$1356_Y
  end
  attribute \src "hyperram.v:333.23-333.45"
  cell $ne $ne$hyperram.v:333$1378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $ne$hyperram.v:333$1378_Y
  end
  attribute \src "hyperram.v:338.21-338.40"
  cell $ne $ne$hyperram.v:338$1387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $ne$hyperram.v:338$1387_Y
  end
  attribute \src "hyperram.v:406.16-406.37"
  cell $ne $ne$hyperram.v:406$1805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $and$hyperram.v:0$1801_Y
    connect \Y $ne$hyperram.v:406$1805_Y
  end
  attribute \src "hyperram.v:979.53-979.81"
  cell $reduce_bool $ne$hyperram.v:979$2444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6220
    connect \Y $ne$hyperram.v:979$2444_Y
  end
  attribute \src "hyperram.v:980.30-980.63"
  cell $ne $ne$hyperram.v:980$2446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B $auto$clk2fflogic.cc:156:execute$6220
    connect \Y $ne$hyperram.v:980$2446_Y
  end
  attribute \src "hyperram.v:109.22-109.30"
  cell $not $not$hyperram.v:109$1314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_r
    connect \Y $not$hyperram.v:109$1314_Y
  end
  attribute \src "hyperram.v:1091.39-1091.53"
  cell $not $not$hyperram.v:1091$2651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1091$1192$0
    connect \Y $not$hyperram.v:1091$2651_Y
  end
  attribute \src "hyperram.v:155.18-155.25"
  cell $not $not$hyperram.v:155$1321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_i
    connect \Y $not$hyperram.v:155$1321_Y
  end
  attribute \src "hyperram.v:287.29-287.39"
  cell $not $not$hyperram.v:287$1365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y \hb_clkn_o
  end
  attribute \src "hyperram.v:327.20-327.26"
  cell $not $not$hyperram.v:327$1374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \hb_rstn_o
  end
  attribute \src "hyperram.v:335.66-335.85"
  cell $not $not$hyperram.v:335$1385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$5508 [0]
    connect \Y $auto$wreduce.cc:454:run$5517 [0]
  end
  attribute \src "hyperram.v:371.18-371.25"
  cell $not $not$hyperram.v:371$1391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y \ready_o
  end
  attribute \src "hyperram.v:855.20-855.33"
  cell $not $not$hyperram.v:855$2341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1801_Y
    connect \Y $not$hyperram.v:855$2341_Y
  end
  attribute \src "hyperram.v:949.42-949.58"
  cell $not $not$hyperram.v:949$2396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6080
    connect \Y $not$hyperram.v:949$2396_Y
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4800
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4801
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$hyperram.v:0$1792_Y
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4803
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $and$hyperram.v:0$1801_Y
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4808
    parameter \WIDTH 1
    connect \D \ready_o
    connect \Q $past$hyperram.v:1032$1164$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4919
    parameter \WIDTH 4
    connect \D \tcsh_i
    connect \Q $past$hyperram.v:867$1112$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4920
    parameter \WIDTH 4
    connect \D \tpre_i
    connect \Q $past$hyperram.v:868$1113$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4921
    parameter \WIDTH 4
    connect \D \tpost_i
    connect \Q $past$hyperram.v:869$1114$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4922
    parameter \WIDTH 5
    connect \D \trmax_i
    connect \Q $past$hyperram.v:871$1115$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4924
    parameter \WIDTH 4
    connect \D \tacc_i
    connect \Q $past$hyperram.v:876$1117$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4926
    parameter \WIDTH 1
    connect \D \fixed_latency_i
    connect \Q $past$hyperram.v:881$1119$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4927
    parameter \WIDTH 1
    connect \D \double_latency_i
    connect \Q $past$hyperram.v:882$1120$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4970
    parameter \WIDTH 1
    connect \D \valid_start
    connect \Q $past$hyperram.v:1032$1163$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4981
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1064$1174$0[0:0]$1573
    connect \Q $past$hyperram.v:1064$1174$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4983
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1067$1176$0[0:0]$1575
    connect \Q $past$hyperram.v:1067$1176$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4984
    parameter \WIDTH 1
    connect \D \hb_rwds_i
    connect \Q $past$hyperram.v:1067$1177$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4988
    parameter \WIDTH 8
    connect \D \hb_dq_i
    connect \Q $past$hyperram.v:1077$1181$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4996
    parameter \WIDTH 32
    connect \D \data_i
    connect \Q $past$hyperram.v:1088$1189$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4997
    parameter \WIDTH 4
    connect \D \sel_i
    connect \Q $past$hyperram.v:1089$1190$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4998
    parameter \WIDTH 1
    connect \D \regspace_i
    connect \Q $past$hyperram.v:1090$1191$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4999
    parameter \WIDTH 1
    connect \D \wren_i
    connect \Q $past$hyperram.v:1091$1192$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5000
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$1197_CHECK[0:0]$1592
    connect \Q $formal$hyperram.v:402$1197_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5001
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$1197_EN[0:0]$1593
    connect \Q $formal$hyperram.v:402$1197_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5002
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$1198_CHECK[0:0]$1594
    connect \Q $formal$hyperram.v:405$1198_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5003
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$1198_EN[0:0]$1595
    connect \Q $formal$hyperram.v:405$1198_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5060
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:854$1227_CHECK[0:0]$1652
    connect \Q $formal$hyperram.v:854$1227_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5061
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$1277_EN[0:0]$1753
    connect \Q $formal$hyperram.v:854$1227_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5062
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:860$1228_CHECK[0:0]$1654
    connect \Q $formal$hyperram.v:860$1228_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5064
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:861$1229_CHECK[0:0]$1656
    connect \Q $formal$hyperram.v:861$1229_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5066
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$1230_CHECK[0:0]$1658
    connect \Q $formal$hyperram.v:867$1230_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5067
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$1230_EN[0:0]$1659
    connect \Q $formal$hyperram.v:867$1230_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5068
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:868$1231_CHECK[0:0]$1660
    connect \Q $formal$hyperram.v:868$1231_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5070
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:869$1232_CHECK[0:0]$1662
    connect \Q $formal$hyperram.v:869$1232_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5072
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$1233_CHECK[0:0]$1664
    connect \Q $formal$hyperram.v:872$1233_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5073
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$1233_EN[0:0]$1665
    connect \Q $formal$hyperram.v:872$1233_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5074
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$1234_CHECK[0:0]$1666
    connect \Q $formal$hyperram.v:874$1234_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5075
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$1234_EN[0:0]$1667
    connect \Q $formal$hyperram.v:874$1234_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5076
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$1235_CHECK[0:0]$1668
    connect \Q $formal$hyperram.v:877$1235_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5077
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$1235_EN[0:0]$1669
    connect \Q $formal$hyperram.v:877$1235_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5078
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1236_CHECK[0:0]$1670
    connect \Q $formal$hyperram.v:879$1236_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5079
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1236_EN[0:0]$1671
    connect \Q $formal$hyperram.v:879$1236_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5080
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1237_CHECK[0:0]$1672
    connect \Q $formal$hyperram.v:879$1237_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5082
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:881$1238_CHECK[0:0]$1674
    connect \Q $formal$hyperram.v:881$1238_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5084
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1239_CHECK[0:0]$1676
    connect \Q $formal$hyperram.v:889$1239_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5085
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1239_EN[0:0]$1677
    connect \Q $formal$hyperram.v:889$1239_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5086
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1240_CHECK[0:0]$1678
    connect \Q $formal$hyperram.v:891$1240_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5087
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1240_EN[0:0]$1679
    connect \Q $formal$hyperram.v:891$1240_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5088
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1241_CHECK[0:0]$1680
    connect \Q $formal$hyperram.v:893$1241_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5089
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1241_EN[0:0]$1681
    connect \Q $formal$hyperram.v:893$1241_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5090
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$1242_CHECK[0:0]$1682
    connect \Q $formal$hyperram.v:907$1242_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5091
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$1242_EN[0:0]$1683
    connect \Q $formal$hyperram.v:907$1242_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5092
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$1243_CHECK[0:0]$1684
    connect \Q $formal$hyperram.v:923$1243_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5093
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$1243_EN[0:0]$1685
    connect \Q $formal$hyperram.v:923$1243_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5094
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$1244_CHECK[0:0]$1686
    connect \Q $formal$hyperram.v:925$1244_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5095
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$1244_EN[0:0]$1687
    connect \Q $formal$hyperram.v:925$1244_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5096
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1245_CHECK[0:0]$1688
    connect \Q $formal$hyperram.v:929$1245_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5097
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1245_EN[0:0]$1689
    connect \Q $formal$hyperram.v:929$1245_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5098
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1246_CHECK[0:0]$1690
    connect \Q $formal$hyperram.v:931$1246_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5099
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1246_EN[0:0]$1691
    connect \Q $formal$hyperram.v:931$1246_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5100
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1247_CHECK[0:0]$1692
    connect \Q $formal$hyperram.v:937$1247_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5101
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1247_EN[0:0]$1693
    connect \Q $formal$hyperram.v:937$1247_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5102
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$1248_CHECK[0:0]$1694
    connect \Q $formal$hyperram.v:939$1248_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5103
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$1248_EN[0:0]$1695
    connect \Q $formal$hyperram.v:939$1248_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5104
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1249_CHECK[0:0]$1696
    connect \Q $formal$hyperram.v:944$1249_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5105
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1249_EN[0:0]$1697
    connect \Q $formal$hyperram.v:944$1249_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5106
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:945$1250_CHECK[0:0]$1698
    connect \Q $formal$hyperram.v:945$1250_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5108
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:946$1251_CHECK[0:0]$1700
    connect \Q $formal$hyperram.v:946$1251_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5110
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:947$1252_CHECK[0:0]$1702
    connect \Q $formal$hyperram.v:947$1252_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5112
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$1253_CHECK[0:0]$1704
    connect \Q $formal$hyperram.v:949$1253_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5113
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$1253_EN[0:0]$1705
    connect \Q $formal$hyperram.v:949$1253_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5114
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$1254_CHECK[0:0]$1706
    connect \Q $formal$hyperram.v:955$1254_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5115
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$1254_EN[0:0]$1707
    connect \Q $formal$hyperram.v:955$1254_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5116
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1255_CHECK[0:0]$1708
    connect \Q $formal$hyperram.v:959$1255_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5117
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1255_EN[0:0]$1709
    connect \Q $formal$hyperram.v:959$1255_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5118
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1256_CHECK[0:0]$1710
    connect \Q $formal$hyperram.v:962$1256_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5119
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1256_EN[0:0]$1711
    connect \Q $formal$hyperram.v:962$1256_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5120
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1257_CHECK[0:0]$1712
    connect \Q $formal$hyperram.v:965$1257_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5121
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1257_EN[0:0]$1713
    connect \Q $formal$hyperram.v:965$1257_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5122
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1258_CHECK[0:0]$1714
    connect \Q $formal$hyperram.v:968$1258_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5123
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1258_EN[0:0]$1715
    connect \Q $formal$hyperram.v:968$1258_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5124
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:971$1259_CHECK[0:0]$1716
    connect \Q $formal$hyperram.v:971$1259_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5125
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:971$1259_EN[0:0]$1717
    connect \Q $formal$hyperram.v:971$1259_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5126
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1260_CHECK[0:0]$1718
    connect \Q $formal$hyperram.v:974$1260_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5127
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1260_EN[0:0]$1719
    connect \Q $formal$hyperram.v:974$1260_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5128
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$1261_CHECK[0:0]$1720
    connect \Q $formal$hyperram.v:977$1261_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5129
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$1261_EN[0:0]$1721
    connect \Q $formal$hyperram.v:977$1261_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5130
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$1262_CHECK[0:0]$1722
    connect \Q $formal$hyperram.v:980$1262_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5131
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$1262_EN[0:0]$1723
    connect \Q $formal$hyperram.v:980$1262_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5132
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$1263_CHECK[0:0]$1724
    connect \Q $formal$hyperram.v:983$1263_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5133
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$1263_EN[0:0]$1725
    connect \Q $formal$hyperram.v:983$1263_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5134
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:986$1264_CHECK[0:0]$1726
    connect \Q $formal$hyperram.v:986$1264_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5135
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:986$1264_EN[0:0]$1727
    connect \Q $formal$hyperram.v:986$1264_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5136
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:992$1265_CHECK[0:0]$1728
    connect \Q $formal$hyperram.v:992$1265_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5137
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:992$1265_EN[0:0]$1729
    connect \Q $formal$hyperram.v:992$1265_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5138
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$1266_CHECK[0:0]$1730
    connect \Q $formal$hyperram.v:995$1266_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5139
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$1266_EN[0:0]$1731
    connect \Q $formal$hyperram.v:995$1266_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5140
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:998$1267_CHECK[0:0]$1732
    connect \Q $formal$hyperram.v:998$1267_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5141
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:998$1267_EN[0:0]$1733
    connect \Q $formal$hyperram.v:998$1267_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5142
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$1268_CHECK[0:0]$1734
    connect \Q $formal$hyperram.v:1001$1268_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5143
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$1268_EN[0:0]$1735
    connect \Q $formal$hyperram.v:1001$1268_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5144
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1005$1269_CHECK[0:0]$1736
    connect \Q $formal$hyperram.v:1005$1269_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5145
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1005$1269_EN[0:0]$1737
    connect \Q $formal$hyperram.v:1005$1269_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5146
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$1270_CHECK[0:0]$1738
    connect \Q $formal$hyperram.v:1007$1270_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5147
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$1270_EN[0:0]$1739
    connect \Q $formal$hyperram.v:1007$1270_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5148
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1011$1271_CHECK[0:0]$1740
    connect \Q $formal$hyperram.v:1011$1271_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5149
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1011$1271_EN[0:0]$1741
    connect \Q $formal$hyperram.v:1011$1271_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5150
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1013$1272_CHECK[0:0]$1742
    connect \Q $formal$hyperram.v:1013$1272_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5151
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1013$1272_EN[0:0]$1743
    connect \Q $formal$hyperram.v:1013$1272_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5152
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$1273_CHECK[0:0]$1744
    connect \Q $formal$hyperram.v:1015$1273_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5153
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$1273_EN[0:0]$1745
    connect \Q $formal$hyperram.v:1015$1273_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5154
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1019$1274_CHECK[0:0]$1746
    connect \Q $formal$hyperram.v:1019$1274_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5155
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1019$1274_EN[0:0]$1747
    connect \Q $formal$hyperram.v:1019$1274_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5156
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1022$1275_CHECK[0:0]$1748
    connect \Q $formal$hyperram.v:1022$1275_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5157
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1022$1275_EN[0:0]$1749
    connect \Q $formal$hyperram.v:1022$1275_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5158
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1025$1276_CHECK[0:0]$1750
    connect \Q $formal$hyperram.v:1025$1276_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5159
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1025$1276_EN[0:0]$1751
    connect \Q $formal$hyperram.v:1025$1276_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5160
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$1277_CHECK[0:0]$1752
    connect \Q $formal$hyperram.v:1030$1277_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5162
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$1278_CHECK[0:0]$1754
    connect \Q $formal$hyperram.v:1033$1278_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5163
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$1278_EN[0:0]$1755
    connect \Q $formal$hyperram.v:1033$1278_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5164
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$1279_CHECK[0:0]$1756
    connect \Q $formal$hyperram.v:1036$1279_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5165
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$1279_EN[0:0]$1757
    connect \Q $formal$hyperram.v:1036$1279_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5166
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1280_CHECK[0:0]$1758
    connect \Q $formal$hyperram.v:1039$1280_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5167
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1280_EN[0:0]$1759
    connect \Q $formal$hyperram.v:1039$1280_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5168
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$1281_CHECK[0:0]$1760
    connect \Q $formal$hyperram.v:1042$1281_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5169
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$1281_EN[0:0]$1761
    connect \Q $formal$hyperram.v:1042$1281_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5170
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1047$1282_CHECK[0:0]$1762
    connect \Q $formal$hyperram.v:1047$1282_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5172
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1051$1283_CHECK[0:0]$1764
    connect \Q $formal$hyperram.v:1051$1283_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5173
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1051$1283_EN[0:0]$1765
    connect \Q $formal$hyperram.v:1051$1283_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5174
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$1284_CHECK[0:0]$1766
    connect \Q $formal$hyperram.v:1053$1284_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5175
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$1284_EN[0:0]$1767
    connect \Q $formal$hyperram.v:1053$1284_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5176
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1285_CHECK[0:0]$1768
    connect \Q $formal$hyperram.v:1057$1285_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5177
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1285_EN[0:0]$1769
    connect \Q $formal$hyperram.v:1057$1285_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5180
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1065$1287_CHECK[0:0]$1772
    connect \Q $formal$hyperram.v:1065$1287_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5181
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1065$1287_EN[0:0]$1773
    connect \Q $formal$hyperram.v:1065$1287_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5182
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1068$1288_CHECK[0:0]$1774
    connect \Q $formal$hyperram.v:1068$1288_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5183
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1068$1288_EN[0:0]$1775
    connect \Q $formal$hyperram.v:1068$1288_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5184
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1077$1289_CHECK[0:0]$1776
    connect \Q $formal$hyperram.v:1077$1289_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5185
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1077$1289_EN[0:0]$1777
    connect \Q $formal$hyperram.v:1077$1289_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5186
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1078$1290_CHECK[0:0]$1778
    connect \Q $formal$hyperram.v:1078$1290_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5187
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1078$1290_EN[0:0]$1779
    connect \Q $formal$hyperram.v:1078$1290_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5188
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1079$1291_CHECK[0:0]$1780
    connect \Q $formal$hyperram.v:1079$1291_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5189
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1079$1291_EN[0:0]$1781
    connect \Q $formal$hyperram.v:1079$1291_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5190
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1080$1292_CHECK[0:0]$1782
    connect \Q $formal$hyperram.v:1080$1292_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5191
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1080$1292_EN[0:0]$1783
    connect \Q $formal$hyperram.v:1080$1292_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5192
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1088$1293_CHECK[0:0]$1784
    connect \Q $formal$hyperram.v:1088$1293_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5193
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1088$1293_EN[0:0]$1785
    connect \Q $formal$hyperram.v:1088$1293_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5194
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1089$1294_CHECK[0:0]$1786
    connect \Q $formal$hyperram.v:1089$1294_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5196
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1090$1295_CHECK[0:0]$1788
    connect \Q $formal$hyperram.v:1090$1295_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$5198
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1091$1296_CHECK[0:0]$1790
    connect \Q $formal$hyperram.v:1091$1296_CHECK
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$3174
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:402$1800_Y
    connect \Y $procmux$3174_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$3176
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3174_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$1197_EN[0:0]$1593
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$3178
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6313
    connect \B $logic_and$hyperram.v:403$1804_Y
    connect \S $logic_or$hyperram.v:402$1800_Y
    connect \Y $procmux$3178_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$3180
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6315
    connect \B $procmux$3178_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$1197_CHECK[0:0]$1592
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$3182
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$1198_EN[0:0]$1595
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$3184
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6317
    connect \B $ne$hyperram.v:406$1805_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$1198_CHECK[0:0]$1594
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$3298
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1030$1277_EN[0:0]$1753
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$3300
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6319
    connect \B $eq$hyperram.v:855$2342_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:854$1227_CHECK[0:0]$1652
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$3304
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6321
    connect \B $ge$hyperram.v:860$2345_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:860$1228_CHECK[0:0]$1654
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$3308
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6323
    connect \B $ge$hyperram.v:861$2346_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:861$1229_CHECK[0:0]$1656
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3310
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3310_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3312
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3310_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:867$1230_EN[0:0]$1659
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3314
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6325
    connect \B $eq$hyperram.v:867$2352_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3314_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3316
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6327
    connect \B $procmux$3314_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:867$1230_CHECK[0:0]$1658
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3322
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6329
    connect \B $eq$hyperram.v:868$2353_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3322_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3324
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6331
    connect \B $procmux$3322_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:868$1231_CHECK[0:0]$1660
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3330
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6333
    connect \B $eq$hyperram.v:869$2354_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3330_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3332
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6335
    connect \B $procmux$3330_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:869$1232_CHECK[0:0]$1662
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$3335
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:871$2355_Y
    connect \Y $procmux$3335_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3337
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3335_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3337_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3339
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3337_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:872$1233_EN[0:0]$1665
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$3342
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6337
    connect \B $eq$hyperram.v:872$2356_Y
    connect \S $ge$hyperram.v:871$2355_Y
    connect \Y $procmux$3342_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3344
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6339
    connect \B $procmux$3342_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3344_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3346
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6341
    connect \B $procmux$3344_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:872$1233_CHECK[0:0]$1664
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$3349
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:871$2355_Y
    connect \Y $procmux$3349_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3351
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3349_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3351_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3353
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3351_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:874$1234_EN[0:0]$1667
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$3356
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:726$2187_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6343
    connect \S $ge$hyperram.v:871$2355_Y
    connect \Y $procmux$3356_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3358
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6345
    connect \B $procmux$3356_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3358_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3360
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6347
    connect \B $procmux$3358_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:874$1234_CHECK[0:0]$1666
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$3363
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:876$2358_Y
    connect \Y $procmux$3363_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3365
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3363_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3365_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3367
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3365_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:877$1235_EN[0:0]$1669
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$3370
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6349
    connect \B $eq$hyperram.v:877$2359_Y
    connect \S $ge$hyperram.v:876$2358_Y
    connect \Y $procmux$3370_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3372
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6351
    connect \B $procmux$3370_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3372_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3374
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6353
    connect \B $procmux$3372_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:877$1235_CHECK[0:0]$1668
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$3377
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:876$2358_Y
    connect \Y $procmux$3377_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3379
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3377_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3379_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3381
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3379_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:879$1236_EN[0:0]$1671
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$3384
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:879$2360_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6355
    connect \S $ge$hyperram.v:876$2358_Y
    connect \Y $procmux$3384_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3386
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6357
    connect \B $procmux$3384_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3386_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3388
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6359
    connect \B $procmux$3386_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:879$1236_CHECK[0:0]$1670
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3394
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6361
    connect \B $eq$hyperram.v:881$2361_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3394_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3396
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6363
    connect \B $procmux$3394_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:879$1237_CHECK[0:0]$1672
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3402
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6365
    connect \B $eq$hyperram.v:882$2362_Y
    connect \S $logic_and$hyperram.v:866$2351_Y
    connect \Y $procmux$3402_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3404
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6367
    connect \B $procmux$3402_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:881$1238_CHECK[0:0]$1674
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$3407
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:888$2367_Y
    connect \Y $procmux$3407_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3409
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3407_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:889$1239_EN[0:0]$1677
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$3412
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6369
    connect \B $logic_not$hyperram.v:889$2368_Y
    connect \S $logic_or$hyperram.v:888$2367_Y
    connect \Y $procmux$3412_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3414
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6371
    connect \B $procmux$3412_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:889$1239_CHECK[0:0]$1676
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$3417
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$hyperram.v:888$2367_Y
    connect \Y $procmux$3417_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3419
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3417_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:891$1240_EN[0:0]$1679
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$3422
    parameter \WIDTH 1
    connect \A \hb_dq_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$6373
    connect \S $logic_or$hyperram.v:888$2367_Y
    connect \Y $procmux$3422_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3424
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6375
    connect \B $procmux$3422_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:891$1240_CHECK[0:0]$1678
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$3426
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1056$2605_Y
    connect \Y $procmux$3426_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3428
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3426_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:893$1241_EN[0:0]$1681
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$3430
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6377
    connect \B $eq$hyperram.v:894$2372_Y
    connect \S $eq$hyperram.v:1056$2605_Y
    connect \Y $procmux$3430_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3432
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6379
    connect \B $procmux$3430_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:893$1241_CHECK[0:0]$1680
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$3434
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$2502_Y
    connect \Y $procmux$3434_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3436
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3434_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:907$1242_EN[0:0]$1683
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$3438
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6381
    connect \B $eq$hyperram.v:908$2376_Y
    connect \S $eq$hyperram.v:1000$2502_Y
    connect \Y $procmux$3438_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3440
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6383
    connect \B $procmux$3438_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:907$1242_CHECK[0:0]$1682
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$3443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:335$1382_Y
    connect \Y $procmux$3443_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3445
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3443_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:923$1243_EN[0:0]$1685
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$3448
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6385
    connect \B $logic_not$hyperram.v:923$2382_Y
    connect \S $logic_and$hyperram.v:335$1382_Y
    connect \Y $procmux$3448_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3450
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6387
    connect \B $procmux$3448_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:923$1243_CHECK[0:0]$1684
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$3453
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:335$1382_Y
    connect \Y $procmux$3453_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3455
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3453_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:925$1244_EN[0:0]$1687
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$3458
    parameter \WIDTH 1
    connect \A \hb_rwds_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$6389
    connect \S $logic_and$hyperram.v:335$1382_Y
    connect \Y $procmux$3458_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3460
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6391
    connect \B $procmux$3458_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:925$1244_CHECK[0:0]$1686
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$3463
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \CA_r [46]
    connect \Y $procmux$3463_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$3465
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3463_Y
    connect \S $eq$hyperram.v:1000$2502_Y
    connect \Y $procmux$3465_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3467
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3465_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:929$1245_EN[0:0]$1689
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$3470
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:929$2387_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6393
    connect \S \CA_r [46]
    connect \Y $procmux$3470_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$3472
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6395
    connect \B $procmux$3470_Y
    connect \S $eq$hyperram.v:1000$2502_Y
    connect \Y $procmux$3472_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3474
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6397
    connect \B $procmux$3472_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:929$1245_CHECK[0:0]$1688
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$3477
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [46]
    connect \Y $procmux$3477_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$3479
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3477_Y
    connect \S $eq$hyperram.v:1000$2502_Y
    connect \Y $procmux$3479_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3481
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3479_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:931$1246_EN[0:0]$1691
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$3484
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6399
    connect \B $logic_not$hyperram.v:931$2388_Y
    connect \S \CA_r [46]
    connect \Y $procmux$3484_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$3486
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6401
    connect \B $procmux$3484_Y
    connect \S $eq$hyperram.v:1000$2502_Y
    connect \Y $procmux$3486_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3488
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6403
    connect \B $procmux$3486_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:931$1246_CHECK[0:0]$1690
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$3491
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$1247_EN[0:0]$1693
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$3494
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6405
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$1247_CHECK[0:0]$1692
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$3497
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$1248_EN[0:0]$1695
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$3500
    parameter \WIDTH 1
    connect \A \hb_rstn_o
    connect \B $auto$rtlil.cc:2817:Anyseq$6407
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$1248_CHECK[0:0]$1694
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3502
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$3502_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3504
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3502_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:944$1249_EN[0:0]$1697
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3506
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6409
    connect \B \hb_csn_o
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$3506_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3508
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6411
    connect \B $procmux$3506_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:944$1249_CHECK[0:0]$1696
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3514
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6413
    connect \B $logic_not$hyperram.v:945$2393_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$3514_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3516
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6415
    connect \B $procmux$3514_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:945$1250_CHECK[0:0]$1698
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3522
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6417
    connect \B \hb_clkn_o
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$3522_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3524
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6419
    connect \B $procmux$3522_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:946$1251_CHECK[0:0]$1700
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3530
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6421
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$3530_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3532
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6423
    connect \B $procmux$3530_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:947$1252_CHECK[0:0]$1702
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$3534
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clk_active
    connect \Y $procmux$3534_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3536
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3534_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$3536_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3538
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3536_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:949$1253_EN[0:0]$1705
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$3540
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6425
    connect \B $eq$hyperram.v:949$2397_Y
    connect \S \clk_active
    connect \Y $procmux$3540_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3542
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6427
    connect \B $procmux$3540_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$3542_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3544
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6429
    connect \B $procmux$3542_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:949$1253_CHECK[0:0]$1704
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$3546
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:954$2398_Y
    connect \Y $0$formal$hyperram.v:955$1254_EN[0:0]$1707
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$3548
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6431
    connect \B $eq$hyperram.v:1024$2566_Y
    connect \S $logic_and$hyperram.v:954$2398_Y
    connect \Y $0$formal$hyperram.v:955$1254_CHECK[0:0]$1706
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$3550
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1032$2576_Y
    connect \Y $procmux$3550_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3552
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3550_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:959$1255_EN[0:0]$1709
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$3554
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6433
    connect \B $logic_or$hyperram.v:959$2405_Y
    connect \S $eq$hyperram.v:1032$2576_Y
    connect \Y $procmux$3554_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3556
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6435
    connect \B $procmux$3554_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:959$1255_CHECK[0:0]$1708
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$3558
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:961$2406_Y
    connect \Y $procmux$3558_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3560
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3558_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:962$1256_EN[0:0]$1711
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$3562
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6437
    connect \B $logic_or$hyperram.v:962$2409_Y
    connect \S $eq$hyperram.v:961$2406_Y
    connect \Y $procmux$3562_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3564
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6439
    connect \B $procmux$3562_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:962$1256_CHECK[0:0]$1710
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$3566
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$2500_Y
    connect \Y $procmux$3566_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3568
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3566_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:965$1257_EN[0:0]$1713
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$3570
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6441
    connect \B $logic_or$hyperram.v:965$2416_Y
    connect \S $eq$hyperram.v:1000$2500_Y
    connect \Y $procmux$3570_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3572
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6443
    connect \B $procmux$3570_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:965$1257_CHECK[0:0]$1712
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$3574
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1021$2553_Y
    connect \Y $procmux$3574_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3576
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3574_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:968$1258_EN[0:0]$1715
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$3578
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6445
    connect \B $logic_or$hyperram.v:968$2420_Y
    connect \S $eq$hyperram.v:1021$2553_Y
    connect \Y $procmux$3578_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3580
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6447
    connect \B $procmux$3578_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:968$1258_CHECK[0:0]$1714
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-971.154"
  cell $mux $procmux$3582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1010$2531_Y
    connect \Y $procmux$3582_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3584
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3582_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:971$1259_EN[0:0]$1717
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-971.154"
  cell $mux $procmux$3586
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6449
    connect \B $logic_or$hyperram.v:971$2429_Y
    connect \S $eq$hyperram.v:1010$2531_Y
    connect \Y $procmux$3586_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3588
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6451
    connect \B $procmux$3586_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:971$1259_CHECK[0:0]$1716
  end
  attribute \src "hyperram.v:973.7-973.35|hyperram.v:973.3-974.85"
  cell $mux $procmux$3590
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1021$2554_Y
    connect \Y $procmux$3590_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3592
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3590_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:974$1260_EN[0:0]$1719
  end
  attribute \src "hyperram.v:973.7-973.35|hyperram.v:973.3-974.85"
  cell $mux $procmux$3594
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6453
    connect \B $logic_or$hyperram.v:974$2433_Y
    connect \S $eq$hyperram.v:1021$2554_Y
    connect \Y $procmux$3594_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3596
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6455
    connect \B $procmux$3594_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:974$1260_CHECK[0:0]$1718
  end
  attribute \src "hyperram.v:976.7-976.35|hyperram.v:976.3-977.85"
  cell $mux $procmux$3598
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$2564_Y
    connect \Y $procmux$3598_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3600
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3598_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:977$1261_EN[0:0]$1721
  end
  attribute \src "hyperram.v:976.7-976.35|hyperram.v:976.3-977.85"
  cell $mux $procmux$3602
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6457
    connect \B $logic_or$hyperram.v:977$2437_Y
    connect \S $eq$hyperram.v:1024$2564_Y
    connect \Y $procmux$3602_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3604
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6459
    connect \B $procmux$3602_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:977$1261_CHECK[0:0]$1720
  end
  attribute \src "hyperram.v:979.7-979.82|hyperram.v:979.3-980.66"
  cell $mux $procmux$3606
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:979$2445_Y
    connect \Y $procmux$3606_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3608
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3606_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:980$1262_EN[0:0]$1723
  end
  attribute \src "hyperram.v:979.7-979.82|hyperram.v:979.3-980.66"
  cell $mux $procmux$3610
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6461
    connect \B $ne$hyperram.v:980$2446_Y
    connect \S $logic_and$hyperram.v:979$2445_Y
    connect \Y $procmux$3610_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3612
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6463
    connect \B $procmux$3610_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:980$1262_CHECK[0:0]$1722
  end
  attribute \src "hyperram.v:982.7-982.81|hyperram.v:982.3-983.51"
  cell $mux $procmux$3614
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:982$2454_Y
    connect \Y $procmux$3614_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3616
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3614_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:983$1263_EN[0:0]$1725
  end
  attribute \src "hyperram.v:982.7-982.81|hyperram.v:982.3-983.51"
  cell $mux $procmux$3618
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6465
    connect \B $eq$hyperram.v:1021$2557_Y
    connect \S $logic_and$hyperram.v:982$2454_Y
    connect \Y $procmux$3618_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3620
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6467
    connect \B $procmux$3618_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:983$1263_CHECK[0:0]$1724
  end
  attribute \src "hyperram.v:985.7-985.99|hyperram.v:985.3-986.52"
  cell $mux $procmux$3622
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:985$2464_Y
    connect \Y $procmux$3622_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3624
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3622_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:986$1264_EN[0:0]$1727
  end
  attribute \src "hyperram.v:985.7-985.99|hyperram.v:985.3-986.52"
  cell $mux $procmux$3626
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6469
    connect \B $0$past$hyperram.v:1064$1174$0[0:0]$1573
    connect \S $logic_and$hyperram.v:985$2464_Y
    connect \Y $procmux$3626_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$3628
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6471
    connect \B $procmux$3626_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:986$1264_CHECK[0:0]$1726
  end
  attribute \src "hyperram.v:991.7-991.85|hyperram.v:991.3-992.67"
  cell $mux $procmux$3630
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:991$2475_Y
    connect \Y $procmux$3630_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3632
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3630_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:992$1265_EN[0:0]$1729
  end
  attribute \src "hyperram.v:991.7-991.85|hyperram.v:991.3-992.67"
  cell $mux $procmux$3634
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6473
    connect \B $eq$hyperram.v:992$2477_Y
    connect \S $logic_and$hyperram.v:991$2475_Y
    connect \Y $procmux$3634_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3636
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6475
    connect \B $procmux$3634_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:992$1265_CHECK[0:0]$1728
  end
  attribute \src "hyperram.v:994.7-994.79|hyperram.v:994.3-995.55"
  cell $mux $procmux$3638
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:994$2485_Y
    connect \Y $procmux$3638_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3640
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3638_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:995$1266_EN[0:0]$1731
  end
  attribute \src "hyperram.v:994.7-994.79|hyperram.v:994.3-995.55"
  cell $mux $procmux$3642
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6477
    connect \B $eq$hyperram.v:995$2486_Y
    connect \S $logic_and$hyperram.v:994$2485_Y
    connect \Y $procmux$3642_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3644
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6479
    connect \B $procmux$3642_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:995$1266_CHECK[0:0]$1730
  end
  attribute \src "hyperram.v:997.7-997.77|hyperram.v:997.3-998.49"
  cell $mux $procmux$3646
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:997$2494_Y
    connect \Y $procmux$3646_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3648
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3646_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:998$1267_EN[0:0]$1733
  end
  attribute \src "hyperram.v:997.7-997.77|hyperram.v:997.3-998.49"
  cell $mux $procmux$3650
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6481
    connect \B $eq$hyperram.v:998$2495_Y
    connect \S $logic_and$hyperram.v:997$2494_Y
    connect \Y $procmux$3650_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3652
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6483
    connect \B $procmux$3650_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:998$1267_CHECK[0:0]$1732
  end
  attribute \src "hyperram.v:1000.7-1000.79|hyperram.v:1000.3-1001.54"
  cell $mux $procmux$3654
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1000$2503_Y
    connect \Y $procmux$3654_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3656
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3654_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1001$1268_EN[0:0]$1735
  end
  attribute \src "hyperram.v:1000.7-1000.79|hyperram.v:1000.3-1001.54"
  cell $mux $procmux$3658
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6485
    connect \B $eq$hyperram.v:1001$2504_Y
    connect \S $logic_and$hyperram.v:1000$2503_Y
    connect \Y $procmux$3658_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3660
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6487
    connect \B $procmux$3658_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1001$1268_CHECK[0:0]$1734
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$3663
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \fixed_latency_r
    connect \Y $procmux$3663_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$3665
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3663_Y
    connect \S $logic_and$hyperram.v:1003$2512_Y
    connect \Y $procmux$3665_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3667
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3665_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1005$1269_EN[0:0]$1737
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$3670
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6489
    connect \B $eq$hyperram.v:1005$2519_Y
    connect \S \fixed_latency_r
    connect \Y $procmux$3670_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$3672
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6491
    connect \B $procmux$3670_Y
    connect \S $logic_and$hyperram.v:1003$2512_Y
    connect \Y $procmux$3672_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3674
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6493
    connect \B $procmux$3672_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1005$1269_CHECK[0:0]$1736
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$3677
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \fixed_latency_r
    connect \Y $procmux$3677_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$3679
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3677_Y
    connect \S $logic_and$hyperram.v:1003$2512_Y
    connect \Y $procmux$3679_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3681
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3679_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1007$1270_EN[0:0]$1739
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$3684
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1007$2526_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6495
    connect \S \fixed_latency_r
    connect \Y $procmux$3684_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$3686
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6497
    connect \B $procmux$3684_Y
    connect \S $logic_and$hyperram.v:1003$2512_Y
    connect \Y $procmux$3686_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3688
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6499
    connect \B $procmux$3686_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1007$1270_CHECK[0:0]$1738
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$3690
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1010$2534_Y
    connect \Y $procmux$3690_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3692
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3690_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1011$1271_EN[0:0]$1741
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$3694
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6501
    connect \B $eq$hyperram.v:1011$2537_Y
    connect \S $logic_and$hyperram.v:1010$2534_Y
    connect \Y $procmux$3694_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3696
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6503
    connect \B $procmux$3694_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1011$1271_CHECK[0:0]$1740
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$3701
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3477_Y
    connect \S $logic_and$hyperram.v:1010$2534_Y
    connect \Y $procmux$3701_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3703
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3701_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1013$1272_EN[0:0]$1743
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1012.8-1012.18|hyperram.v:1012.4-1015.55"
  cell $mux $procmux$3706
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6505
    connect \B $eq$hyperram.v:1013$2538_Y
    connect \S \CA_r [46]
    connect \Y $procmux$3706_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$3708
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6507
    connect \B $procmux$3706_Y
    connect \S $logic_and$hyperram.v:1010$2534_Y
    connect \Y $procmux$3708_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3710
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6509
    connect \B $procmux$3708_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1013$1272_CHECK[0:0]$1742
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$3715
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3463_Y
    connect \S $logic_and$hyperram.v:1010$2534_Y
    connect \Y $procmux$3715_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3717
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3715_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1015$1273_EN[0:0]$1745
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1012.8-1012.18|hyperram.v:1012.4-1015.55"
  cell $mux $procmux$3720
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1015$2539_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6511
    connect \S \CA_r [46]
    connect \Y $procmux$3720_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$3722
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6513
    connect \B $procmux$3720_Y
    connect \S $logic_and$hyperram.v:1010$2534_Y
    connect \Y $procmux$3722_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3724
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6515
    connect \B $procmux$3722_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1015$1273_CHECK[0:0]$1744
  end
  attribute \src "hyperram.v:1018.7-1018.84|hyperram.v:1018.3-1019.55"
  cell $mux $procmux$3726
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1018$2547_Y
    connect \Y $procmux$3726_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3728
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3726_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1019$1274_EN[0:0]$1747
  end
  attribute \src "hyperram.v:1018.7-1018.84|hyperram.v:1018.3-1019.55"
  cell $mux $procmux$3730
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6517
    connect \B $eq$hyperram.v:1019$2548_Y
    connect \S $logic_and$hyperram.v:1018$2547_Y
    connect \Y $procmux$3730_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3732
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6519
    connect \B $procmux$3730_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1019$1274_CHECK[0:0]$1746
  end
  attribute \src "hyperram.v:1021.7-1021.117|hyperram.v:1021.3-1022.57"
  cell $mux $procmux$3734
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1021$2558_Y
    connect \Y $procmux$3734_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3736
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3734_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1022$1275_EN[0:0]$1749
  end
  attribute \src "hyperram.v:1021.7-1021.117|hyperram.v:1021.3-1022.57"
  cell $mux $procmux$3738
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6521
    connect \B $eq$hyperram.v:1022$2559_Y
    connect \S $logic_and$hyperram.v:1021$2558_Y
    connect \Y $procmux$3738_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3740
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6523
    connect \B $procmux$3738_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1022$1275_CHECK[0:0]$1748
  end
  attribute \src "hyperram.v:1024.7-1024.80|hyperram.v:1024.3-1025.56"
  cell $mux $procmux$3742
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1024$2567_Y
    connect \Y $procmux$3742_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3744
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3742_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1025$1276_EN[0:0]$1751
  end
  attribute \src "hyperram.v:1024.7-1024.80|hyperram.v:1024.3-1025.56"
  cell $mux $procmux$3746
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6525
    connect \B $eq$hyperram.v:1025$2568_Y
    connect \S $logic_and$hyperram.v:1024$2567_Y
    connect \Y $procmux$3746_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$3748
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6527
    connect \B $procmux$3746_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1025$1276_CHECK[0:0]$1750
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3752
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6529
    connect \B $ne$hyperram.v:1030$2571_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1030$1277_CHECK[0:0]$1752
  end
  attribute \src "hyperram.v:1032.7-1032.96|hyperram.v:1032.3-1033.41"
  cell $mux $procmux$3754
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1032$2580_Y
    connect \Y $procmux$3754_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3756
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3754_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1033$1278_EN[0:0]$1755
  end
  attribute \src "hyperram.v:1032.7-1032.96|hyperram.v:1032.3-1033.41"
  cell $mux $procmux$3758
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6531
    connect \B \busy_r
    connect \S $logic_and$hyperram.v:1032$2580_Y
    connect \Y $procmux$3758_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3760
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6533
    connect \B $procmux$3758_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1033$1278_CHECK[0:0]$1754
  end
  attribute \src "hyperram.v:1035.7-1035.64|hyperram.v:1035.3-1036.40"
  cell $mux $procmux$3762
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1035$2584_Y
    connect \Y $procmux$3762_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3764
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3762_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1036$1279_EN[0:0]$1757
  end
  attribute \src "hyperram.v:1035.7-1035.64|hyperram.v:1035.3-1036.40"
  cell $mux $procmux$3766
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6535
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1035$2584_Y
    connect \Y $procmux$3766_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3768
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6537
    connect \B $procmux$3766_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1036$1279_CHECK[0:0]$1756
  end
  attribute \src "hyperram.v:1038.7-1038.122|hyperram.v:1038.3-1039.43"
  cell $mux $procmux$3770
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1038$2592_Y
    connect \Y $procmux$3770_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3772
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3770_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1039$1280_EN[0:0]$1759
  end
  attribute \src "hyperram.v:1038.7-1038.122|hyperram.v:1038.3-1039.43"
  cell $mux $procmux$3774
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6539
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1038$2592_Y
    connect \Y $procmux$3774_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3776
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6541
    connect \B $procmux$3774_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1039$1280_CHECK[0:0]$1758
  end
  attribute \src "hyperram.v:1041.7-1041.28|hyperram.v:1041.3-1042.38"
  cell $mux $procmux$3778
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$hyperram.v:1041$2593_Y
    connect \Y $procmux$3778_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3780
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3778_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1042$1281_EN[0:0]$1761
  end
  attribute \src "hyperram.v:1041.7-1041.28|hyperram.v:1041.3-1042.38"
  cell $mux $procmux$3782
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6543
    connect \B \busy_r
    connect \S $ne$hyperram.v:1041$2593_Y
    connect \Y $procmux$3782_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$3784
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6545
    connect \B $procmux$3782_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1042$1281_CHECK[0:0]$1760
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$3788
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6547
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1047$1282_CHECK[0:0]$1762
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$3791
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1050$2603_Y
    connect \Y $procmux$3791_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$3793
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3791_Y
    connect \S $logic_and$hyperram.v:1049$2600_Y
    connect \Y $procmux$3793_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$3795
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3793_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1051$1283_EN[0:0]$1765
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$3798
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6549
    connect \B \read_timeout_r
    connect \S $logic_and$hyperram.v:1050$2603_Y
    connect \Y $procmux$3798_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$3800
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6551
    connect \B $procmux$3798_Y
    connect \S $logic_and$hyperram.v:1049$2600_Y
    connect \Y $procmux$3800_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$3802
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6553
    connect \B $procmux$3800_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1051$1283_CHECK[0:0]$1764
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$3805
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:1050$2603_Y
    connect \Y $procmux$3805_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$3807
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3805_Y
    connect \S $logic_and$hyperram.v:1049$2600_Y
    connect \Y $procmux$3807_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$3809
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3807_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1053$1284_EN[0:0]$1767
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$3812
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:1053$2604_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6555
    connect \S $logic_and$hyperram.v:1050$2603_Y
    connect \Y $procmux$3812_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$3814
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6557
    connect \B $procmux$3812_Y
    connect \S $logic_and$hyperram.v:1049$2600_Y
    connect \Y $procmux$3814_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$3816
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6559
    connect \B $procmux$3814_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1053$1284_CHECK[0:0]$1766
  end
  attribute \src "hyperram.v:1056.7-1056.137|hyperram.v:1056.3-1057.53"
  cell $mux $procmux$3818
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:1056$2612_Y
    connect \Y $procmux$3818_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$3820
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3818_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1057$1285_EN[0:0]$1769
  end
  attribute \src "hyperram.v:1056.7-1056.137|hyperram.v:1056.3-1057.53"
  cell $mux $procmux$3822
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6561
    connect \B $logic_not$hyperram.v:1053$2604_Y
    connect \S $logic_or$hyperram.v:1056$2612_Y
    connect \Y $procmux$3822_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$3824
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6563
    connect \B $procmux$3822_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1057$1285_CHECK[0:0]$1768
  end
  attribute \src "hyperram.v:1064.7-1064.34|hyperram.v:1064.3-1065.45"
  cell $mux $procmux$3830
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $past$hyperram.v:1064$1174$0
    connect \Y $procmux$3830_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3832
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3830_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1065$1287_EN[0:0]$1773
  end
  attribute \src "hyperram.v:1064.7-1064.34|hyperram.v:1064.3-1065.45"
  cell $mux $procmux$3834
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6565
    connect \B $eq$hyperram.v:1065$2617_Y
    connect \S $past$hyperram.v:1064$1174$0
    connect \Y $procmux$3834_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3836
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6567
    connect \B $procmux$3834_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1065$1287_CHECK[0:0]$1772
  end
  attribute \src "hyperram.v:1067.7-1067.134|hyperram.v:1067.3-1069.6"
  cell $mux $procmux$3838
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1067$2623_Y
    connect \Y $procmux$3838_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3840
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3838_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1068$1288_EN[0:0]$1775
  end
  attribute \src "hyperram.v:1067.7-1067.134|hyperram.v:1067.3-1069.6"
  cell $mux $procmux$3842
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6569
    connect \B $eq$hyperram.v:1068$2625_Y
    connect \S $logic_and$hyperram.v:1067$2623_Y
    connect \Y $procmux$3842_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3844
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6571
    connect \B $procmux$3842_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1068$1288_CHECK[0:0]$1774
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$3849
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$3850_CMP
    connect \Y $procmux$3849_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $eq $procmux$3850_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'11
    connect \Y $procmux$3850_CMP
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$3851
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3849_Y
    connect \S $logic_and$hyperram.v:1071$2630_Y
    connect \Y $procmux$3851_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3853
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3851_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1077$1289_EN[0:0]$1777
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$3858
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6573
    connect \B $eq$hyperram.v:1077$2631_Y
    connect \S $procmux$3850_CMP
    connect \Y $procmux$3858_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$3860
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6575
    connect \B $procmux$3858_Y
    connect \S $logic_and$hyperram.v:1071$2630_Y
    connect \Y $procmux$3860_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3862
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6577
    connect \B $procmux$3860_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1077$1289_CHECK[0:0]$1776
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$3866
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1013$2538_Y
    connect \Y $procmux$3866_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$3868
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3866_Y
    connect \S $logic_and$hyperram.v:1071$2630_Y
    connect \Y $procmux$3868_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3870
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3868_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1078$1290_EN[0:0]$1779
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$3874
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6579
    connect \B $eq$hyperram.v:1078$2632_Y
    connect \S $eq$hyperram.v:1013$2538_Y
    connect \Y $procmux$3874_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$3876
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6581
    connect \B $procmux$3874_Y
    connect \S $logic_and$hyperram.v:1071$2630_Y
    connect \Y $procmux$3876_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3878
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6583
    connect \B $procmux$3876_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1078$1290_CHECK[0:0]$1778
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$3881
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$3882_CMP
    connect \Y $procmux$3881_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $eq $procmux$3882_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $procmux$3882_CMP
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$3883
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3881_Y
    connect \S $logic_and$hyperram.v:1071$2630_Y
    connect \Y $procmux$3883_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3885
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3883_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1079$1291_EN[0:0]$1781
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$3888
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6585
    connect \B $eq$hyperram.v:1079$2633_Y
    connect \S $procmux$3882_CMP
    connect \Y $procmux$3888_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$3890
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6587
    connect \B $procmux$3888_Y
    connect \S $logic_and$hyperram.v:1071$2630_Y
    connect \Y $procmux$3890_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3892
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6589
    connect \B $procmux$3890_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1079$1291_CHECK[0:0]$1780
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$3894
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:240$1344_Y
    connect \Y $procmux$3894_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$3896
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3894_Y
    connect \S $logic_and$hyperram.v:1071$2630_Y
    connect \Y $procmux$3896_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3898
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3896_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1080$1292_EN[0:0]$1783
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$3900
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6591
    connect \B $eq$hyperram.v:1080$2634_Y
    connect \S $eq$hyperram.v:240$1344_Y
    connect \Y $procmux$3900_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$3902
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6593
    connect \B $procmux$3900_Y
    connect \S $logic_and$hyperram.v:1071$2630_Y
    connect \Y $procmux$3902_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$3904
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6595
    connect \B $procmux$3902_Y
    connect \S $logic_and$hyperram.v:1029$2570_Y
    connect \Y $0$formal$hyperram.v:1080$1292_CHECK[0:0]$1782
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$3906
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1087$2647_Y
    connect \Y $procmux$3906_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$3908
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3906_Y
    connect \S $logic_and$hyperram.v:1086$2638_Y
    connect \Y $0$formal$hyperram.v:1088$1293_EN[0:0]$1785
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$3910
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6597
    connect \B $eq$hyperram.v:1088$2648_Y
    connect \S $logic_and$hyperram.v:1087$2647_Y
    connect \Y $procmux$3910_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$3912
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6599
    connect \B $procmux$3910_Y
    connect \S $logic_and$hyperram.v:1086$2638_Y
    connect \Y $0$formal$hyperram.v:1088$1293_CHECK[0:0]$1784
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$3918
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6601
    connect \B $eq$hyperram.v:1089$2649_Y
    connect \S $logic_and$hyperram.v:1087$2647_Y
    connect \Y $procmux$3918_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$3920
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6603
    connect \B $procmux$3918_Y
    connect \S $logic_and$hyperram.v:1086$2638_Y
    connect \Y $0$formal$hyperram.v:1089$1294_CHECK[0:0]$1786
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$3926
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6605
    connect \B $eq$hyperram.v:1090$2650_Y
    connect \S $logic_and$hyperram.v:1087$2647_Y
    connect \Y $procmux$3926_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$3928
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6607
    connect \B $procmux$3926_Y
    connect \S $logic_and$hyperram.v:1086$2638_Y
    connect \Y $0$formal$hyperram.v:1090$1295_CHECK[0:0]$1788
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$3934
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6609
    connect \B $eq$hyperram.v:1091$2652_Y
    connect \S $logic_and$hyperram.v:1087$2647_Y
    connect \Y $procmux$3934_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$3936
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6611
    connect \B $procmux$3934_Y
    connect \S $logic_and$hyperram.v:1086$2638_Y
    connect \Y $0$formal$hyperram.v:1091$1296_CHECK[0:0]$1790
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:357.4-363.11"
  cell $pmux $procmux$3940
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \dataw_r
    connect \S { $eq$hyperram.v:1019$2548_Y $eq$hyperram.v:297$1367_Y $eq$hyperram.v:1001$2504_Y $eq$hyperram.v:240$1343_Y }
    connect \Y $procmux$3940_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:343.5-367.12"
  cell $pmux $procmux$3945
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B { $procmux$3948_Y $procmux$3940_Y }
    connect \S { $eq$hyperram.v:1056$2605_Y $eq$hyperram.v:1000$2502_Y }
    connect \Y \hb_dq_o
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $pmux $procmux$3948
    parameter \S_WIDTH 6
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \CA_r
    connect \S { $eq$hyperram.v:998$2495_Y $procmux$3953_CMP $eq$hyperram.v:1019$2548_Y $eq$hyperram.v:297$1367_Y $eq$hyperram.v:1001$2504_Y $eq$hyperram.v:240$1343_Y }
    connect \Y $procmux$3948_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $eq $procmux$3953_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'100
    connect \Y $procmux$3953_CMP
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$3957
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1013$2538_Y
    connect \Y $procmux$3957_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3959
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B $procmux$3957_Y
    connect \S $logic_or$hyperram.v:309$1371_Y
    connect \Y $procmux$3959_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3961
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B { 8'00000000 $procmux$3959_Y }
    connect \S { $0$past$hyperram.v:1064$1174$0[0:0]$1573 $eq$hyperram.v:1010$2533_Y }
    connect \Y $procmux$3961_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3965
    parameter \WIDTH 8
    connect \A $procmux$3961_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [15:8]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$3967
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B \hb_dq_i
    connect \S $procmux$3882_CMP
    connect \Y $procmux$3967_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3969
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B $procmux$3967_Y
    connect \S $logic_or$hyperram.v:309$1371_Y
    connect \Y $procmux$3969_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3971
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B { 8'00000000 $procmux$3969_Y }
    connect \S { $0$past$hyperram.v:1064$1174$0[0:0]$1573 $eq$hyperram.v:1010$2533_Y }
    connect \Y $procmux$3971_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3975
    parameter \WIDTH 8
    connect \A $procmux$3971_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [7:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$3979
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B \hb_dq_i
    connect \S $procmux$3850_CMP
    connect \Y $procmux$3979_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3981
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B $procmux$3979_Y
    connect \S $logic_or$hyperram.v:309$1371_Y
    connect \Y $procmux$3981_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3983
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B { 8'00000000 $procmux$3981_Y }
    connect \S { $0$past$hyperram.v:1064$1174$0[0:0]$1573 $eq$hyperram.v:1010$2533_Y }
    connect \Y $procmux$3983_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3987
    parameter \WIDTH 8
    connect \A $procmux$3983_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [23:16]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$3992
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1015$2539_Y
    connect \Y $procmux$3992_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3994
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B $procmux$3992_Y
    connect \S $logic_or$hyperram.v:309$1371_Y
    connect \Y $procmux$3994_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3996
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B { 8'00000000 $procmux$3994_Y }
    connect \S { $0$past$hyperram.v:1064$1174$0[0:0]$1573 $eq$hyperram.v:1010$2533_Y }
    connect \Y $procmux$3996_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$4000
    parameter \WIDTH 8
    connect \A $procmux$3996_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [31:24]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$4003
    parameter \WIDTH 1
    connect \A $ternary$hyperram.v:287$1366_Y [0]
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\bus_clk_r[0:0]
  end
  attribute \src "hyperram.v:311.10-311.20|hyperram.v:311.6-313.9"
  cell $mux $procmux$4005
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $sub$hyperram.v:312$1373_Y [2:0]
    connect \S $ne$hyperram.v:245$1347_Y
    connect \Y $procmux$4005_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$4007
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$4005_Y
    connect \S $logic_or$hyperram.v:309$1371_Y
    connect \Y $procmux$4007_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$4009
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B { $procmux$4014_Y $procmux$4007_Y }
    connect \S { $eq$hyperram.v:1056$2605_Y $eq$hyperram.v:1010$2533_Y }
    connect \Y $procmux$4009_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:301.13-301.23|hyperram.v:301.9-304.23"
  cell $mux $procmux$4012
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \CA_r [46]
    connect \Y $procmux$4012_Y
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$4014
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$4012_Y
    connect \S $eq$hyperram.v:297$1367_Y
    connect \Y $procmux$4014_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$4018
    parameter \WIDTH 3
    connect \A $procmux$4009_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\read_cnt_r[2:0]
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$4021
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:297$1367_Y
    connect \Y $procmux$4021_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$4023
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B { 1'1 $procmux$4021_Y }
    connect \S { $eq$hyperram.v:1024$2566_Y $eq$hyperram.v:1056$2605_Y }
    connect \Y $procmux$4023_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$4027
    parameter \WIDTH 1
    connect \A $procmux$4023_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\rwds_2x_latency_r[0:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $mux $procmux$4029
    parameter \WIDTH 1
    connect \A \rwds_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:1010$2533_Y
    connect \Y $procmux$4029_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$4032
    parameter \WIDTH 1
    connect \A $procmux$4029_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\rwds_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4040
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B 13'0000000000000
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4040_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4042
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B $procmux$4040_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4042_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4045
    parameter \WIDTH 13
    connect \A $procmux$4042_Y
    connect \B 13'0000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [15:3]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4053
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B \addr_i [2:0]
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4053_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4055
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B $procmux$4053_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4055_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4058
    parameter \WIDTH 3
    connect \A $procmux$4055_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [2:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4066
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B \addr_i [31:3]
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4066_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4068
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B $procmux$4066_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4068_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4071
    parameter \WIDTH 29
    connect \A $procmux$4068_Y
    connect \B 29'00000000000000000000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [44:16]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4079
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4079_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4081
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B $procmux$4079_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4081_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4084
    parameter \WIDTH 1
    connect \A $procmux$4081_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [45]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4092
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B \regspace_i
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4092_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4094
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B $procmux$4092_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4094_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4097
    parameter \WIDTH 1
    connect \A $procmux$4094_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [46]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4105
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:155$1321_Y
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4105_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4107
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $procmux$4105_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4107_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4110
    parameter \WIDTH 1
    connect \A $procmux$4107_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [47]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$4113
    parameter \WIDTH 6
    connect \A { 2'00 \tcsh_r }
    connect \B $sub$hyperram.v:143$1318_Y [5:0]
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4113_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$4115
    parameter \S_WIDTH 7
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B { $procmux$4150_Y $procmux$4145_Y $procmux$4141_Y $procmux$4131_Y $procmux$4124_Y $procmux$4120_Y $procmux$4113_Y }
    connect \S { $eq$hyperram.v:1024$2566_Y $0$past$hyperram.v:1064$1174$0[0:0]$1573 $eq$hyperram.v:1056$2605_Y $eq$hyperram.v:1003$2511_Y $eq$hyperram.v:1000$2502_Y $eq$hyperram.v:1010$2533_Y $eq$hyperram.v:1021$2557_Y }
    connect \Y $procmux$4115_Y
  end
  attribute \src "hyperram.v:246.18-246.29|hyperram.v:246.14-248.8"
  cell $mux $procmux$4117
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:143$1318_Y [5:0]
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4117_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$4120
    parameter \WIDTH 6
    connect \A $procmux$4117_Y
    connect \B { 2'00 \tpost_r }
    connect \S $logic_or$hyperram.v:240$1345_Y
    connect \Y $procmux$4120_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$4124
    parameter \WIDTH 6
    connect \A { 2'00 \tpost_r }
    connect \B $sub$hyperram.v:143$1318_Y [5:0]
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4124_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$4128
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B $sub$hyperram.v:221$1340_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$4128_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$4131
    parameter \WIDTH 6
    connect \A $procmux$4128_Y
    connect \B $sub$hyperram.v:143$1318_Y [5:0]
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4131_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$4135
    parameter \WIDTH 6
    connect \A \latency_cycles
    connect \B 6'000001
    connect \S \CA_r [46]
    connect \Y $procmux$4135_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$4138
    parameter \WIDTH 6
    connect \A $procmux$4135_Y
    connect \B \latency_cycles
    connect \S \CA_r [47]
    connect \Y $procmux$4138_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$4141
    parameter \WIDTH 6
    connect \A $procmux$4138_Y
    connect \B $sub$hyperram.v:143$1318_Y [5:0]
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4141_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$4145
    parameter \WIDTH 6
    connect \A 6'000101
    connect \B $sub$hyperram.v:143$1318_Y [5:0]
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4145_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4150
    parameter \WIDTH 6
    connect \A $procmux$4117_Y
    connect \B { 2'00 \tpre_i }
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4150_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4154
    parameter \WIDTH 6
    connect \A $procmux$4115_Y
    connect \B 6'000100
    connect \S \rst_i
    connect \Y $0\cycle_cnt_r[5:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$4157
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \bus_state_r
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4157_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$4159
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B { $procmux$4190_Y $procmux$4187_Y $procmux$4183_Y $procmux$4173_Y $procmux$4166_Y $procmux$4162_Y $procmux$4157_Y }
    connect \S { $eq$hyperram.v:1024$2566_Y $0$past$hyperram.v:1064$1174$0[0:0]$1573 $eq$hyperram.v:1056$2605_Y $eq$hyperram.v:1003$2511_Y $eq$hyperram.v:1000$2502_Y $eq$hyperram.v:1010$2533_Y $eq$hyperram.v:1021$2557_Y }
    connect \Y $procmux$4159_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$4162
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'110
    connect \S $logic_or$hyperram.v:240$1345_Y
    connect \Y $procmux$4162_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$4166
    parameter \WIDTH 3
    connect \A 3'110
    connect \B \bus_state_r
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4166_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$4170
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$5518 [0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$4173
    parameter \WIDTH 3
    connect \A { 2'10 $auto$wreduce.cc:454:run$5518 [0] }
    connect \B \bus_state_r
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4173_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$4177
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S \CA_r [46]
    connect \Y $procmux$4177_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$4180
    parameter \WIDTH 3
    connect \A $procmux$4177_Y
    connect \B 3'011
    connect \S \CA_r [47]
    connect \Y $procmux$4180_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$4183
    parameter \WIDTH 3
    connect \A $procmux$4180_Y
    connect \B \bus_state_r
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4183_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$4187
    parameter \WIDTH 3
    connect \A 3'010
    connect \B \bus_state_r
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4187_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4190
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'001
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4190_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4194
    parameter \WIDTH 3
    connect \A $procmux$4159_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\bus_state_r[2:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$4198
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B $logic_and$hyperram.v:245$1348_Y
    connect \S $logic_or$hyperram.v:240$1345_Y
    connect \Y $procmux$4198_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$4200
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B { $procmux$4202_Y $procmux$4198_Y }
    connect \S { $eq$hyperram.v:1024$2566_Y $eq$hyperram.v:1010$2533_Y }
    connect \Y $procmux$4200_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4202
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B 1'0
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4202_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4206
    parameter \WIDTH 1
    connect \A $procmux$4200_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\read_timeout_r[0:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$4209
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \busy_r
    connect \S $procmux$4114_CMP
    connect \Y $procmux$4209_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$4211
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B { $procmux$4213_Y $procmux$4209_Y }
    connect \S { $eq$hyperram.v:1024$2566_Y $eq$hyperram.v:1021$2557_Y }
    connect \Y $procmux$4211_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4213
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4213_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4217
    parameter \WIDTH 1
    connect \A $procmux$4211_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\busy_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4225
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B \sel_i
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4225_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4227
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B $procmux$4225_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4227_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4230
    parameter \WIDTH 4
    connect \A $procmux$4227_Y
    connect \B 4'0000
    connect \S \rst_i
    connect \Y $0\sel_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4233
    parameter \WIDTH 1
    connect \A \valid_i
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\valid_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4241
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B \data_i
    connect \S $logic_and$hyperram.v:145$1320_Y
    connect \Y $procmux$4241_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4243
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B $procmux$4241_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4243_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4246
    parameter \WIDTH 32
    connect \A $procmux$4243_Y
    connect \B 0
    connect \S \rst_i
    connect \Y $0\dataw_r[31:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4254
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B \double_latency_i
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4254_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4256
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B $procmux$4254_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4256_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4259
    parameter \WIDTH 1
    connect \A $procmux$4256_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\double_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4267
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B \fixed_latency_i
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4267_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4269
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B $procmux$4267_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4269_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4272
    parameter \WIDTH 1
    connect \A $procmux$4269_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\fixed_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4280
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $ternary$hyperram.v:174$1333_Y [4:0]
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4280_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4282
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $procmux$4280_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4282_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4285
    parameter \WIDTH 5
    connect \A $procmux$4282_Y
    connect \B 5'10100
    connect \S \rst_i
    connect \Y $0\trmax_r[4:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4293
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B \tpost_i
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4293_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4295
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B $procmux$4293_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4295_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4298
    parameter \WIDTH 4
    connect \A $procmux$4295_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpost_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4306
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $ternary$hyperram.v:172$1330_Y [3:0]
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4306_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4308
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $procmux$4306_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4308_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4311
    parameter \WIDTH 4
    connect \A $procmux$4308_Y
    connect \B 4'0110
    connect \S \rst_i
    connect \Y $0\tacc_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4319
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B \tpre_i
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4319_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4321
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B $procmux$4319_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4321_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4324
    parameter \WIDTH 4
    connect \A $procmux$4321_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpre_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4332
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B \tcsh_i
    connect \S $logic_and$hyperram.v:164$1327_Y
    connect \Y $procmux$4332_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4334
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B $procmux$4332_Y
    connect \S $eq$hyperram.v:1024$2566_Y
    connect \Y $procmux$4334_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4337
    parameter \WIDTH 4
    connect \A $procmux$4334_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tcsh_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:95.7-95.14|hyperram.v:95.3-100.6"
  cell $mux $procmux$4340
    parameter \WIDTH 6
    connect \A $ternary$hyperram.v:99$1313_Y [5:0]
    connect \B $ternary$hyperram.v:97$1308_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$4340_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:87.7-87.14|hyperram.v:87.3-92.6"
  cell $mux $procmux$4344
    parameter \WIDTH 6
    connect \A $ternary$hyperram.v:91$1305_Y [5:0]
    connect \B $ternary$hyperram.v:89$1300_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$4344_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:84.6-84.21|hyperram.v:84.2-101.5"
  cell $mux $procmux$4346
    parameter \WIDTH 6
    connect \A $procmux$4340_Y
    connect \B $procmux$4344_Y
    connect \S \fixed_latency_r
    connect \Y \latency_cycles
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$1317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $procmux$4114_CMP
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $reduce_or $reduce_or$hyperram.v:164$1322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $reduce_or$hyperram.v:164$1322_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$5508 [0]
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$2371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \CA_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$5515 [9:0] }
    connect \Y $shiftx$hyperram.v:0$2371_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$2375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \dataw_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$5515 [9:0] }
    connect \Y $shiftx$hyperram.v:0$2375_Y
  end
  attribute \src "hyperram.v:1005.55-1005.94"
  cell $sub $sub$hyperram.v:1005$2516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$5511 [7:0]
    connect \B 2'10
    connect \Y { $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [7:0] }
  end
  attribute \src "hyperram.v:1005.55-1005.105"
  cell $sub $sub$hyperram.v:1005$2518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [7:0] }
    connect \B $auto$wreduce.cc:454:run$5509 [0]
    connect \Y $sub$hyperram.v:1005$2518_Y
  end
  attribute \src "hyperram.v:1007.54-1007.94"
  cell $sub $sub$hyperram.v:1007$2523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$5513 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [7:0] }
  end
  attribute \src "hyperram.v:1007.54-1007.105"
  cell $sub $sub$hyperram.v:1007$2525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$5509 [0]
    connect \Y $sub$hyperram.v:1007$2525_Y
  end
  attribute \src "hyperram.v:1011.51-1011.66"
  cell $sub $sub$hyperram.v:1011$2536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$5514 [6:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [6:0] }
  end
  attribute \src "hyperram.v:143.21-143.36"
  cell $sub $sub$hyperram.v:143$1318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:143$1318_Y [5:0]
  end
  attribute \src "hyperram.v:221.22-221.41"
  cell $sub $sub$hyperram.v:221$1340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \trmax_r 1'0 }
    connect \B 2'10
    connect \Y $sub$hyperram.v:221$1340_Y [5:0]
  end
  attribute \src "hyperram.v:312.21-312.35"
  cell $sub $sub$hyperram.v:312$1373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:312$1373_Y [2:0]
  end
  attribute \src "hyperram.v:89.43-89.62"
  cell $sub $sub$hyperram.v:89$1298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 2'00 }
    connect \B 2'10
    connect \Y $sub$hyperram.v:89$1298_Y [5:0]
  end
  attribute \src "hyperram.v:89.69-89.93"
  cell $sub $sub$hyperram.v:89$1299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 1'0 }
    connect \B 2'10
    connect \Y { $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [4:0] }
  end
  attribute \src "hyperram.v:91.43-91.66"
  cell $sub $sub$hyperram.v:91$1302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $sub$hyperram.v:89$1298_Y [5:0]
    connect \B 1'1
    connect \Y $sub$hyperram.v:91$1302_Y [5:0]
  end
  attribute \src "hyperram.v:91.73-91.101"
  cell $sub $sub$hyperram.v:91$1304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A { $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [4:0] }
    connect \B 1'1
    connect \Y $sub$hyperram.v:91$1304_Y [5:0]
  end
  attribute \src "hyperram.v:172.16-172.56"
  cell $mux $ternary$hyperram.v:172$1330
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B \tacc_i
    connect \S $ge$hyperram.v:172$1328_Y
    connect \Y $ternary$hyperram.v:172$1330_Y [3:0]
  end
  attribute \src "hyperram.v:174.17-174.65"
  cell $mux $ternary$hyperram.v:174$1333
    parameter \WIDTH 5
    connect \A 5'00100
    connect \B \trmax_i
    connect \S $ge$hyperram.v:174$1331_Y
    connect \Y $ternary$hyperram.v:174$1333_Y [4:0]
  end
  attribute \src "hyperram.v:287.16-287.43"
  cell $mux $ternary$hyperram.v:287$1366
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \hb_clkn_o
    connect \S \clk_active
    connect \Y $ternary$hyperram.v:287$1366_Y [0]
  end
  attribute \src "hyperram.v:335.20-335.89"
  cell $mux $ternary$hyperram.v:335$1386
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$5517 [0]
    connect \S $logic_and$hyperram.v:335$1382_Y
    connect \Y \hb_rwds_o
  end
  attribute \src "hyperram.v:89.22-89.95"
  cell $mux $ternary$hyperram.v:89$1300
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [4:0] }
    connect \B $sub$hyperram.v:89$1298_Y [5:0]
    connect \S \double_latency_r
    connect \Y $ternary$hyperram.v:89$1300_Y [5:0]
  end
  attribute \src "hyperram.v:91.22-91.103"
  cell $mux $ternary$hyperram.v:91$1305
    parameter \WIDTH 6
    connect \A $sub$hyperram.v:91$1304_Y [5:0]
    connect \B $sub$hyperram.v:91$1302_Y [5:0]
    connect \S \double_latency_r
    connect \Y $ternary$hyperram.v:91$1305_Y [5:0]
  end
  attribute \src "hyperram.v:97.22-97.96"
  cell $mux $ternary$hyperram.v:97$1308
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [4:0] }
    connect \B $sub$hyperram.v:89$1298_Y [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $ternary$hyperram.v:97$1308_Y [5:0]
  end
  attribute \src "hyperram.v:99.22-99.104"
  cell $mux $ternary$hyperram.v:99$1313
    parameter \WIDTH 6
    connect \A $sub$hyperram.v:91$1304_Y [5:0]
    connect \B $sub$hyperram.v:91$1302_Y [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $ternary$hyperram.v:99$1313_Y [5:0]
  end
  attribute \src "hyperram.v:1030.3-1030.39"
  cell $assert \_busy_
    connect \A $formal$hyperram.v:1030$1277_CHECK
    connect \EN $formal$hyperram.v:854$1227_EN
  end
  attribute \src "hyperram.v:965.4-965.135"
  cell $assert \_ca_then_write_latency_
    connect \A $formal$hyperram.v:965$1257_CHECK
    connect \EN $formal$hyperram.v:965$1257_EN
  end
  attribute \src "hyperram.v:992.4-992.66"
  cell $assert \_cycle_cnt_
    connect \A $formal$hyperram.v:992$1265_CHECK
    connect \EN $formal$hyperram.v:992$1265_EN
  end
  attribute \src "hyperram.v:1062.3-1062.41"
  cell $assert \_data_o_
    connect \A $formal$hyperram.v:1047$1282_CHECK
    connect \EN $formal$hyperram.v:854$1227_EN
  end
  attribute \src "hyperram.v:1065.4-1065.44"
  cell $assert \_datar_r_clear_
    connect \A $formal$hyperram.v:1065$1287_CHECK
    connect \EN $formal$hyperram.v:1065$1287_EN
  end
  attribute \src "hyperram.v:1033.4-1033.40"
  cell $assert \_entering_busy_
    connect \A $formal$hyperram.v:1033$1278_CHECK
    connect \EN $formal$hyperram.v:1033$1278_EN
  end
  attribute \src "hyperram.v:983.4-983.50"
  cell $assert \_exit_read_
    connect \A $formal$hyperram.v:983$1263_CHECK
    connect \EN $formal$hyperram.v:983$1263_EN
  end
  attribute \src "hyperram.v:1036.4-1036.39"
  cell $assert \_exiting_busy_
    connect \A $formal$hyperram.v:1036$1279_CHECK
    connect \EN $formal$hyperram.v:1036$1279_EN
  end
  attribute \src "hyperram.v:949.5-949.60"
  cell $assert \_hb_clk_active_
    connect \A $formal$hyperram.v:949$1253_CHECK
    connect \EN $formal$hyperram.v:949$1253_EN
  end
  attribute \src "hyperram.v:947.4-947.52"
  cell $assert \_hb_clk_clkn_
    connect \A $formal$hyperram.v:947$1252_CHECK
    connect \EN $formal$hyperram.v:944$1249_EN
  end
  attribute \src "hyperram.v:945.4-945.38"
  cell $assert \_hb_clk_low_
    connect \A $formal$hyperram.v:945$1250_CHECK
    connect \EN $formal$hyperram.v:944$1249_EN
  end
  attribute \src "hyperram.v:946.4-946.39"
  cell $assert \_hb_clkn_low_
    connect \A $formal$hyperram.v:946$1251_CHECK
    connect \EN $formal$hyperram.v:944$1249_EN
  end
  attribute \src "hyperram.v:944.4-944.34"
  cell $assert \_hb_csn_
    connect \A $formal$hyperram.v:944$1249_CHECK
    connect \EN $formal$hyperram.v:944$1249_EN
  end
  attribute \src "hyperram.v:891.4-891.37"
  cell $assert \_hb_dq_noen_
    connect \A $formal$hyperram.v:891$1240_CHECK
    connect \EN $formal$hyperram.v:891$1240_EN
  end
  attribute \src "hyperram.v:889.4-889.38"
  cell $assert \_hb_dq_oen_
    connect \A $formal$hyperram.v:889$1239_CHECK
    connect \EN $formal$hyperram.v:889$1239_EN
  end
  attribute \src "hyperram.v:937.3-937.43"
  cell $assert \_hb_rstn_active_
    connect \A $formal$hyperram.v:937$1247_CHECK
    connect \EN $formal$hyperram.v:937$1247_EN
  end
  attribute \src "hyperram.v:939.3-939.42"
  cell $assert \_hb_rstn_nactive_
    connect \A $formal$hyperram.v:939$1248_CHECK
    connect \EN $formal$hyperram.v:939$1248_EN
  end
  attribute \src "hyperram.v:925.4-925.41"
  cell $assert \_hb_rwds_noen_
    connect \A $formal$hyperram.v:925$1244_CHECK
    connect \EN $formal$hyperram.v:925$1244_EN
  end
  attribute \src "hyperram.v:931.5-931.42"
  cell $assert \_hb_rwds_o_low_
    connect \A $formal$hyperram.v:931$1246_CHECK
    connect \EN $formal$hyperram.v:931$1246_EN
  end
  attribute \src "hyperram.v:929.5-929.64"
  cell $assert \_hb_rwds_o_sel_
    connect \A $formal$hyperram.v:929$1245_CHECK
    connect \EN $formal$hyperram.v:929$1245_EN
  end
  attribute \src "hyperram.v:923.4-923.42"
  cell $assert \_hb_rwds_oen_
    connect \A $formal$hyperram.v:923$1243_CHECK
    connect \EN $formal$hyperram.v:923$1243_EN
  end
  attribute \src "hyperram.v:955.3-955.55"
  cell $assert \_idle_after_rst_
    connect \A $formal$hyperram.v:955$1254_CHECK
    connect \EN $formal$hyperram.v:955$1254_EN
  end
  attribute \src "hyperram.v:959.4-959.83"
  cell $assert \_idle_then_pre_
    connect \A $formal$hyperram.v:959$1255_CHECK
    connect \EN $formal$hyperram.v:959$1255_EN
  end
  attribute \src "hyperram.v:971.4-971.153"
  cell $assert \_latency_then_write_read_
    connect \A $formal$hyperram.v:971$1259_CHECK
    connect \EN $formal$hyperram.v:971$1259_EN
  end
  attribute \src "hyperram.v:998.4-998.48"
  cell $assert \_load_cnt_ca_
    connect \A $formal$hyperram.v:998$1267_CHECK
    connect \EN $formal$hyperram.v:998$1267_EN
  end
  attribute \src "hyperram.v:1005.5-1005.106"
  cell $assert \_load_cnt_fixed_latency_
    connect \A $formal$hyperram.v:1005$1269_CHECK
    connect \EN $formal$hyperram.v:1005$1269_EN
  end
  attribute \src "hyperram.v:1025.4-1025.55"
  cell $assert \_load_cnt_idle_
    connect \A $formal$hyperram.v:1025$1276_CHECK
    connect \EN $formal$hyperram.v:1025$1276_EN
  end
  attribute \src "hyperram.v:1022.4-1022.56"
  cell $assert \_load_cnt_post_
    connect \A $formal$hyperram.v:1022$1275_CHECK
    connect \EN $formal$hyperram.v:1022$1275_EN
  end
  attribute \src "hyperram.v:995.4-995.54"
  cell $assert \_load_cnt_pre_
    connect \A $formal$hyperram.v:995$1266_CHECK
    connect \EN $formal$hyperram.v:995$1266_EN
  end
  attribute \src "hyperram.v:1011.4-1011.68"
  cell $assert \_load_cnt_read_tout_
    connect \A $formal$hyperram.v:1011$1271_CHECK
    connect \EN $formal$hyperram.v:1011$1271_EN
  end
  attribute \src "hyperram.v:1007.5-1007.106"
  cell $assert \_load_cnt_rwds_latency_
    connect \A $formal$hyperram.v:1007$1270_CHECK
    connect \EN $formal$hyperram.v:1007$1270_EN
  end
  attribute \src "hyperram.v:1019.4-1019.54"
  cell $assert \_load_cnt_write_mem_
    connect \A $formal$hyperram.v:1019$1274_CHECK
    connect \EN $formal$hyperram.v:1019$1274_EN
  end
  attribute \src "hyperram.v:1001.4-1001.53"
  cell $assert \_load_cnt_write_reg_
    connect \A $formal$hyperram.v:1001$1268_CHECK
    connect \EN $formal$hyperram.v:1001$1268_EN
  end
  attribute \src "hyperram.v:1015.5-1015.54"
  cell $assert \_load_rd_cnt_read_mem_
    connect \A $formal$hyperram.v:1015$1273_CHECK
    connect \EN $formal$hyperram.v:1015$1273_EN
  end
  attribute \src "hyperram.v:1013.5-1013.54"
  cell $assert \_load_rd_cnt_read_reg_
    connect \A $formal$hyperram.v:1013$1272_CHECK
    connect \EN $formal$hyperram.v:1013$1272_EN
  end
  attribute \src "hyperram.v:1042.4-1042.37"
  cell $assert \_not_ready_
    connect \A $formal$hyperram.v:1042$1281_CHECK
    connect \EN $formal$hyperram.v:1042$1281_EN
  end
  attribute \src "hyperram.v:977.4-977.84"
  cell $assert \_post_then_idle_
    connect \A $formal$hyperram.v:977$1261_CHECK
    connect \EN $formal$hyperram.v:977$1261_EN
  end
  attribute \src "hyperram.v:962.4-962.79"
  cell $assert \_pre_then_ca_
    connect \A $formal$hyperram.v:962$1256_CHECK
    connect \EN $formal$hyperram.v:962$1256_EN
  end
  attribute \src "hyperram.v:1068.4-1068.70"
  cell $assert \_read_cnt_changing_
    connect \A $formal$hyperram.v:1068$1288_CHECK
    connect \EN $formal$hyperram.v:1068$1288_EN
  end
  attribute \src "hyperram.v:974.4-974.84"
  cell $assert \_read_then_post_
    connect \A $formal$hyperram.v:974$1260_CHECK
    connect \EN $formal$hyperram.v:974$1260_EN
  end
  attribute \src "hyperram.v:1053.5-1053.50"
  cell $assert \_read_timeout_0_
    connect \A $formal$hyperram.v:1053$1284_CHECK
    connect \EN $formal$hyperram.v:1053$1284_EN
  end
  attribute \src "hyperram.v:1051.5-1051.49"
  cell $assert \_read_timeout_1_
    connect \A $formal$hyperram.v:1051$1283_CHECK
    connect \EN $formal$hyperram.v:1051$1283_EN
  end
  attribute \src "hyperram.v:1057.4-1057.52"
  cell $assert \_read_timeout_clr_
    connect \A $formal$hyperram.v:1057$1285_CHECK
    connect \EN $formal$hyperram.v:1057$1285_EN
  end
  attribute \src "hyperram.v:1039.4-1039.42"
  cell $assert \_ready_till_busop_
    connect \A $formal$hyperram.v:1039$1280_CHECK
    connect \EN $formal$hyperram.v:1039$1280_EN
  end
  attribute \src "hyperram.v:986.4-986.51"
  cell $assert \_start_hb_op_
    connect \A $formal$hyperram.v:986$1264_CHECK
    connect \EN $formal$hyperram.v:986$1264_EN
  end
  attribute \src "hyperram.v:980.4-980.65"
  cell $assert \_state_change_
    connect \A $formal$hyperram.v:980$1262_CHECK
    connect \EN $formal$hyperram.v:980$1262_EN
  end
  attribute \src "hyperram.v:1088.4-1088.55"
  cell $assert \_store_data_wr_
    connect \A $formal$hyperram.v:1088$1293_CHECK
    connect \EN $formal$hyperram.v:1088$1293_EN
  end
  attribute \src "hyperram.v:1091.4-1091.55"
  cell $assert \_store_rd_wr_
    connect \A $formal$hyperram.v:1091$1296_CHECK
    connect \EN $formal$hyperram.v:1088$1293_EN
  end
  attribute \src "hyperram.v:1090.4-1090.62"
  cell $assert \_store_reg_acc_
    connect \A $formal$hyperram.v:1090$1295_CHECK
    connect \EN $formal$hyperram.v:1088$1293_EN
  end
  attribute \src "hyperram.v:1089.4-1089.49"
  cell $assert \_store_sel_
    connect \A $formal$hyperram.v:1089$1294_CHECK
    connect \EN $formal$hyperram.v:1088$1293_EN
  end
  attribute \src "hyperram.v:860.3-860.43"
  cell $assert \_tacc_gte_2_
    connect \A $formal$hyperram.v:860$1228_CHECK
    connect \EN $formal$hyperram.v:854$1227_EN
  end
  attribute \src "hyperram.v:877.5-877.51"
  cell $assert \_tacc_load_
    connect \A $formal$hyperram.v:877$1235_CHECK
    connect \EN $formal$hyperram.v:877$1235_EN
  end
  attribute \src "hyperram.v:879.5-879.46"
  cell $assert \_tacc_past_
    connect \A $formal$hyperram.v:879$1236_CHECK
    connect \EN $formal$hyperram.v:879$1236_EN
  end
  attribute \src "hyperram.v:867.4-867.48"
  cell $assert \_tcsh_load_
    connect \A $formal$hyperram.v:867$1230_CHECK
    connect \EN $formal$hyperram.v:867$1230_EN
  end
  attribute \src "hyperram.v:869.4-869.51"
  cell $assert \_tpost_load_
    connect \A $formal$hyperram.v:869$1232_CHECK
    connect \EN $formal$hyperram.v:867$1230_EN
  end
  attribute \src "hyperram.v:868.4-868.48"
  cell $assert \_tpre_load_
    connect \A $formal$hyperram.v:868$1231_CHECK
    connect \EN $formal$hyperram.v:867$1230_EN
  end
  attribute \src "hyperram.v:861.3-861.48"
  cell $assert \_trmax_gte_4_
    connect \A $formal$hyperram.v:861$1229_CHECK
    connect \EN $formal$hyperram.v:854$1227_EN
  end
  attribute \src "hyperram.v:872.5-872.54"
  cell $assert \_trmax_load_
    connect \A $formal$hyperram.v:872$1233_CHECK
    connect \EN $formal$hyperram.v:872$1233_EN
  end
  attribute \src "hyperram.v:874.5-874.51"
  cell $assert \_trmax_past_
    connect \A $formal$hyperram.v:874$1234_CHECK
    connect \EN $formal$hyperram.v:874$1234_EN
  end
  attribute \src "hyperram.v:968.4-968.86"
  cell $assert \_write_then_post_
    connect \A $formal$hyperram.v:968$1258_CHECK
    connect \EN $formal$hyperram.v:968$1258_EN
  end
  connect $auto$wreduce.cc:454:run$5508 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$5509 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$5510 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$5511 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$5512 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$5513 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$5514 [31:7] 25'0000000000000000000000000
  connect $auto$wreduce.cc:454:run$5515 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$5518 [2:1] 2'10
  connect $auto$wreduce.cc:454:run$5519 [30:8] { $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] $auto$wreduce.cc:454:run$5519 [31] }
  connect $sub$hyperram.v:1007$2523_Y [30:8] { $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] $sub$hyperram.v:1007$2523_Y [31] }
  connect $sub$hyperram.v:1011$2536_Y [30:7] { $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] $sub$hyperram.v:1011$2536_Y [31] }
  connect $sub$hyperram.v:89$1298_Y [30:6] { $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] $sub$hyperram.v:89$1298_Y [31] }
  connect $sub$hyperram.v:89$1299_Y [30:5] { $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] $sub$hyperram.v:89$1299_Y [31] }
  connect \data_o \datar_r
  connect \datar_0 \datar_r [7:0]
  connect \datar_1 \datar_r [15:8]
  connect \datar_2 \datar_r [23:16]
  connect \datar_3 \datar_r [31:24]
  connect \hb_clk_o \bus_clk_r
  connect \hb_data_out \hb_dq_o
  connect \read_op \CA_r [47]
  connect \read_timeout_o \read_timeout_r
  connect \reg_access \CA_r [46]
end
attribute \keep 1
attribute \hdlname "\\wb_hyperram"
attribute \top 1
attribute \src "wb_hyperram.v:2.1-575.10"
module \wb_hyperram
  parameter \BASE_ADDR 805306368
  parameter \MEM_SIZE 8388608
  parameter \HB_RAM_ADDR_MASK 32'11111111100000000000000000000000
  parameter \HB_RAM_BASE 805306368
  parameter \HB_REG_OR_CSR_ADDR_MASK 32'11111111110000000000000000000000
  parameter \HB_REG_BASE 813694976
  parameter \CSR_BASE 817889280
  parameter \CSR_LATENCY_BASE 817889280
  parameter \CSR_TPRE_TPOST_BASE 817889284
  parameter \CSR_TCSH_BASE 817889288
  parameter \CSR_TRMAX_BASE 817889292
  parameter \CSR_STATUS_BASE 817889296
  parameter \WB_RST 0
  parameter \WB_IDLE 1
  parameter \WB_WAITING 2
  parameter \WB_FINISH 3
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\csr_ack_r[0:0]
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\csr_valid_prev_r[0:0]
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\hb_valid_prev_r[0:0]
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire width 2 $0\wb_state[1:0]
  wire $and$wb_hyperram.v:0$463_Y
  wire $and$wb_hyperram.v:0$472_Y
  wire $and$wb_hyperram.v:0$476_Y
  wire $and$wb_hyperram.v:0$494_Y
  wire $and$wb_hyperram.v:0$507_Y
  attribute \src "wb_hyperram.v:107.31-107.59"
  wire $and$wb_hyperram.v:107$207_Y
  attribute \src "wb_hyperram.v:107.31-107.74"
  wire $and$wb_hyperram.v:107$208_Y
  attribute \src "wb_hyperram.v:121.31-121.62"
  wire $and$wb_hyperram.v:121$211_Y
  attribute \src "wb_hyperram.v:121.31-121.77"
  wire $and$wb_hyperram.v:121$212_Y
  attribute \src "wb_hyperram.v:135.31-135.56"
  wire $and$wb_hyperram.v:135$215_Y
  attribute \src "wb_hyperram.v:135.31-135.71"
  wire $and$wb_hyperram.v:135$216_Y
  attribute \src "wb_hyperram.v:149.31-149.57"
  wire $and$wb_hyperram.v:149$219_Y
  attribute \src "wb_hyperram.v:149.31-149.72"
  wire $and$wb_hyperram.v:149$220_Y
  attribute \src "wb_hyperram.v:205.12-205.41"
  wire width 32 $and$wb_hyperram.v:205$225_Y
  attribute \src "wb_hyperram.v:205.64-205.100"
  wire width 32 $and$wb_hyperram.v:205$227_Y
  attribute \src "wb_hyperram.v:237.8-237.29"
  wire $and$wb_hyperram.v:237$239_Y
  attribute \src "wb_hyperram.v:69.19-69.49"
  wire width 32 $and$wb_hyperram.v:69$193_Y
  attribute \src "wb_hyperram.v:71.19-71.56"
  wire width 32 $and$wb_hyperram.v:71$195_Y
  wire $auto$clk2fflogic.cc:156:execute$6250
  wire $auto$clk2fflogic.cc:156:execute$6260
  wire $auto$clk2fflogic.cc:156:execute$6270
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$6252
  wire $auto$clk2fflogic.cc:192:execute$6256
  wire $auto$clk2fflogic.cc:192:execute$6266
  wire $auto$clk2fflogic.cc:192:execute$6276
  wire $auto$rtlil.cc:2167:Eqx$6255
  wire $auto$rtlil.cc:2817:Anyseq$6627
  wire $auto$rtlil.cc:2817:Anyseq$6629
  wire $auto$rtlil.cc:2817:Anyseq$6631
  wire $auto$rtlil.cc:2817:Anyseq$6633
  wire $auto$rtlil.cc:2817:Anyseq$6635
  wire $auto$rtlil.cc:2817:Anyseq$6637
  wire $auto$rtlil.cc:2817:Anyseq$6639
  wire $auto$rtlil.cc:2817:Anyseq$6641
  wire $auto$rtlil.cc:2817:Anyseq$6643
  wire $auto$rtlil.cc:2817:Anyseq$6645
  wire $auto$rtlil.cc:2817:Anyseq$6647
  wire $auto$rtlil.cc:2817:Anyseq$6649
  wire $auto$rtlil.cc:2817:Anyseq$6651
  wire $auto$rtlil.cc:2817:Anyseq$6653
  wire $auto$rtlil.cc:2817:Anyseq$6655
  wire $auto$rtlil.cc:2817:Anyseq$6657
  wire $auto$rtlil.cc:2817:Anyseq$6659
  wire $auto$rtlil.cc:2817:Anyseq$6661
  wire $auto$rtlil.cc:2817:Anyseq$6663
  wire $auto$rtlil.cc:2817:Anyseq$6665
  wire $auto$rtlil.cc:2817:Anyseq$6667
  wire $auto$rtlil.cc:2817:Anyseq$6669
  wire $auto$rtlil.cc:2817:Anyseq$6671
  wire $auto$rtlil.cc:2817:Anyseq$6673
  wire $auto$rtlil.cc:2817:Anyseq$6675
  wire $auto$rtlil.cc:2817:Anyseq$6677
  wire $auto$rtlil.cc:2817:Anyseq$6679
  wire $auto$rtlil.cc:2817:Anyseq$6681
  wire $auto$rtlil.cc:2817:Anyseq$6683
  wire $auto$rtlil.cc:2817:Anyseq$6685
  wire $auto$rtlil.cc:2817:Anyseq$6687
  wire $auto$rtlil.cc:2817:Anyseq$6689
  wire $auto$rtlil.cc:2817:Anyseq$6691
  wire $auto$rtlil.cc:2817:Anyseq$6693
  wire $auto$rtlil.cc:2817:Anyseq$6695
  wire $auto$rtlil.cc:2817:Anyseq$6697
  wire $auto$rtlil.cc:2817:Anyseq$6699
  wire $auto$rtlil.cc:2817:Anyseq$6701
  wire $auto$rtlil.cc:2817:Anyseq$6703
  wire $auto$rtlil.cc:2817:Anyseq$6705
  wire $auto$rtlil.cc:2817:Anyseq$6707
  wire $auto$rtlil.cc:2817:Anyseq$6709
  wire $auto$rtlil.cc:2817:Anyseq$6711
  wire $auto$rtlil.cc:2817:Anyseq$6713
  wire $auto$rtlil.cc:2817:Anyseq$6715
  wire $auto$rtlil.cc:2817:Anyseq$6717
  wire $auto$rtlil.cc:2817:Anyseq$6719
  wire $auto$rtlil.cc:2817:Anyseq$6721
  wire $auto$rtlil.cc:2817:Anyseq$6723
  wire $auto$rtlil.cc:2817:Anyseq$6725
  wire $auto$rtlil.cc:2817:Anyseq$6727
  wire $auto$rtlil.cc:2817:Anyseq$6729
  wire $auto$rtlil.cc:2817:Anyseq$6731
  wire $auto$rtlil.cc:2817:Anyseq$6733
  wire $auto$rtlil.cc:2817:Anyseq$6735
  wire $auto$rtlil.cc:2817:Anyseq$6737
  wire $auto$rtlil.cc:2817:Anyseq$6739
  attribute \src "wb_hyperram.v:205.11-205.57"
  wire $eq$wb_hyperram.v:205$226_Y
  attribute \src "wb_hyperram.v:205.63-205.116"
  wire $eq$wb_hyperram.v:205$228_Y
  attribute \src "wb_hyperram.v:322.6-322.24"
  wire $eq$wb_hyperram.v:322$525_Y
  attribute \src "wb_hyperram.v:327.6-327.28"
  wire $eq$wb_hyperram.v:327$528_Y
  attribute \src "wb_hyperram.v:330.10-330.17"
  wire $eq$wb_hyperram.v:330$529_Y
  attribute \src "wb_hyperram.v:331.10-331.17"
  wire $eq$wb_hyperram.v:331$530_Y
  attribute \src "wb_hyperram.v:332.10-332.17"
  wire $eq$wb_hyperram.v:332$531_Y
  attribute \src "wb_hyperram.v:333.10-333.17"
  wire $eq$wb_hyperram.v:333$532_Y
  attribute \src "wb_hyperram.v:336.6-336.27"
  wire $eq$wb_hyperram.v:336$533_Y
  attribute \src "wb_hyperram.v:530.66-530.95"
  wire $eq$wb_hyperram.v:530$758_Y
  attribute \src "wb_hyperram.v:531.36-531.50"
  wire $eq$wb_hyperram.v:531$760_Y
  attribute \src "wb_hyperram.v:532.47-532.77"
  wire $eq$wb_hyperram.v:532$764_Y
  attribute \src "wb_hyperram.v:533.32-533.96"
  wire $eq$wb_hyperram.v:533$766_Y
  attribute \src "wb_hyperram.v:534.47-534.80"
  wire $eq$wb_hyperram.v:534$770_Y
  attribute \src "wb_hyperram.v:535.34-535.73"
  wire $eq$wb_hyperram.v:535$772_Y
  attribute \src "wb_hyperram.v:536.47-536.75"
  wire $eq$wb_hyperram.v:536$776_Y
  attribute \src "wb_hyperram.v:537.30-537.64"
  wire $eq$wb_hyperram.v:537$778_Y
  attribute \src "wb_hyperram.v:538.47-538.74"
  wire $eq$wb_hyperram.v:538$782_Y
  attribute \src "wb_hyperram.v:539.30-539.63"
  wire $eq$wb_hyperram.v:539$784_Y
  attribute \src "wb_hyperram.v:54.48-54.98"
  wire $eq$wb_hyperram.v:54$190_Y
  attribute \src "wb_hyperram.v:544.86-544.110"
  wire $eq$wb_hyperram.v:544$796_Y
  attribute \src "wb_hyperram.v:545.8-545.45"
  wire $eq$wb_hyperram.v:545$798_Y
  attribute \src "wb_hyperram.v:546.34-546.89"
  wire $eq$wb_hyperram.v:546$799_Y
  attribute \src "wb_hyperram.v:547.8-547.48"
  wire $eq$wb_hyperram.v:547$800_Y
  attribute \src "wb_hyperram.v:548.36-548.67"
  wire $eq$wb_hyperram.v:548$801_Y
  attribute \src "wb_hyperram.v:549.8-549.43"
  wire $eq$wb_hyperram.v:549$802_Y
  attribute \src "wb_hyperram.v:550.32-550.55"
  wire $eq$wb_hyperram.v:550$803_Y
  attribute \src "wb_hyperram.v:552.31-552.53"
  wire $eq$wb_hyperram.v:552$805_Y
  attribute \src "wb_hyperram.v:559.29-559.53"
  wire $eq$wb_hyperram.v:559$816_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:270$128_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:270$128_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:272$129_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:272$129_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:276$130_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:276$130_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:281$131_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:281$131_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:283$132_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:283$132_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:288$133_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:288$133_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:290$134_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:290$134_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:322$135_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:322$135_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:323$136_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:327$137_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:327$137_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:328$138_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:329$139_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:330$140_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:331$141_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:332$142_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:336$143_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:336$143_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:337$144_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:338$145_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:339$146_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:340$147_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:524$166_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:524$166_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:531$167_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:531$167_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:533$168_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:533$168_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:535$169_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:535$169_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:537$170_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:537$170_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:539$171_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:539$171_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:546$172_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:546$172_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:548$173_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:548$173_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:550$174_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:550$174_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:552$175_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:552$175_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:559$176_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:559$176_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:561$177_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:561$177_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:567$178_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:567$178_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:569$179_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:569$179_EN
  attribute \src "wb_hyperram.v:107.10-107.74"
  wire $logic_and$wb_hyperram.v:107$209_Y
  attribute \src "wb_hyperram.v:121.10-121.77"
  wire $logic_and$wb_hyperram.v:121$213_Y
  attribute \src "wb_hyperram.v:135.10-135.71"
  wire $logic_and$wb_hyperram.v:135$217_Y
  attribute \src "wb_hyperram.v:149.10-149.72"
  wire $logic_and$wb_hyperram.v:149$221_Y
  attribute \src "wb_hyperram.v:236.8-236.35"
  wire $logic_and$wb_hyperram.v:236$238_Y
  attribute \src "wb_hyperram.v:270.10-270.15"
  wire $logic_and$wb_hyperram.v:270$466_Y
  attribute \src "wb_hyperram.v:270.26-270.31"
  wire $logic_and$wb_hyperram.v:270$470_Y
  attribute \src "wb_hyperram.v:271.17-271.22"
  wire $logic_and$wb_hyperram.v:271$475_Y
  attribute \src "wb_hyperram.v:272.7-272.12"
  wire $logic_and$wb_hyperram.v:272$479_Y
  attribute \src "wb_hyperram.v:272.26-272.31"
  wire $logic_and$wb_hyperram.v:272$483_Y
  attribute \src "wb_hyperram.v:288.7-288.12"
  wire $logic_and$wb_hyperram.v:288$497_Y
  attribute \src "wb_hyperram.v:288.27-288.32"
  wire $logic_and$wb_hyperram.v:288$501_Y
  attribute \src "wb_hyperram.v:289.11-289.16"
  wire $logic_and$wb_hyperram.v:289$506_Y
  attribute \src "wb_hyperram.v:290.7-290.12"
  wire $logic_and$wb_hyperram.v:290$510_Y
  attribute \src "wb_hyperram.v:290.27-290.32"
  wire $logic_and$wb_hyperram.v:290$514_Y
  attribute \src "wb_hyperram.v:295.6-295.34"
  wire $logic_and$wb_hyperram.v:295$521_Y
  attribute \src "wb_hyperram.v:304.10-304.32"
  wire $logic_and$wb_hyperram.v:304$523_Y
  attribute \src "wb_hyperram.v:529.6-529.28"
  wire $logic_and$wb_hyperram.v:529$751_Y
  attribute \src "wb_hyperram.v:529.6-529.41"
  wire $logic_and$wb_hyperram.v:529$753_Y
  attribute \src "wb_hyperram.v:530.7-530.35"
  wire $logic_and$wb_hyperram.v:530$754_Y
  attribute \src "wb_hyperram.v:530.7-530.48"
  wire $logic_and$wb_hyperram.v:530$755_Y
  attribute \src "wb_hyperram.v:530.7-530.61"
  wire $logic_and$wb_hyperram.v:530$757_Y
  attribute \src "wb_hyperram.v:530.7-530.96"
  wire $logic_and$wb_hyperram.v:530$759_Y
  attribute \src "wb_hyperram.v:532.7-532.42"
  wire $logic_and$wb_hyperram.v:532$763_Y
  attribute \src "wb_hyperram.v:532.7-532.78"
  wire $logic_and$wb_hyperram.v:532$765_Y
  attribute \src "wb_hyperram.v:534.7-534.81"
  wire $logic_and$wb_hyperram.v:534$771_Y
  attribute \src "wb_hyperram.v:536.7-536.76"
  wire $logic_and$wb_hyperram.v:536$777_Y
  attribute \src "wb_hyperram.v:538.7-538.75"
  wire $logic_and$wb_hyperram.v:538$783_Y
  attribute \src "wb_hyperram.v:544.7-544.42"
  wire $logic_and$wb_hyperram.v:544$793_Y
  attribute \src "wb_hyperram.v:544.7-544.62"
  wire $logic_and$wb_hyperram.v:544$794_Y
  attribute \src "wb_hyperram.v:544.7-544.81"
  wire $logic_and$wb_hyperram.v:544$795_Y
  attribute \src "wb_hyperram.v:544.7-544.111"
  wire $logic_and$wb_hyperram.v:544$797_Y
  attribute \src "wb_hyperram.v:558.7-558.94"
  wire $logic_and$wb_hyperram.v:558$815_Y
  attribute \src "wb_hyperram.v:560.7-560.101"
  wire $logic_and$wb_hyperram.v:560$822_Y
  attribute \src "wb_hyperram.v:566.7-566.41"
  wire $logic_and$wb_hyperram.v:566$829_Y
  attribute \src "wb_hyperram.v:566.7-566.93"
  wire $logic_and$wb_hyperram.v:566$832_Y
  attribute \src "wb_hyperram.v:566.7-566.106"
  wire $logic_and$wb_hyperram.v:566$834_Y
  attribute \src "wb_hyperram.v:568.7-568.100"
  wire $logic_and$wb_hyperram.v:568$840_Y
  attribute \src "wb_hyperram.v:568.7-568.113"
  wire $logic_and$wb_hyperram.v:568$842_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$465_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$468_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$474_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$478_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$481_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$496_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$499_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$504_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$509_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$512_Y
  attribute \src "wb_hyperram.v:107.10-107.27"
  wire $logic_not$wb_hyperram.v:107$206_Y
  attribute \src "wb_hyperram.v:282.11-282.17"
  wire $logic_not$wb_hyperram.v:282$491_Y
  attribute \src "wb_hyperram.v:284.11-284.20"
  wire $logic_not$wb_hyperram.v:284$493_Y
  attribute \src "wb_hyperram.v:376.11-376.21"
  wire $logic_not$wb_hyperram.v:376$580_Y
  attribute \src "wb_hyperram.v:530.52-530.61"
  wire $logic_not$wb_hyperram.v:530$756_Y
  attribute \src "wb_hyperram.v:566.97-566.106"
  wire $logic_not$wb_hyperram.v:566$833_Y
  attribute \src "wb_hyperram.v:161.11-161.28"
  wire $logic_or$wb_hyperram.v:161$222_Y
  attribute \src "wb_hyperram.v:205.10-205.117"
  wire $logic_or$wb_hyperram.v:205$229_Y
  attribute \src "wb_hyperram.v:227.8-227.49"
  wire $logic_or$wb_hyperram.v:227$233_Y
  attribute \src "wb_hyperram.v:227.8-227.67"
  wire $logic_or$wb_hyperram.v:227$234_Y
  attribute \src "wb_hyperram.v:227.8-227.86"
  wire $logic_or$wb_hyperram.v:227$235_Y
  attribute \src "wb_hyperram.v:227.8-227.106"
  wire $logic_or$wb_hyperram.v:227$236_Y
  attribute \src "wb_hyperram.v:235.22-235.50"
  wire $logic_or$wb_hyperram.v:235$237_Y
  attribute \src "wb_hyperram.v:270.10-270.38"
  wire $logic_or$wb_hyperram.v:270$471_Y
  attribute \src "wb_hyperram.v:272.7-272.41"
  wire $logic_or$wb_hyperram.v:272$484_Y
  attribute \src "wb_hyperram.v:288.7-288.43"
  wire $logic_or$wb_hyperram.v:288$502_Y
  attribute \src "wb_hyperram.v:290.7-290.43"
  wire $logic_or$wb_hyperram.v:290$515_Y
  attribute \src "wb_hyperram.v:524.6-524.30"
  wire $logic_or$wb_hyperram.v:524$748_Y
  attribute \src "wb_hyperram.v:70.12-70.37"
  wire $logic_or$wb_hyperram.v:70$194_Y
  attribute \src "wb_hyperram.v:277.16-277.43"
  wire $ne$wb_hyperram.v:277$489_Y
  attribute \src "wb_hyperram.v:162.13-162.40"
  wire $or$wb_hyperram.v:162$223_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:330$17$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:331$18$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:332$19$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:333$20$0
  wire $procmux$4348_Y
  wire $procmux$4352_Y
  wire $procmux$4356_Y
  wire $procmux$4360_Y
  wire $procmux$4368_Y
  wire $procmux$4372_Y
  wire $procmux$4376_Y
  wire $procmux$4380_Y
  wire $procmux$4384_Y
  wire $procmux$4388_Y
  wire $procmux$4392_Y
  wire $procmux$4396_Y
  wire $procmux$4528_Y
  wire $procmux$4532_Y
  wire $procmux$4536_Y
  wire $procmux$4540_Y
  wire $procmux$4544_Y
  wire $procmux$4548_Y
  wire $procmux$4552_Y
  wire $procmux$4556_Y
  wire $procmux$4560_Y
  wire $procmux$4564_Y
  wire $procmux$4568_Y
  wire $procmux$4570_Y
  wire $procmux$4574_Y
  wire $procmux$4576_Y
  wire $procmux$4580_Y
  wire $procmux$4582_Y
  wire $procmux$4586_Y
  wire $procmux$4588_Y
  wire $procmux$4592_Y
  wire $procmux$4594_Y
  wire $procmux$4598_Y
  wire $procmux$4600_Y
  wire $procmux$4604_Y
  wire $procmux$4606_Y
  wire $procmux$4610_Y
  wire $procmux$4612_Y
  wire $procmux$4616_Y
  wire $procmux$4620_Y
  wire $procmux$4624_Y
  wire $procmux$4628_Y
  wire $procmux$4632_Y
  wire $procmux$4636_Y
  wire $procmux$4640_Y
  wire $procmux$4644_Y
  wire width 2 $procmux$4648_Y
  wire width 2 $procmux$4650_Y
  wire width 2 $procmux$4652_Y
  wire width 2 $procmux$4655_Y
  wire $procmux$4657_CMP
  wire width 2 $procmux$4660_Y
  wire $procmux$4671_Y
  wire width 32 $procmux$4677_Y
  wire width 32 $procmux$4680_Y
  wire width 32 $procmux$4690_Y
  attribute \src "wb_hyperram.v:217.6-217.15"
  wire \csr_ack_r
  attribute \src "wb_hyperram.v:82.7-82.24"
  wire \csr_latency_valid
  attribute \src "wb_hyperram.v:82.81-82.97"
  wire \csr_status_valid
  attribute \src "wb_hyperram.v:82.48-82.62"
  wire \csr_tcsh_valid
  attribute \src "wb_hyperram.v:82.26-82.46"
  wire \csr_tpre_tpost_valid
  attribute \src "wb_hyperram.v:82.64-82.79"
  wire \csr_trmax_valid
  attribute \src "wb_hyperram.v:50.7-50.16"
  wire \csr_valid
  attribute \src "wb_hyperram.v:59.6-59.22"
  wire \csr_valid_prev_r
  attribute \src "wb_hyperram.v:193.15-193.23"
  wire width 32 \data_out
  attribute \src "wb_hyperram.v:92.7-92.21"
  wire \double_latency
  attribute \init 1'0
  attribute \src "wb_hyperram.v:247.5-247.17"
  wire \f_past_valid
  attribute \src "wb_hyperram.v:91.7-91.20"
  wire \fixed_latency
  attribute \src "wb_hyperram.v:24.11-24.19"
  wire output 14 \hb_clk_o
  attribute \src "wb_hyperram.v:25.11-25.20"
  wire output 15 \hb_clkn_o
  attribute \src "wb_hyperram.v:23.11-23.19"
  wire output 13 \hb_csn_o
  attribute \src "wb_hyperram.v:156.14-156.25"
  wire width 32 \hb_data_out
  attribute \src "wb_hyperram.v:31.14-31.21"
  wire width 8 input 21 \hb_dq_i
  attribute \src "wb_hyperram.v:28.15-28.22"
  wire width 8 output 18 \hb_dq_o
  attribute \src "wb_hyperram.v:29.11-29.20"
  wire output 19 \hb_dq_oen
  attribute \src "wb_hyperram.v:48.7-48.19"
  wire \hb_ram_valid
  attribute \src "wb_hyperram.v:154.7-154.22"
  wire \hb_read_timeout
  attribute \src "wb_hyperram.v:155.7-155.15"
  wire \hb_ready
  attribute \src "wb_hyperram.v:49.7-49.19"
  wire \hb_reg_valid
  attribute \src "wb_hyperram.v:22.11-22.20"
  wire output 12 \hb_rstn_o
  attribute \src "wb_hyperram.v:30.10-30.19"
  wire input 20 \hb_rwds_i
  attribute \src "wb_hyperram.v:26.11-26.20"
  wire output 16 \hb_rwds_o
  attribute \src "wb_hyperram.v:27.11-27.22"
  wire output 17 \hb_rwds_oen
  attribute \src "wb_hyperram.v:64.6-64.21"
  wire \hb_valid_prev_r
  attribute \src "wb_hyperram.v:20.10-20.15"
  wire input 11 \rst_i
  attribute \src "wb_hyperram.v:66.15-66.26"
  attribute \unused_bits "0"
  wire width 32 \sub_address
  attribute \src "wb_hyperram.v:93.13-93.17"
  wire width 4 \tacc
  attribute \src "wb_hyperram.v:96.13-96.17"
  wire width 4 \tcsh
  attribute \src "wb_hyperram.v:95.13-95.18"
  wire width 4 \tpost
  attribute \src "wb_hyperram.v:94.13-94.17"
  wire width 4 \tpre
  attribute \src "wb_hyperram.v:97.13-97.18"
  wire width 5 \trmax
  attribute \src "wb_hyperram.v:8.10-8.18"
  wire input 1 \wb_clk_i
  attribute \src "wb_hyperram.v:9.10-9.18"
  wire input 2 \wb_rst_i
  attribute \init 2'00
  attribute \src "wb_hyperram.v:250.11-250.19"
  wire width 2 \wb_state
  attribute \src "wb_hyperram.v:17.11-17.20"
  wire output 9 \wbs_ack_o
  attribute \src "wb_hyperram.v:16.16-16.26"
  wire width 32 input 8 \wbs_addr_i
  attribute \src "wb_hyperram.v:12.10-12.19"
  wire input 4 \wbs_cyc_i
  attribute \src "wb_hyperram.v:15.17-15.26"
  wire width 32 input 7 \wbs_dat_i
  attribute \src "wb_hyperram.v:18.17-18.26"
  wire width 32 output 10 \wbs_dat_o
  attribute \src "wb_hyperram.v:14.15-14.24"
  wire width 4 input 6 \wbs_sel_i
  attribute \src "wb_hyperram.v:11.10-11.19"
  wire input 3 \wbs_stb_i
  attribute \src "wb_hyperram.v:13.10-13.18"
  wire input 5 \wbs_we_i
  attribute \src "wb_hyperram.v:107.31-107.59"
  cell $and $and$wb_hyperram.v:107$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:107$207_Y
  end
  attribute \src "wb_hyperram.v:107.31-107.74"
  cell $and $and$wb_hyperram.v:107$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:107$207_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:107$208_Y
  end
  attribute \src "wb_hyperram.v:121.31-121.62"
  cell $and $and$wb_hyperram.v:121$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tpre_tpost_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:121$211_Y
  end
  attribute \src "wb_hyperram.v:121.31-121.77"
  cell $and $and$wb_hyperram.v:121$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:121$211_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:121$212_Y
  end
  attribute \src "wb_hyperram.v:135.31-135.56"
  cell $and $and$wb_hyperram.v:135$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tcsh_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:135$215_Y
  end
  attribute \src "wb_hyperram.v:135.31-135.71"
  cell $and $and$wb_hyperram.v:135$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:135$215_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:135$216_Y
  end
  attribute \src "wb_hyperram.v:149.31-149.57"
  cell $and $and$wb_hyperram.v:149$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_trmax_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:149$219_Y
  end
  attribute \src "wb_hyperram.v:149.31-149.72"
  cell $and $and$wb_hyperram.v:149$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:149$219_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:149$220_Y
  end
  attribute \src "wb_hyperram.v:205.12-205.41"
  cell $and $and$wb_hyperram.v:205$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111111100000000000000000000000
    connect \Y $and$wb_hyperram.v:205$225_Y
  end
  attribute \src "wb_hyperram.v:205.64-205.100"
  cell $and $and$wb_hyperram.v:205$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111111110000000000000000000000
    connect \Y $and$wb_hyperram.v:205$227_Y
  end
  attribute \src "wb_hyperram.v:237.8-237.29"
  cell $and $and$wb_hyperram.v:237$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_ack_r
    connect \B \csr_valid
    connect \Y $and$wb_hyperram.v:237$239_Y
  end
  attribute \src "wb_hyperram.v:69.19-69.49"
  cell $and $and$wb_hyperram.v:69$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 23
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 23'11111111111111111111111
    connect \Y $and$wb_hyperram.v:69$193_Y
  end
  attribute \src "wb_hyperram.v:71.19-71.56"
  cell $and $and$wb_hyperram.v:71$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 22
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 22'1111111111111111111111
    connect \Y $and$wb_hyperram.v:71$195_Y
  end
  attribute \src "wb_hyperram.v:524.37-525.21"
  cell $assert $assert$wb_hyperram.v:524$869
    connect \A $formal$wb_hyperram.v:524$166_CHECK
    connect \EN $formal$wb_hyperram.v:524$166_EN
  end
  attribute \src "wb_hyperram.v:255.8-255.22"
  cell $assume $assume$wb_hyperram.v:255$844
    connect \A \rst_i
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:256.8-256.26"
  cell $assume $assume$wb_hyperram.v:256$845
    connect \A $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:257.8-257.25"
  cell $assume $assume$wb_hyperram.v:257$846
    connect \A \wb_rst_i
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:258.8-258.27"
  cell $assume $assume$wb_hyperram.v:258$847
    connect \A $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:259.8-259.27"
  cell $assume $assume$wb_hyperram.v:259$848
    connect \A $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:270.39-271.33"
  cell $assume $assume$wb_hyperram.v:270$849
    connect \A $formal$wb_hyperram.v:270$128_CHECK
    connect \EN $formal$wb_hyperram.v:270$128_EN
  end
  attribute \src "wb_hyperram.v:272.42-273.27"
  cell $assume $assume$wb_hyperram.v:272$850
    connect \A $formal$wb_hyperram.v:272$129_CHECK
    connect \EN $formal$wb_hyperram.v:272$129_EN
  end
  attribute \src "wb_hyperram.v:276.28-277.44"
  cell $assume $assume$wb_hyperram.v:276$851
    connect \A $formal$wb_hyperram.v:276$130_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:281.21-282.18"
  cell $assume $assume$wb_hyperram.v:281$852
    connect \A $formal$wb_hyperram.v:281$131_CHECK
    connect \EN $formal$wb_hyperram.v:281$131_EN
  end
  attribute \src "wb_hyperram.v:283.24-284.21"
  cell $assume $assume$wb_hyperram.v:283$853
    connect \A $formal$wb_hyperram.v:283$132_CHECK
    connect \EN $formal$wb_hyperram.v:283$132_EN
  end
  attribute \src "wb_hyperram.v:288.44-289.27"
  cell $assume $assume$wb_hyperram.v:288$854
    connect \A $formal$wb_hyperram.v:288$133_CHECK
    connect \EN $formal$wb_hyperram.v:288$133_EN
  end
  attribute \src "wb_hyperram.v:290.44-291.27"
  cell $assume $assume$wb_hyperram.v:290$855
    connect \A $formal$wb_hyperram.v:290$134_CHECK
    connect \EN $formal$wb_hyperram.v:290$134_EN
  end
  attribute \src "wb_hyperram.v:322.31-323.21"
  cell $assume $assume$wb_hyperram.v:322$856
    connect \A $formal$wb_hyperram.v:322$135_CHECK
    connect \EN $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:323.22-324.21"
  cell $assume $assume$wb_hyperram.v:323$857
    connect \A $formal$wb_hyperram.v:323$136_CHECK
    connect \EN $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:327.35-328.20"
  cell $assume $assume$wb_hyperram.v:327$858
    connect \A $formal$wb_hyperram.v:327$137_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:328.21-329.20"
  cell $assume $assume$wb_hyperram.v:328$859
    connect \A $formal$wb_hyperram.v:328$138_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:329.21-330.30"
  cell $assume $assume$wb_hyperram.v:329$860
    connect \A $formal$wb_hyperram.v:329$139_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:330.31-331.29"
  cell $assume $assume$wb_hyperram.v:330$861
    connect \A $formal$wb_hyperram.v:330$140_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:331.30-332.29"
  cell $assume $assume$wb_hyperram.v:331$862
    connect \A $formal$wb_hyperram.v:331$141_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:332.30-333.28"
  cell $assume $assume$wb_hyperram.v:332$863
    connect \A $formal$wb_hyperram.v:332$142_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:336.34-337.21"
  cell $assume $assume$wb_hyperram.v:336$864
    connect \A $formal$wb_hyperram.v:336$143_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:337.22-338.30"
  cell $assume $assume$wb_hyperram.v:337$865
    connect \A $formal$wb_hyperram.v:337$144_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:338.31-339.29"
  cell $assume $assume$wb_hyperram.v:338$866
    connect \A $formal$wb_hyperram.v:338$145_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:339.30-340.29"
  cell $assume $assume$wb_hyperram.v:339$867
    connect \A $formal$wb_hyperram.v:339$146_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:340.30-341.28"
  cell $assume $assume$wb_hyperram.v:340$868
    connect \A $formal$wb_hyperram.v:340$147_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6251
    parameter \WIDTH 1
    connect \D \csr_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6250
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6261
    parameter \WIDTH 1
    connect \D \hb_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6260
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6271
    parameter \WIDTH 1
    connect \D \csr_ack_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6270
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$6253
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$6252
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$6254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \wb_clk_i $auto$clk2fflogic.cc:168:execute$6252 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$6255
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6257
    parameter \WIDTH 1
    connect \D $0\csr_valid_prev_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6256
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6267
    parameter \WIDTH 1
    connect \D $0\hb_valid_prev_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6266
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6277
    parameter \WIDTH 1
    connect \D $0\csr_ack_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6276
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6258
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6250
    connect \B $auto$clk2fflogic.cc:192:execute$6256
    connect \S $auto$rtlil.cc:2167:Eqx$6255
    connect \Y \csr_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6268
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6260
    connect \B $auto$clk2fflogic.cc:192:execute$6266
    connect \S $auto$rtlil.cc:2167:Eqx$6255
    connect \Y \hb_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6278
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6270
    connect \B $auto$clk2fflogic.cc:192:execute$6276
    connect \S $auto$rtlil.cc:2167:Eqx$6255
    connect \Y \csr_ack_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$6626
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6627
  end
  cell $anyseq $auto$setundef.cc:501:execute$6628
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6629
  end
  cell $anyseq $auto$setundef.cc:501:execute$6630
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6631
  end
  cell $anyseq $auto$setundef.cc:501:execute$6632
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6633
  end
  cell $anyseq $auto$setundef.cc:501:execute$6634
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6635
  end
  cell $anyseq $auto$setundef.cc:501:execute$6636
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6637
  end
  cell $anyseq $auto$setundef.cc:501:execute$6638
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6639
  end
  cell $anyseq $auto$setundef.cc:501:execute$6640
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6641
  end
  cell $anyseq $auto$setundef.cc:501:execute$6642
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6643
  end
  cell $anyseq $auto$setundef.cc:501:execute$6644
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6645
  end
  cell $anyseq $auto$setundef.cc:501:execute$6646
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6647
  end
  cell $anyseq $auto$setundef.cc:501:execute$6648
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6649
  end
  cell $anyseq $auto$setundef.cc:501:execute$6650
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6651
  end
  cell $anyseq $auto$setundef.cc:501:execute$6652
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6653
  end
  cell $anyseq $auto$setundef.cc:501:execute$6654
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6655
  end
  cell $anyseq $auto$setundef.cc:501:execute$6656
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6657
  end
  cell $anyseq $auto$setundef.cc:501:execute$6658
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6659
  end
  cell $anyseq $auto$setundef.cc:501:execute$6660
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6661
  end
  cell $anyseq $auto$setundef.cc:501:execute$6662
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6663
  end
  cell $anyseq $auto$setundef.cc:501:execute$6664
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6665
  end
  cell $anyseq $auto$setundef.cc:501:execute$6666
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6667
  end
  cell $anyseq $auto$setundef.cc:501:execute$6668
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6669
  end
  cell $anyseq $auto$setundef.cc:501:execute$6670
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6671
  end
  cell $anyseq $auto$setundef.cc:501:execute$6672
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6673
  end
  cell $anyseq $auto$setundef.cc:501:execute$6674
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6675
  end
  cell $anyseq $auto$setundef.cc:501:execute$6676
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6677
  end
  cell $anyseq $auto$setundef.cc:501:execute$6678
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6679
  end
  cell $anyseq $auto$setundef.cc:501:execute$6680
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6681
  end
  cell $anyseq $auto$setundef.cc:501:execute$6682
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6683
  end
  cell $anyseq $auto$setundef.cc:501:execute$6684
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6685
  end
  cell $anyseq $auto$setundef.cc:501:execute$6686
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6687
  end
  cell $anyseq $auto$setundef.cc:501:execute$6688
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6689
  end
  cell $anyseq $auto$setundef.cc:501:execute$6690
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6691
  end
  cell $anyseq $auto$setundef.cc:501:execute$6692
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6693
  end
  cell $anyseq $auto$setundef.cc:501:execute$6694
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6695
  end
  cell $anyseq $auto$setundef.cc:501:execute$6696
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6697
  end
  cell $anyseq $auto$setundef.cc:501:execute$6698
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6699
  end
  cell $anyseq $auto$setundef.cc:501:execute$6700
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6701
  end
  cell $anyseq $auto$setundef.cc:501:execute$6702
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6703
  end
  cell $anyseq $auto$setundef.cc:501:execute$6704
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6705
  end
  cell $anyseq $auto$setundef.cc:501:execute$6706
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6707
  end
  cell $anyseq $auto$setundef.cc:501:execute$6708
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6709
  end
  cell $anyseq $auto$setundef.cc:501:execute$6710
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6711
  end
  cell $anyseq $auto$setundef.cc:501:execute$6712
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6713
  end
  cell $anyseq $auto$setundef.cc:501:execute$6714
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6715
  end
  cell $anyseq $auto$setundef.cc:501:execute$6716
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6717
  end
  cell $anyseq $auto$setundef.cc:501:execute$6718
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6719
  end
  cell $anyseq $auto$setundef.cc:501:execute$6720
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6721
  end
  cell $anyseq $auto$setundef.cc:501:execute$6722
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6723
  end
  cell $anyseq $auto$setundef.cc:501:execute$6724
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6725
  end
  cell $anyseq $auto$setundef.cc:501:execute$6726
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6727
  end
  cell $anyseq $auto$setundef.cc:501:execute$6728
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6729
  end
  cell $anyseq $auto$setundef.cc:501:execute$6730
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6731
  end
  cell $anyseq $auto$setundef.cc:501:execute$6732
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6733
  end
  cell $anyseq $auto$setundef.cc:501:execute$6734
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6735
  end
  cell $anyseq $auto$setundef.cc:501:execute$6736
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6737
  end
  cell $anyseq $auto$setundef.cc:501:execute$6738
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6739
  end
  attribute \src "wb_hyperram.v:205.11-205.57"
  cell $eq $eq$wb_hyperram.v:205$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$225_Y
    connect \B 30'110000000000000000000000000000
    connect \Y $eq$wb_hyperram.v:205$226_Y
  end
  attribute \src "wb_hyperram.v:205.63-205.116"
  cell $eq $eq$wb_hyperram.v:205$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$227_Y
    connect \B 30'110000100000000000000000000000
    connect \Y $eq$wb_hyperram.v:205$228_Y
  end
  attribute \src "wb_hyperram.v:322.6-322.24"
  cell $logic_not $eq$wb_hyperram.v:322$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \Y $eq$wb_hyperram.v:322$525_Y
  end
  attribute \src "wb_hyperram.v:327.6-327.28"
  cell $eq $eq$wb_hyperram.v:327$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:327$528_Y
  end
  attribute \src "wb_hyperram.v:330.10-330.17"
  cell $eq $eq$wb_hyperram.v:330$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B \wbs_addr_i
    connect \Y $eq$wb_hyperram.v:330$529_Y
  end
  attribute \src "wb_hyperram.v:331.10-331.17"
  cell $eq $eq$wb_hyperram.v:331$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:331$18$0
    connect \B \wbs_dat_i
    connect \Y $eq$wb_hyperram.v:331$530_Y
  end
  attribute \src "wb_hyperram.v:332.10-332.17"
  cell $eq $eq$wb_hyperram.v:332$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:332$19$0
    connect \B \wbs_sel_i
    connect \Y $eq$wb_hyperram.v:332$531_Y
  end
  attribute \src "wb_hyperram.v:333.10-333.17"
  cell $eq $eq$wb_hyperram.v:333$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:333$20$0
    connect \B \wbs_we_i
    connect \Y $eq$wb_hyperram.v:333$532_Y
  end
  attribute \src "wb_hyperram.v:336.6-336.27"
  cell $eq $eq$wb_hyperram.v:336$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'11
    connect \Y $eq$wb_hyperram.v:336$533_Y
  end
  attribute \src "wb_hyperram.v:530.66-530.95"
  cell $eq $eq$wb_hyperram.v:530$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000010000
    connect \Y $eq$wb_hyperram.v:530$758_Y
  end
  attribute \src "wb_hyperram.v:531.36-531.50"
  cell $eq $eq$wb_hyperram.v:531$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:531$760_Y
  end
  attribute \src "wb_hyperram.v:532.47-532.77"
  cell $eq $eq$wb_hyperram.v:532$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:532$764_Y
  end
  attribute \src "wb_hyperram.v:533.32-533.96"
  cell $eq $eq$wb_hyperram.v:533$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:533$766_Y
  end
  attribute \src "wb_hyperram.v:534.47-534.80"
  cell $eq $eq$wb_hyperram.v:534$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000000100
    connect \Y $eq$wb_hyperram.v:534$770_Y
  end
  attribute \src "wb_hyperram.v:535.34-535.73"
  cell $eq $eq$wb_hyperram.v:535$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:535$772_Y
  end
  attribute \src "wb_hyperram.v:536.47-536.75"
  cell $eq $eq$wb_hyperram.v:536$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000001100
    connect \Y $eq$wb_hyperram.v:536$776_Y
  end
  attribute \src "wb_hyperram.v:537.30-537.64"
  cell $eq $eq$wb_hyperram.v:537$778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:537$778_Y
  end
  attribute \src "wb_hyperram.v:538.47-538.74"
  cell $eq $eq$wb_hyperram.v:538$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000001000
    connect \Y $eq$wb_hyperram.v:538$782_Y
  end
  attribute \src "wb_hyperram.v:539.30-539.63"
  cell $eq $eq$wb_hyperram.v:539$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:539$784_Y
  end
  attribute \src "wb_hyperram.v:54.48-54.98"
  cell $eq $eq$wb_hyperram.v:54$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$227_Y
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:54$190_Y
  end
  attribute \src "wb_hyperram.v:545.8-545.45"
  cell $eq $eq$wb_hyperram.v:545$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:545$798_Y
  end
  attribute \src "wb_hyperram.v:546.34-546.89"
  cell $eq $eq$wb_hyperram.v:546$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [5:0]
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:546$799_Y
  end
  attribute \src "wb_hyperram.v:547.8-547.48"
  cell $eq $eq$wb_hyperram.v:547$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000000100
    connect \Y $eq$wb_hyperram.v:547$800_Y
  end
  attribute \src "wb_hyperram.v:548.36-548.67"
  cell $eq $eq$wb_hyperram.v:548$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [7:0]
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:548$801_Y
  end
  attribute \src "wb_hyperram.v:549.8-549.43"
  cell $eq $eq$wb_hyperram.v:549$802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000001100
    connect \Y $eq$wb_hyperram.v:549$802_Y
  end
  attribute \src "wb_hyperram.v:550.32-550.55"
  cell $eq $eq$wb_hyperram.v:550$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [4:0]
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:550$803_Y
  end
  attribute \src "wb_hyperram.v:552.31-552.53"
  cell $eq $eq$wb_hyperram.v:552$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [3:0]
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:552$805_Y
  end
  attribute \src "wb_hyperram.v:559.29-559.53"
  cell $eq $eq$wb_hyperram.v:559$816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \hb_data_out
    connect \Y $eq$wb_hyperram.v:559$816_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $initstate $initstate$119
    connect \Y $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:107.10-107.74"
  cell $logic_and $logic_and$wb_hyperram.v:107$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:107$208_Y
    connect \Y $logic_and$wb_hyperram.v:107$209_Y
  end
  attribute \src "wb_hyperram.v:121.10-121.77"
  cell $logic_and $logic_and$wb_hyperram.v:121$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:121$212_Y
    connect \Y $logic_and$wb_hyperram.v:121$213_Y
  end
  attribute \src "wb_hyperram.v:135.10-135.71"
  cell $logic_and $logic_and$wb_hyperram.v:135$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:135$216_Y
    connect \Y $logic_and$wb_hyperram.v:135$217_Y
  end
  attribute \src "wb_hyperram.v:149.10-149.72"
  cell $logic_and $logic_and$wb_hyperram.v:149$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:149$220_Y
    connect \Y $logic_and$wb_hyperram.v:149$221_Y
  end
  attribute \src "wb_hyperram.v:236.8-236.35"
  cell $logic_and $logic_and$wb_hyperram.v:236$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_valid_prev_r
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:236$238_Y
  end
  attribute \src "wb_hyperram.v:270.10-270.15"
  cell $logic_and $logic_and$wb_hyperram.v:270$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$463_Y }
    connect \B $logic_not$wb_hyperram.v:0$465_Y
    connect \Y $logic_and$wb_hyperram.v:270$466_Y
  end
  attribute \src "wb_hyperram.v:270.26-270.31"
  cell $logic_and $logic_and$wb_hyperram.v:270$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$468_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$wb_hyperram.v:270$470_Y
  end
  attribute \src "wb_hyperram.v:271.17-271.22"
  cell $logic_and $logic_and$wb_hyperram.v:271$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$472_Y }
    connect \B $logic_not$wb_hyperram.v:0$474_Y
    connect \Y $logic_and$wb_hyperram.v:271$475_Y
  end
  attribute \src "wb_hyperram.v:272.7-272.12"
  cell $logic_and $logic_and$wb_hyperram.v:272$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$476_Y }
    connect \B $logic_not$wb_hyperram.v:0$478_Y
    connect \Y $logic_and$wb_hyperram.v:272$479_Y
  end
  attribute \src "wb_hyperram.v:272.26-272.31"
  cell $logic_and $logic_and$wb_hyperram.v:272$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$481_Y
    connect \B { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_and$wb_hyperram.v:272$483_Y
  end
  attribute \src "wb_hyperram.v:288.7-288.12"
  cell $logic_and $logic_and$wb_hyperram.v:288$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$494_Y }
    connect \B $logic_not$wb_hyperram.v:0$496_Y
    connect \Y $logic_and$wb_hyperram.v:288$497_Y
  end
  attribute \src "wb_hyperram.v:288.27-288.32"
  cell $logic_and $logic_and$wb_hyperram.v:288$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$499_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_and$wb_hyperram.v:288$501_Y
  end
  attribute \src "wb_hyperram.v:290.7-290.12"
  cell $logic_and $logic_and$wb_hyperram.v:290$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$507_Y }
    connect \B $logic_not$wb_hyperram.v:0$509_Y
    connect \Y $logic_and$wb_hyperram.v:290$510_Y
  end
  attribute \src "wb_hyperram.v:290.27-290.32"
  cell $logic_and $logic_and$wb_hyperram.v:290$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$512_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_and$wb_hyperram.v:290$514_Y
  end
  attribute \src "wb_hyperram.v:295.6-295.34"
  cell $logic_and $logic_and$wb_hyperram.v:295$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:0$472_Y
    connect \B $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
    connect \Y $logic_and$wb_hyperram.v:295$521_Y
  end
  attribute \src "wb_hyperram.v:304.10-304.32"
  cell $logic_and $logic_and$wb_hyperram.v:304$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:304$523_Y
  end
  attribute \src "wb_hyperram.v:52.24-52.98"
  cell $logic_and $logic_and$wb_hyperram.v:52$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y \hb_ram_valid
  end
  attribute \src "wb_hyperram.v:529.6-529.28"
  cell $logic_and $logic_and$wb_hyperram.v:529$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$wb_hyperram.v:282$491_Y
    connect \Y $logic_and$wb_hyperram.v:529$751_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41"
  cell $logic_and $logic_and$wb_hyperram.v:529$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:529$751_Y
    connect \B $logic_not$wb_hyperram.v:284$493_Y
    connect \Y $logic_and$wb_hyperram.v:529$753_Y
  end
  attribute \src "wb_hyperram.v:53.24-53.105"
  cell $logic_and $logic_and$wb_hyperram.v:53$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y \hb_reg_valid
  end
  attribute \src "wb_hyperram.v:530.7-530.35"
  cell $logic_and $logic_and$wb_hyperram.v:530$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_read_timeout
    connect \B \wbs_cyc_i
    connect \Y $logic_and$wb_hyperram.v:530$754_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.48"
  cell $logic_and $logic_and$wb_hyperram.v:530$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$754_Y
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:530$755_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.61"
  cell $logic_and $logic_and$wb_hyperram.v:530$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$755_Y
    connect \B $logic_not$wb_hyperram.v:530$756_Y
    connect \Y $logic_and$wb_hyperram.v:530$757_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.96"
  cell $logic_and $logic_and$wb_hyperram.v:530$759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$757_Y
    connect \B $eq$wb_hyperram.v:530$758_Y
    connect \Y $logic_and$wb_hyperram.v:530$759_Y
  end
  attribute \src "wb_hyperram.v:532.7-532.42"
  cell $logic_and $logic_and$wb_hyperram.v:532$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $logic_not$wb_hyperram.v:530$756_Y
    connect \Y $logic_and$wb_hyperram.v:532$763_Y
  end
  attribute \src "wb_hyperram.v:532.7-532.78"
  cell $logic_and $logic_and$wb_hyperram.v:532$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:532$764_Y
    connect \Y $logic_and$wb_hyperram.v:532$765_Y
  end
  attribute \src "wb_hyperram.v:534.7-534.81"
  cell $logic_and $logic_and$wb_hyperram.v:534$771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:534$770_Y
    connect \Y $logic_and$wb_hyperram.v:534$771_Y
  end
  attribute \src "wb_hyperram.v:536.7-536.76"
  cell $logic_and $logic_and$wb_hyperram.v:536$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:536$776_Y
    connect \Y $logic_and$wb_hyperram.v:536$777_Y
  end
  attribute \src "wb_hyperram.v:538.7-538.75"
  cell $logic_and $logic_and$wb_hyperram.v:538$783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:538$782_Y
    connect \Y $logic_and$wb_hyperram.v:538$783_Y
  end
  attribute \src "wb_hyperram.v:54.21-54.99"
  cell $logic_and $logic_and$wb_hyperram.v:54$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:54$190_Y
    connect \Y \csr_valid
  end
  attribute \src "wb_hyperram.v:544.7-544.12"
  cell $logic_and $logic_and$wb_hyperram.v:544$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$504_Y
    connect \B { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_and$wb_hyperram.v:289$506_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.42"
  cell $logic_and $logic_and$wb_hyperram.v:544$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:289$506_Y
    connect \B $and$wb_hyperram.v:0$507_Y
    connect \Y $logic_and$wb_hyperram.v:544$793_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.62"
  cell $logic_and $logic_and$wb_hyperram.v:544$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$793_Y
    connect \B $and$wb_hyperram.v:0$494_Y
    connect \Y $logic_and$wb_hyperram.v:544$794_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.81"
  cell $logic_and $logic_and$wb_hyperram.v:544$795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$794_Y
    connect \B $past$wb_hyperram.v:333$20$0
    connect \Y $logic_and$wb_hyperram.v:544$795_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111"
  cell $logic_and $logic_and$wb_hyperram.v:544$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$795_Y
    connect \B $eq$wb_hyperram.v:544$796_Y
    connect \Y $logic_and$wb_hyperram.v:544$797_Y
  end
  attribute \src "wb_hyperram.v:558.7-558.94"
  cell $logic_and $logic_and$wb_hyperram.v:558$815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y $logic_and$wb_hyperram.v:558$815_Y
  end
  attribute \src "wb_hyperram.v:560.7-560.101"
  cell $logic_and $logic_and$wb_hyperram.v:560$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_and$wb_hyperram.v:560$822_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.41"
  cell $logic_and $logic_and$wb_hyperram.v:566$829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B \wbs_we_i
    connect \Y $logic_and$wb_hyperram.v:566$829_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.93"
  cell $logic_and $logic_and$wb_hyperram.v:566$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$829_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y $logic_and$wb_hyperram.v:566$832_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.106"
  cell $logic_and $logic_and$wb_hyperram.v:566$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$832_Y
    connect \B $logic_not$wb_hyperram.v:566$833_Y
    connect \Y $logic_and$wb_hyperram.v:566$834_Y
  end
  attribute \src "wb_hyperram.v:568.7-568.100"
  cell $logic_and $logic_and$wb_hyperram.v:568$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$829_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_and$wb_hyperram.v:568$840_Y
  end
  attribute \src "wb_hyperram.v:568.7-568.113"
  cell $logic_and $logic_and$wb_hyperram.v:568$842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:568$840_Y
    connect \B $logic_not$wb_hyperram.v:566$833_Y
    connect \Y $logic_and$wb_hyperram.v:568$842_Y
  end
  attribute \src "wb_hyperram.v:84.29-84.74"
  cell $logic_and $logic_and$wb_hyperram.v:84$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:532$764_Y
    connect \Y \csr_latency_valid
  end
  attribute \src "wb_hyperram.v:85.32-85.80"
  cell $logic_and $logic_and$wb_hyperram.v:85$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:534$770_Y
    connect \Y \csr_tpre_tpost_valid
  end
  attribute \src "wb_hyperram.v:86.26-86.68"
  cell $logic_and $logic_and$wb_hyperram.v:86$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:538$782_Y
    connect \Y \csr_tcsh_valid
  end
  attribute \src "wb_hyperram.v:87.27-87.70"
  cell $logic_and $logic_and$wb_hyperram.v:87$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:536$776_Y
    connect \Y \csr_trmax_valid
  end
  attribute \src "wb_hyperram.v:88.28-88.72"
  cell $logic_and $logic_and$wb_hyperram.v:88$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:530$758_Y
    connect \Y \csr_status_valid
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$465_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$463_Y }
    connect \Y $logic_not$wb_hyperram.v:0$468_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_not$wb_hyperram.v:0$474_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$478_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$476_Y }
    connect \Y $logic_not$wb_hyperram.v:0$481_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_not$wb_hyperram.v:0$496_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$494_Y }
    connect \Y $logic_not$wb_hyperram.v:0$499_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$472_Y }
    connect \Y $logic_not$wb_hyperram.v:0$504_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_not$wb_hyperram.v:0$509_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$507_Y }
    connect \Y $logic_not$wb_hyperram.v:0$512_Y
  end
  attribute \src "wb_hyperram.v:107.10-107.27"
  cell $logic_not $logic_not$wb_hyperram.v:107$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid_prev_r
    connect \Y $logic_not$wb_hyperram.v:107$206_Y
  end
  attribute \src "wb_hyperram.v:256.16-256.25"
  cell $logic_not $logic_not$wb_hyperram.v:256$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \Y $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
  end
  attribute \src "wb_hyperram.v:258.16-258.26"
  cell $logic_not $logic_not$wb_hyperram.v:258$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_stb_i
    connect \Y $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
  end
  attribute \src "wb_hyperram.v:259.16-259.26"
  cell $logic_not $logic_not$wb_hyperram.v:259$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \Y $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
  end
  attribute \src "wb_hyperram.v:282.11-282.17"
  cell $logic_not $logic_not$wb_hyperram.v:282$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$wb_hyperram.v:282$491_Y
  end
  attribute \src "wb_hyperram.v:284.11-284.20"
  cell $logic_not $logic_not$wb_hyperram.v:284$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_rst_i
    connect \Y $logic_not$wb_hyperram.v:284$493_Y
  end
  attribute \src "wb_hyperram.v:376.11-376.21"
  cell $logic_not $logic_not$wb_hyperram.v:376$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_ack_o
    connect \Y $logic_not$wb_hyperram.v:376$580_Y
  end
  attribute \src "wb_hyperram.v:530.52-530.61"
  cell $logic_not $logic_not$wb_hyperram.v:530$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_we_i
    connect \Y $logic_not$wb_hyperram.v:530$756_Y
  end
  attribute \src "wb_hyperram.v:566.97-566.106"
  cell $logic_not $logic_not$wb_hyperram.v:566$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_csn_o
    connect \Y $logic_not$wb_hyperram.v:566$833_Y
  end
  attribute \src "wb_hyperram.v:161.11-161.28"
  cell $logic_or $logic_or$wb_hyperram.v:161$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \B \wb_rst_i
    connect \Y $logic_or$wb_hyperram.v:161$222_Y
  end
  attribute \src "wb_hyperram.v:205.10-205.117"
  cell $logic_or $logic_or$wb_hyperram.v:205$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$wb_hyperram.v:205$226_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_or$wb_hyperram.v:205$229_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.49"
  cell $logic_or $logic_or$wb_hyperram.v:227$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \csr_tpre_tpost_valid
    connect \Y $logic_or$wb_hyperram.v:227$233_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.67"
  cell $logic_or $logic_or$wb_hyperram.v:227$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$233_Y
    connect \B \csr_tcsh_valid
    connect \Y $logic_or$wb_hyperram.v:227$234_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.86"
  cell $logic_or $logic_or$wb_hyperram.v:227$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$234_Y
    connect \B \csr_trmax_valid
    connect \Y $logic_or$wb_hyperram.v:227$235_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.106"
  cell $logic_or $logic_or$wb_hyperram.v:227$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$235_Y
    connect \B \csr_status_valid
    connect \Y $logic_or$wb_hyperram.v:227$236_Y
  end
  attribute \src "wb_hyperram.v:235.22-235.50"
  cell $logic_or $logic_or$wb_hyperram.v:235$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $logic_or$wb_hyperram.v:235$237_Y
  end
  attribute \src "wb_hyperram.v:270.10-270.38"
  cell $logic_or $logic_or$wb_hyperram.v:270$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:270$466_Y
    connect \B $logic_and$wb_hyperram.v:270$470_Y
    connect \Y $logic_or$wb_hyperram.v:270$471_Y
  end
  attribute \src "wb_hyperram.v:272.7-272.41"
  cell $logic_or $logic_or$wb_hyperram.v:272$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:272$479_Y
    connect \B $logic_and$wb_hyperram.v:272$483_Y
    connect \Y $logic_or$wb_hyperram.v:272$484_Y
  end
  attribute \src "wb_hyperram.v:288.7-288.43"
  cell $logic_or $logic_or$wb_hyperram.v:288$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$497_Y
    connect \B $logic_and$wb_hyperram.v:288$501_Y
    connect \Y $logic_or$wb_hyperram.v:288$502_Y
  end
  attribute \src "wb_hyperram.v:290.7-290.43"
  cell $logic_or $logic_or$wb_hyperram.v:290$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:290$510_Y
    connect \B $logic_and$wb_hyperram.v:290$514_Y
    connect \Y $logic_or$wb_hyperram.v:290$515_Y
  end
  attribute \src "wb_hyperram.v:524.6-524.30"
  cell $logic_or $logic_or$wb_hyperram.v:524$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \Y $logic_or$wb_hyperram.v:524$748_Y
  end
  attribute \src "wb_hyperram.v:70.12-70.37"
  cell $logic_or $logic_or$wb_hyperram.v:70$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_reg_valid
    connect \B \csr_valid
    connect \Y $logic_or$wb_hyperram.v:70$194_Y
  end
  attribute \src "wb_hyperram.v:277.16-277.43"
  cell $ne $ne$wb_hyperram.v:277$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \B $and$wb_hyperram.v:0$472_Y
    connect \Y $ne$wb_hyperram.v:277$489_Y
  end
  attribute \src "wb_hyperram.v:162.13-162.40"
  cell $or $or$wb_hyperram.v:162$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $or$wb_hyperram.v:162$223_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5220
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5221
    parameter \WIDTH 2
    connect \D $0\wb_state[1:0]
    connect \Q \wb_state
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5222
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$wb_hyperram.v:0$463_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5224
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $and$wb_hyperram.v:0$472_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5225
    parameter \WIDTH 1
    connect \D \wb_rst_i
    connect \Q $and$wb_hyperram.v:0$476_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5231
    parameter \WIDTH 1
    connect \D \wbs_stb_i
    connect \Q $and$wb_hyperram.v:0$494_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5234
    parameter \WIDTH 1
    connect \D \wbs_cyc_i
    connect \Q $and$wb_hyperram.v:0$507_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5238
    parameter \WIDTH 32
    connect \D \wbs_addr_i
    connect \Q $past$wb_hyperram.v:330$17$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5239
    parameter \WIDTH 32
    connect \D \wbs_dat_i
    connect \Q $past$wb_hyperram.v:331$18$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5240
    parameter \WIDTH 4
    connect \D \wbs_sel_i
    connect \Q $past$wb_hyperram.v:332$19$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5241
    parameter \WIDTH 1
    connect \D \wbs_we_i
    connect \Q $past$wb_hyperram.v:333$20$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5335
    parameter \WIDTH 1
    connect \D \wbs_sel_i [0]
    connect \Q $eq$wb_hyperram.v:544$796_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5339
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
    connect \Q $formal$wb_hyperram.v:270$128_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5340
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
    connect \Q $formal$wb_hyperram.v:270$128_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5341
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
    connect \Q $formal$wb_hyperram.v:272$129_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5342
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
    connect \Q $formal$wb_hyperram.v:272$129_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5343
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
    connect \Q $formal$wb_hyperram.v:276$130_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5344
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
    connect \Q $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5345
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
    connect \Q $formal$wb_hyperram.v:281$131_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5346
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
    connect \Q $formal$wb_hyperram.v:281$131_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5347
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
    connect \Q $formal$wb_hyperram.v:283$132_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5348
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
    connect \Q $formal$wb_hyperram.v:283$132_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5349
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
    connect \Q $formal$wb_hyperram.v:288$133_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5350
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
    connect \Q $formal$wb_hyperram.v:288$133_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5351
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
    connect \Q $formal$wb_hyperram.v:290$134_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5352
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
    connect \Q $formal$wb_hyperram.v:290$134_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5353
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
    connect \Q $formal$wb_hyperram.v:322$135_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5354
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
    connect \Q $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5355
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
    connect \Q $formal$wb_hyperram.v:323$136_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5357
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
    connect \Q $formal$wb_hyperram.v:327$137_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5358
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
    connect \Q $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5359
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
    connect \Q $formal$wb_hyperram.v:328$138_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5361
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
    connect \Q $formal$wb_hyperram.v:329$139_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5363
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
    connect \Q $formal$wb_hyperram.v:330$140_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5365
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
    connect \Q $formal$wb_hyperram.v:331$141_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5367
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
    connect \Q $formal$wb_hyperram.v:332$142_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5369
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
    connect \Q $formal$wb_hyperram.v:336$143_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5370
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
    connect \Q $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5371
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
    connect \Q $formal$wb_hyperram.v:337$144_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5373
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
    connect \Q $formal$wb_hyperram.v:338$145_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5375
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
    connect \Q $formal$wb_hyperram.v:339$146_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5377
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
    connect \Q $formal$wb_hyperram.v:340$147_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5415
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
    connect \Q $formal$wb_hyperram.v:524$166_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5416
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
    connect \Q $formal$wb_hyperram.v:524$166_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5417
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
    connect \Q $formal$wb_hyperram.v:531$167_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5418
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
    connect \Q $formal$wb_hyperram.v:531$167_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5419
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
    connect \Q $formal$wb_hyperram.v:533$168_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5420
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
    connect \Q $formal$wb_hyperram.v:533$168_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5421
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
    connect \Q $formal$wb_hyperram.v:535$169_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5422
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
    connect \Q $formal$wb_hyperram.v:535$169_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5423
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
    connect \Q $formal$wb_hyperram.v:537$170_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5424
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
    connect \Q $formal$wb_hyperram.v:537$170_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5425
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
    connect \Q $formal$wb_hyperram.v:539$171_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5426
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
    connect \Q $formal$wb_hyperram.v:539$171_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5427
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
    connect \Q $formal$wb_hyperram.v:546$172_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5428
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
    connect \Q $formal$wb_hyperram.v:546$172_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5429
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
    connect \Q $formal$wb_hyperram.v:548$173_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5430
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
    connect \Q $formal$wb_hyperram.v:548$173_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5431
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
    connect \Q $formal$wb_hyperram.v:550$174_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5432
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
    connect \Q $formal$wb_hyperram.v:550$174_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5433
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
    connect \Q $formal$wb_hyperram.v:552$175_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5434
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
    connect \Q $formal$wb_hyperram.v:552$175_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5435
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
    connect \Q $formal$wb_hyperram.v:559$176_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5436
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
    connect \Q $formal$wb_hyperram.v:559$176_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5437
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
    connect \Q $formal$wb_hyperram.v:561$177_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5438
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
    connect \Q $formal$wb_hyperram.v:561$177_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5439
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
    connect \Q $formal$wb_hyperram.v:567$178_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5440
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
    connect \Q $formal$wb_hyperram.v:567$178_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5441
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
    connect \Q $formal$wb_hyperram.v:569$179_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5442
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
    connect \Q $formal$wb_hyperram.v:569$179_EN
  end
  attribute \src "wb_hyperram.v:270.10-270.38|wb_hyperram.v:270.6-271.34"
  cell $mux $procmux$4348
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:270$471_Y
    connect \Y $procmux$4348_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$4350
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4348_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
  end
  attribute \src "wb_hyperram.v:270.10-270.38|wb_hyperram.v:270.6-271.34"
  cell $mux $procmux$4352
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6627
    connect \B $logic_and$wb_hyperram.v:271$475_Y
    connect \S $logic_or$wb_hyperram.v:270$471_Y
    connect \Y $procmux$4352_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$4354
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6629
    connect \B $procmux$4352_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
  end
  attribute \src "wb_hyperram.v:272.7-272.41|wb_hyperram.v:272.3-273.28"
  cell $mux $procmux$4356
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:272$484_Y
    connect \Y $procmux$4356_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$4358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4356_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
  end
  attribute \src "wb_hyperram.v:272.7-272.41|wb_hyperram.v:272.3-273.28"
  cell $mux $procmux$4360
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6631
    connect \B $logic_and$wb_hyperram.v:271$475_Y
    connect \S $logic_or$wb_hyperram.v:272$484_Y
    connect \Y $procmux$4360_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$4362
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6633
    connect \B $procmux$4360_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
  end
  attribute \src "wb_hyperram.v:276.9-276.21|wb_hyperram.v:276.5-278.8"
  cell $mux $procmux$4364
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
  end
  attribute \src "wb_hyperram.v:276.9-276.21|wb_hyperram.v:276.5-278.8"
  cell $mux $procmux$4366
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6635
    connect \B $ne$wb_hyperram.v:277$489_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
  end
  attribute \src "wb_hyperram.v:281.7-281.20|wb_hyperram.v:281.3-282.19"
  cell $mux $procmux$4368
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$463_Y
    connect \Y $procmux$4368_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$4370
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4368_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
  end
  attribute \src "wb_hyperram.v:281.7-281.20|wb_hyperram.v:281.3-282.19"
  cell $mux $procmux$4372
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6637
    connect \S $and$wb_hyperram.v:0$463_Y
    connect \Y $procmux$4372_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$4374
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6639
    connect \B $procmux$4372_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
  end
  attribute \src "wb_hyperram.v:283.7-283.23|wb_hyperram.v:283.3-284.22"
  cell $mux $procmux$4376
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$476_Y
    connect \Y $procmux$4376_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$4378
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4376_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
  end
  attribute \src "wb_hyperram.v:283.7-283.23|wb_hyperram.v:283.3-284.22"
  cell $mux $procmux$4380
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:284$493_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6641
    connect \S $and$wb_hyperram.v:0$476_Y
    connect \Y $procmux$4380_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$4382
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6643
    connect \B $procmux$4380_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
  end
  attribute \src "wb_hyperram.v:288.7-288.43|wb_hyperram.v:288.3-289.28"
  cell $mux $procmux$4384
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:288$502_Y
    connect \Y $procmux$4384_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$4386
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4384_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
  end
  attribute \src "wb_hyperram.v:288.7-288.43|wb_hyperram.v:288.3-289.28"
  cell $mux $procmux$4388
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6645
    connect \B $logic_and$wb_hyperram.v:289$506_Y
    connect \S $logic_or$wb_hyperram.v:288$502_Y
    connect \Y $procmux$4388_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$4390
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6647
    connect \B $procmux$4388_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
  end
  attribute \src "wb_hyperram.v:290.7-290.43|wb_hyperram.v:290.3-291.28"
  cell $mux $procmux$4392
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:290$515_Y
    connect \Y $procmux$4392_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$4394
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4392_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
  end
  attribute \src "wb_hyperram.v:290.7-290.43|wb_hyperram.v:290.3-291.28"
  cell $mux $procmux$4396
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6649
    connect \B $logic_and$wb_hyperram.v:289$506_Y
    connect \S $logic_or$wb_hyperram.v:290$515_Y
    connect \Y $procmux$4396_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$4398
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6651
    connect \B $procmux$4396_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$4400
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$4402
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6653
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$4406
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6655
    connect \B $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4408
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4410
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6657
    connect \B \wbs_cyc_i
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4414
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6659
    connect \B \wbs_stb_i
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4418
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6661
    connect \B $eq$wb_hyperram.v:330$529_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4422
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6663
    connect \B $eq$wb_hyperram.v:331$530_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4426
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6665
    connect \B $eq$wb_hyperram.v:332$531_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4430
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6667
    connect \B $eq$wb_hyperram.v:333$532_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4432
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4434
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6669
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4438
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6671
    connect \B $eq$wb_hyperram.v:330$529_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4442
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6673
    connect \B $eq$wb_hyperram.v:331$530_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4446
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6675
    connect \B $eq$wb_hyperram.v:332$531_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4450
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6677
    connect \B $eq$wb_hyperram.v:333$532_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
  end
  attribute \src "wb_hyperram.v:524.6-524.30|wb_hyperram.v:524.2-526.5"
  cell $mux $procmux$4524
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:524$748_Y
    connect \Y $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
  end
  attribute \src "wb_hyperram.v:524.6-524.30|wb_hyperram.v:524.2-526.5"
  cell $mux $procmux$4526
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6679
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_or$wb_hyperram.v:524$748_Y
    connect \Y $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
  end
  attribute \src "wb_hyperram.v:530.7-530.96|wb_hyperram.v:530.3-531.52"
  cell $mux $procmux$4528
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:530$759_Y
    connect \Y $procmux$4528_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4530
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4528_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
  end
  attribute \src "wb_hyperram.v:530.7-530.96|wb_hyperram.v:530.3-531.52"
  cell $mux $procmux$4532
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6681
    connect \B $eq$wb_hyperram.v:531$760_Y
    connect \S $logic_and$wb_hyperram.v:530$759_Y
    connect \Y $procmux$4532_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4534
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6683
    connect \B $procmux$4532_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
  end
  attribute \src "wb_hyperram.v:532.7-532.78|wb_hyperram.v:532.3-533.98"
  cell $mux $procmux$4536
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:532$765_Y
    connect \Y $procmux$4536_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4538
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4536_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
  end
  attribute \src "wb_hyperram.v:532.7-532.78|wb_hyperram.v:532.3-533.98"
  cell $mux $procmux$4540
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6685
    connect \B $eq$wb_hyperram.v:533$766_Y
    connect \S $logic_and$wb_hyperram.v:532$765_Y
    connect \Y $procmux$4540_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4542
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6687
    connect \B $procmux$4540_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
  end
  attribute \src "wb_hyperram.v:534.7-534.81|wb_hyperram.v:534.3-535.75"
  cell $mux $procmux$4544
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:534$771_Y
    connect \Y $procmux$4544_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4546
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4544_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
  end
  attribute \src "wb_hyperram.v:534.7-534.81|wb_hyperram.v:534.3-535.75"
  cell $mux $procmux$4548
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6689
    connect \B $eq$wb_hyperram.v:535$772_Y
    connect \S $logic_and$wb_hyperram.v:534$771_Y
    connect \Y $procmux$4548_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4550
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6691
    connect \B $procmux$4548_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
  end
  attribute \src "wb_hyperram.v:536.7-536.76|wb_hyperram.v:536.3-537.66"
  cell $mux $procmux$4552
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:536$777_Y
    connect \Y $procmux$4552_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4554
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4552_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
  end
  attribute \src "wb_hyperram.v:536.7-536.76|wb_hyperram.v:536.3-537.66"
  cell $mux $procmux$4556
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6693
    connect \B $eq$wb_hyperram.v:537$778_Y
    connect \S $logic_and$wb_hyperram.v:536$777_Y
    connect \Y $procmux$4556_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4558
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6695
    connect \B $procmux$4556_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
  end
  attribute \src "wb_hyperram.v:538.7-538.75|wb_hyperram.v:538.3-539.65"
  cell $mux $procmux$4560
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:538$783_Y
    connect \Y $procmux$4560_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4562
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4560_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
  end
  attribute \src "wb_hyperram.v:538.7-538.75|wb_hyperram.v:538.3-539.65"
  cell $mux $procmux$4564
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6697
    connect \B $eq$wb_hyperram.v:539$784_Y
    connect \S $logic_and$wb_hyperram.v:538$783_Y
    connect \Y $procmux$4564_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4566
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6699
    connect \B $procmux$4564_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
  end
  attribute \src "wb_hyperram.v:545.8-545.45|wb_hyperram.v:545.4-546.91"
  cell $mux $procmux$4568
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:545$798_Y
    connect \Y $procmux$4568_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4570
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4568_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4570_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4572
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4570_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
  end
  attribute \src "wb_hyperram.v:545.8-545.45|wb_hyperram.v:545.4-546.91"
  cell $mux $procmux$4574
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6701
    connect \B $eq$wb_hyperram.v:546$799_Y
    connect \S $eq$wb_hyperram.v:545$798_Y
    connect \Y $procmux$4574_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6703
    connect \B $procmux$4574_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4576_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4578
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6705
    connect \B $procmux$4576_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
  end
  attribute \src "wb_hyperram.v:547.8-547.48|wb_hyperram.v:547.4-548.69"
  cell $mux $procmux$4580
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:547$800_Y
    connect \Y $procmux$4580_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4580_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4582_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4584
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4582_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
  end
  attribute \src "wb_hyperram.v:547.8-547.48|wb_hyperram.v:547.4-548.69"
  cell $mux $procmux$4586
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6707
    connect \B $eq$wb_hyperram.v:548$801_Y
    connect \S $eq$wb_hyperram.v:547$800_Y
    connect \Y $procmux$4586_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4588
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6709
    connect \B $procmux$4586_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4588_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4590
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6711
    connect \B $procmux$4588_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
  end
  attribute \src "wb_hyperram.v:549.8-549.43|wb_hyperram.v:549.4-550.57"
  cell $mux $procmux$4592
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:549$802_Y
    connect \Y $procmux$4592_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4594
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4592_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4594_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4594_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
  end
  attribute \src "wb_hyperram.v:549.8-549.43|wb_hyperram.v:549.4-550.57"
  cell $mux $procmux$4598
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6713
    connect \B $eq$wb_hyperram.v:550$803_Y
    connect \S $eq$wb_hyperram.v:549$802_Y
    connect \Y $procmux$4598_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4600
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6715
    connect \B $procmux$4598_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4600_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4602
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6717
    connect \B $procmux$4600_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
  end
  attribute \src "wb_hyperram.v:551.8-551.35|wb_hyperram.v:551.4-552.55"
  cell $mux $procmux$4604
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:538$782_Y
    connect \Y $procmux$4604_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4606
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4604_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4606_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4608
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4606_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
  end
  attribute \src "wb_hyperram.v:551.8-551.35|wb_hyperram.v:551.4-552.55"
  cell $mux $procmux$4610
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6719
    connect \B $eq$wb_hyperram.v:552$805_Y
    connect \S $eq$wb_hyperram.v:538$782_Y
    connect \Y $procmux$4610_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4612
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6721
    connect \B $procmux$4610_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4612_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4614
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6723
    connect \B $procmux$4612_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
  end
  attribute \src "wb_hyperram.v:558.7-558.94|wb_hyperram.v:558.3-559.55"
  cell $mux $procmux$4616
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:558$815_Y
    connect \Y $procmux$4616_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$4618
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4616_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
  end
  attribute \src "wb_hyperram.v:558.7-558.94|wb_hyperram.v:558.3-559.55"
  cell $mux $procmux$4620
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6725
    connect \B $eq$wb_hyperram.v:559$816_Y
    connect \S $logic_and$wb_hyperram.v:558$815_Y
    connect \Y $procmux$4620_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$4622
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6727
    connect \B $procmux$4620_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
  end
  attribute \src "wb_hyperram.v:560.7-560.101|wb_hyperram.v:560.3-561.55"
  cell $mux $procmux$4624
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:560$822_Y
    connect \Y $procmux$4624_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$4626
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4624_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
  end
  attribute \src "wb_hyperram.v:560.7-560.101|wb_hyperram.v:560.3-561.55"
  cell $mux $procmux$4628
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6729
    connect \B $eq$wb_hyperram.v:559$816_Y
    connect \S $logic_and$wb_hyperram.v:560$822_Y
    connect \Y $procmux$4628_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$4630
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6731
    connect \B $procmux$4628_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
  end
  attribute \src "wb_hyperram.v:566.7-566.106|wb_hyperram.v:566.3-567.42"
  cell $mux $procmux$4632
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:566$834_Y
    connect \Y $procmux$4632_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$4634
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4632_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
  end
  attribute \src "wb_hyperram.v:566.7-566.106|wb_hyperram.v:566.3-567.42"
  cell $mux $procmux$4636
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6733
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_and$wb_hyperram.v:566$834_Y
    connect \Y $procmux$4636_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$4638
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6735
    connect \B $procmux$4636_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
  end
  attribute \src "wb_hyperram.v:568.7-568.113|wb_hyperram.v:568.3-569.42"
  cell $mux $procmux$4640
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:568$842_Y
    connect \Y $procmux$4640_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$4642
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4640_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
  end
  attribute \src "wb_hyperram.v:568.7-568.113|wb_hyperram.v:568.3-569.42"
  cell $mux $procmux$4644
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6737
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_and$wb_hyperram.v:568$842_Y
    connect \Y $procmux$4644_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$4646
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6739
    connect \B $procmux$4644_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
  end
  attribute \src "wb_hyperram.v:314.10-314.20|wb_hyperram.v:314.6-316.9"
  cell $mux $procmux$4648
    parameter \WIDTH 2
    connect \A 2'01
    connect \B \wb_state
    connect \S \wbs_stb_i
    connect \Y $procmux$4648_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:299.4-318.11"
  cell $pmux $procmux$4650
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B { 2'01 $procmux$4655_Y $procmux$4652_Y $procmux$4648_Y }
    connect \S { $eq$wb_hyperram.v:322$525_Y $procmux$4657_CMP $eq$wb_hyperram.v:327$528_Y $eq$wb_hyperram.v:336$533_Y }
    connect \Y $procmux$4650_Y
  end
  attribute \src "wb_hyperram.v:309.10-309.19|wb_hyperram.v:309.6-311.9"
  cell $mux $procmux$4652
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'11
    connect \S \wbs_ack_o
    connect \Y $procmux$4652_Y
  end
  attribute \src "wb_hyperram.v:304.10-304.32|wb_hyperram.v:304.6-306.9"
  cell $mux $procmux$4655
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'10
    connect \S $logic_and$wb_hyperram.v:304$523_Y
    connect \Y $procmux$4655_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:299.4-318.11"
  cell $eq $procmux$4657_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 1'1
    connect \Y $procmux$4657_CMP
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:296.7-296.24|wb_hyperram.v:296.3-319.6"
  cell $mux $procmux$4660
    parameter \WIDTH 2
    connect \A $procmux$4650_Y
    connect \B 2'00
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $procmux$4660_Y
  end
  attribute \src "wb_hyperram.v:295.6-295.34|wb_hyperram.v:295.2-320.5"
  cell $mux $procmux$4662
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B $procmux$4660_Y
    connect \S $logic_and$wb_hyperram.v:295$521_Y
    connect \Y $0\wb_state[1:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$4665
    parameter \WIDTH 1
    connect \A $or$wb_hyperram.v:162$223_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\hb_valid_prev_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$4668
    parameter \WIDTH 1
    connect \A \csr_valid
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\csr_valid_prev_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:227.8-227.106|wb_hyperram.v:227.4-231.7"
  cell $mux $procmux$4671
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:227$236_Y
    connect \Y $procmux$4671_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$4674
    parameter \WIDTH 1
    connect \A $procmux$4671_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\csr_ack_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:205.10-205.117|wb_hyperram.v:205.6-208.33"
  cell $mux $procmux$4677
    parameter \WIDTH 32
    connect \A 0
    connect \B \hb_data_out
    connect \S $logic_or$wb_hyperram.v:205$229_Y
    connect \Y $procmux$4677_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:198.4-210.11"
  cell $pmux $procmux$4680
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $procmux$4677_Y
    connect \B { 26'00000000000000000000000000 \fixed_latency \double_latency \tacc 24'000000000000000000000000 \tpre \tpost 28'0000000000000000000000000000 \tcsh 27'000000000000000000000000000 \trmax 31'0000000000000000000000000000000 \hb_read_timeout }
    connect \S { $eq$wb_hyperram.v:532$764_Y $eq$wb_hyperram.v:534$770_Y $eq$wb_hyperram.v:538$782_Y $eq$wb_hyperram.v:536$776_Y $eq$wb_hyperram.v:530$758_Y }
    connect \Y $procmux$4680_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:195.7-195.15|wb_hyperram.v:195.3-211.6"
  cell $mux $procmux$4687
    parameter \WIDTH 32
    connect \A $procmux$4680_Y
    connect \B 0
    connect \S \wbs_we_i
    connect \Y \wbs_dat_o
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:70.12-70.37|wb_hyperram.v:70.8-73.21"
  cell $mux $procmux$4690
    parameter \WIDTH 32
    connect \A 0
    connect \B $and$wb_hyperram.v:71$195_Y
    connect \S $logic_or$wb_hyperram.v:70$194_Y
    connect \Y $procmux$4690_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:68.7-68.19|wb_hyperram.v:68.3-73.21"
  cell $mux $procmux$4693
    parameter \WIDTH 32
    connect \A $procmux$4690_Y
    connect \B $and$wb_hyperram.v:69$193_Y
    connect \S \hb_ram_valid
    connect \Y \sub_address
  end
  attribute \src "wb_hyperram.v:235.21-237.30"
  cell $mux $ternary$wb_hyperram.v:235$240
    parameter \WIDTH 1
    connect \A $and$wb_hyperram.v:237$239_Y
    connect \B $logic_and$wb_hyperram.v:236$238_Y
    connect \S $logic_or$wb_hyperram.v:235$237_Y
    connect \Y \wbs_ack_o
  end
  attribute \src "wb_hyperram.v:567.4-567.41"
  cell $assert \_rd_wr_hb_ram_
    connect \A $formal$wb_hyperram.v:567$178_CHECK
    connect \EN $formal$wb_hyperram.v:567$178_EN
  end
  attribute \src "wb_hyperram.v:569.4-569.41"
  cell $assert \_rd_wr_hb_reg_
    connect \A $formal$wb_hyperram.v:569$179_CHECK
    connect \EN $formal$wb_hyperram.v:569$179_EN
  end
  attribute \src "wb_hyperram.v:559.4-559.54"
  cell $assert \_read_hb_ram_
    connect \A $formal$wb_hyperram.v:559$176_CHECK
    connect \EN $formal$wb_hyperram.v:559$176_EN
  end
  attribute \src "wb_hyperram.v:561.4-561.54"
  cell $assert \_read_hb_reg_
    connect \A $formal$wb_hyperram.v:561$177_CHECK
    connect \EN $formal$wb_hyperram.v:561$177_EN
  end
  attribute \src "wb_hyperram.v:533.4-533.97"
  cell $assert \_read_latency_reg
    connect \A $formal$wb_hyperram.v:533$168_CHECK
    connect \EN $formal$wb_hyperram.v:533$168_EN
  end
  attribute \src "wb_hyperram.v:531.4-531.51"
  cell $assert \_read_status_timeout_
    connect \A $formal$wb_hyperram.v:531$167_CHECK
    connect \EN $formal$wb_hyperram.v:531$167_EN
  end
  attribute \src "wb_hyperram.v:539.4-539.64"
  cell $assert \_read_tcsh_reg
    connect \A $formal$wb_hyperram.v:539$171_CHECK
    connect \EN $formal$wb_hyperram.v:539$171_EN
  end
  attribute \src "wb_hyperram.v:535.4-535.74"
  cell $assert \_read_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:535$169_CHECK
    connect \EN $formal$wb_hyperram.v:535$169_EN
  end
  attribute \src "wb_hyperram.v:537.4-537.65"
  cell $assert \_read_trmax_reg
    connect \A $formal$wb_hyperram.v:537$170_CHECK
    connect \EN $formal$wb_hyperram.v:537$170_EN
  end
  attribute \src "wb_hyperram.v:546.5-546.90"
  cell $assert \_write_latency_reg
    connect \A $formal$wb_hyperram.v:546$172_CHECK
    connect \EN $formal$wb_hyperram.v:546$172_EN
  end
  attribute \src "wb_hyperram.v:552.5-552.54"
  cell $assert \_write_tcsh_reg
    connect \A $formal$wb_hyperram.v:552$175_CHECK
    connect \EN $formal$wb_hyperram.v:552$175_EN
  end
  attribute \src "wb_hyperram.v:548.5-548.68"
  cell $assert \_write_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:548$173_CHECK
    connect \EN $formal$wb_hyperram.v:548$173_EN
  end
  attribute \src "wb_hyperram.v:550.5-550.56"
  cell $assert \_write_trmax_reg
    connect \A $formal$wb_hyperram.v:550$174_CHECK
    connect \EN $formal$wb_hyperram.v:550$174_EN
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:158.11-191.3"
  cell \hyperram \hram
    connect \addr_i { 1'0 \sub_address [31:1] }
    connect \clk_i \wb_clk_i
    connect \data_i \wbs_dat_i
    connect \data_o \hb_data_out
    connect \double_latency_i \double_latency
    connect \fixed_latency_i \fixed_latency
    connect \hb_clk_o \hb_clk_o
    connect \hb_clkn_o \hb_clkn_o
    connect \hb_csn_o \hb_csn_o
    connect \hb_dq_i \hb_dq_i
    connect \hb_dq_o \hb_dq_o
    connect \hb_dq_oen \hb_dq_oen
    connect \hb_rstn_o \hb_rstn_o
    connect \hb_rwds_i \hb_rwds_i
    connect \hb_rwds_o \hb_rwds_o
    connect \hb_rwds_oen \hb_rwds_oen
    connect \read_timeout_o \hb_read_timeout
    connect \ready_o \hb_ready
    connect \regspace_i \hb_reg_valid
    connect \rst_i $logic_or$wb_hyperram.v:161$222_Y
    connect \sel_i \wbs_sel_i
    connect \tacc_i \tacc
    connect \tcsh_i \tcsh
    connect \tpost_i \tpost
    connect \tpre_i \tpre
    connect \trmax_i \trmax
    connect \valid_i $or$wb_hyperram.v:162$223_Y
    connect \wren_i \wbs_we_i
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:103.2-110.3"
  cell $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw \latency_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [5:0]
    connect \data_out { \fixed_latency \double_latency \tacc }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:107$209_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:131.2-138.3"
  cell $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw \tcsh_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [3:0]
    connect \data_out \tcsh
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:135$217_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:117.2-124.3"
  cell $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw \tpre_tpost_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [7:0]
    connect \data_out { \tpre \tpost }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:121$213_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:145.2-152.3"
  cell $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw \trmax_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [4:0]
    connect \data_out \trmax
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:149$221_Y
  end
  connect \data_out \wbs_dat_o
end
