#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jan 19 19:27:00 2017
# Process ID: 3748
# Current directory: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1392 D:\FMC_IMAGEON_CAMERA\Projects\fmc_imageon_gs\ZC702\fmc_imageon_gs.xpr
# Log file: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/vivado.log
# Journal file: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 855.488 ; gain = 226.543
open_bd_design {D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:v_cfa:7.0 - v_cfa_0
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_0
Adding component instance block -- xilinx.com:ip:v_osd:6.0 - v_osd_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- avnet:avnet_hdmi:avnet_hdmi_out:3.1 - avnet_hdmi_out_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - fmc_imageon_iic_0
Adding component instance block -- avnet:onsemi_vita:onsemi_vita_cam:3.2 - onsemi_vita_cam_0
Adding component instance block -- avnet:onsemi_vita:onsemi_vita_spi:3.2 - onsemi_vita_spi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_148_5M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_149M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_76M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- avnet:onsemi_vita:onsemi_vita_cam:3.2 - onsemi_vita_cam_1
Adding component instance block -- xilinx.com:ip:v_cfa:7.0 - v_cfa_1
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_1
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_148_5M1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <fmc_imageon_gs> from BD file <D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1054.922 ; gain = 195.531
ipx::open_ipxact_file {D:\FMC_IMAGEON_CAMERA\IP\onsemi_vita_cam_L\component.xml}
set_property display_name {ON Semiconductor VITA Camera Receiver Left} [ipx::current_core]
set_property description {ON Semiconductor VITA Camera Receiver Left} [ipx::current_core]
set_property name onsemi_vita_cam_L [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/FMC_IMAGEON_CAMERA/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'
open_bd_design {D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd}
startgroup
create_bd_cell -type ip -vlnv avnet:onsemi_vita:onsemi_vita_cam_L:3.2 onsemi_vita_cam_L_0
endgroup
set_property location {2.5 709 -238} [get_bd_cells onsemi_vita_cam_L_0]
set_property location {3 1017 -217} [get_bd_cells onsemi_vita_cam_L_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI]'
startgroup
set_property -dict [list CONFIG.NUM_MI {9}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M08_AXI] [get_bd_intf_pins onsemi_vita_cam_L_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets IO_CAM_IN_2]
connect_bd_intf_net [get_bd_intf_ports IO_VITA_CAM_L] [get_bd_intf_pins onsemi_vita_cam_L_0/IO_CAM_IN]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK3]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK3] [get_bd_pins onsemi_vita_cam_L_0/clk200]
delete_bd_objs [get_bd_nets rst_processing_system7_0_148_5M1_peripheral_reset]
connect_bd_net [get_bd_pins rst_processing_system7_0_148_5M1/peripheral_reset] [get_bd_pins onsemi_vita_cam_L_0/reset]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/oe] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/trigger1] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/clk] [get_bd_pins onsemi_vita_cam_L_0/oe]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/clk] [get_bd_pins onsemi_vita_cam_L_0/oe]'
connect_bd_net [get_bd_ports fmc_imageon_vclk_l] [get_bd_pins onsemi_vita_cam_L_0/clk]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/s00_axi_aresetn] [get_bd_pins rst_processing_system7_0_76M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets onsemi_vita_cam_1_VID_IO_OUT]
connect_bd_intf_net [get_bd_intf_pins onsemi_vita_cam_L_0/VID_IO_OUT] [get_bd_intf_pins v_vid_in_axi4s_2/vid_io_in]
delete_bd_objs [get_bd_cells onsemi_vita_cam_1]
set_property name onsemi_vita_cam_L [get_bd_cells onsemi_vita_cam_L_0]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
CRITICAL WARNING: [BD 41-1356] Address block </onsemi_vita_cam_L/S00_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1129.789 ; gain = 0.000
assign_bd_address
</onsemi_vita_cam_L/S00_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1129.789 ; gain = 0.000
make_wrapper -files [get_files D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd] -top
INFO: [BD 41-1662] The design 'fmc_imageon_gs.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd
VHDL Output written to : D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd
Wrote  : <D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd> 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'fmc_imageon_gs.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd
VHDL Output written to : D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cfa_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_osd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block avnet_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fmc_imageon_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block onsemi_vita_cam_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block onsemi_vita_spi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmc_imageon_gs_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmc_imageon_gs_xbar_1'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmc_imageon_gs_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fmc_imageon_gs_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_148_5M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_149M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cfa_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cresample_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_rgb2ycrcb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_148_5M1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmc_imageon_gs_onsemi_vita_cam_L_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmc_imageon_gs_onsemi_vita_cam_L_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmc_imageon_gs_onsemi_vita_cam_L_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block onsemi_vita_cam_L .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmc_imageon_gs_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmc_imageon_gs_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmc_imageon_gs_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fmc_imageon_gs_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmc_imageon_gs_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmc_imageon_gs_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmc_imageon_gs_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fmc_imageon_gs_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hw_handoff/fmc_imageon_gs.hwh
Generated Block Design Tcl file D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hw_handoff/fmc_imageon_gs_bd.tcl
Generated Hardware Definition File D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.hwdef
[Thu Jan 19 20:25:04 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
[Thu Jan 19 20:25:04 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.391 ; gain = 148.051
ipx::edit_ip_in_project -upgrade true -name ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project -directory D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.tmp/ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project d:/FMC_IMAGEON_CAMERA/IP/onsemi_vita_cam_L/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/fmc_imageon_camera/projects/fmc_imageon_gs/zc702/fmc_imageon_gs.tmp/on_semiconductor_vita_camera_receiver_left_v3_2_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-792] Syncing company URL meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property supported_families {kintex7 Production artix7 Production zynq Production} [ipx::current_core]
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 19 20:49:34 2017] Launched synth_1...
Run output will be captured here: d:/fmc_imageon_camera/projects/fmc_imageon_gs/zc702/fmc_imageon_gs.tmp/on_semiconductor_vita_camera_receiver_left_v3_2_project/ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project.runs/synth_1/runme.log
[Thu Jan 19 20:49:34 2017] Launched impl_1...
Run output will be captured here: d:/fmc_imageon_camera/projects/fmc_imageon_gs/zc702/fmc_imageon_gs.tmp/on_semiconductor_vita_camera_receiver_left_v3_2_project/ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project.runs/impl_1/runme.log
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source d:/fmc_imageon_camera/projects/fmc_imageon_gs/zc702/fmc_imageon_gs.tmp/on_semiconductor_vita_camera_receiver_left_v3_2_project/ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 19 20:51:25 2017...
set_property  ip_repo_paths  {d:/fmc_imageon_camera/ip/onsemi_vita_cam_l d:/FMC_IMAGEON_CAMERA/IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/fmc_imageon_camera/ip/onsemi_vita_cam_l'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'.
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/onsemi_vita_cam_L

WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1384.840 ; gain = 0.000
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/onsemi_vita_cam_L

WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1384.840 ; gain = 0.000
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/onsemi_vita_cam_L

WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1384.840 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project -directory D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.tmp/ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project d:/FMC_IMAGEON_CAMERA/IP/onsemi_vita_cam_L/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/fmc_imageon_camera/projects/fmc_imageon_gs/zc702/fmc_imageon_gs.tmp/on_semiconductor_vita_camera_receiver_left_v3_2_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/fmc_imageon_camera/ip/onsemi_vita_cam_l'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-792] Syncing company URL meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source d:/fmc_imageon_camera/projects/fmc_imageon_gs/zc702/fmc_imageon_gs.tmp/on_semiconductor_vita_camera_receiver_left_v3_2_project/ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 19 20:58:57 2017...
update_ip_catalog -rebuild -repo_path d:/fmc_imageon_camera/ip/onsemi_vita_cam_l
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'd:/fmc_imageon_camera/ip/onsemi_vita_cam_l'. ''d:/fmc_imageon_camera/ip/onsemi_vita_cam_l' is not valid: Path is contained within another repository.'
0
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
fmc_imageon_gs_processing_system7_0_0
fmc_imageon_gs_axi_vdma_0_0
fmc_imageon_gs_v_cfa_0_0
fmc_imageon_gs_v_osd_0_0
fmc_imageon_gs_rst_processing_system7_0_148_5M_0
fmc_imageon_gs_v_cresample_0_0
fmc_imageon_gs_v_rgb2ycrcb_0_0
fmc_imageon_gs_axi_vdma_1_0
fmc_imageon_gs_v_tc_0_0
fmc_imageon_gs_xbar_0
fmc_imageon_gs_fmc_imageon_iic_0_0
fmc_imageon_gs_xbar_1
fmc_imageon_gs_rst_processing_system7_0_149M_0
fmc_imageon_gs_rst_processing_system7_0_76M_0
fmc_imageon_gs_v_axi4s_vid_out_0_0
fmc_imageon_gs_v_vid_in_axi4s_0_0
fmc_imageon_gs_xlconstant_0_0
fmc_imageon_gs_xlconstant_1_0
fmc_imageon_gs_v_cfa_0_1
fmc_imageon_gs_rst_processing_system7_0_148_5M_1
fmc_imageon_gs_v_cresample_0_1
fmc_imageon_gs_v_rgb2ycrcb_0_1
fmc_imageon_gs_v_vid_in_axi4s_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/fmc_imageon_camera/ip/onsemi_vita_cam_l'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'.
report_ip_status -name ip_status
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
fmc_imageon_gs_onsemi_vita_cam_L_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project -directory D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.tmp/ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project d:/FMC_IMAGEON_CAMERA/IP/onsemi_vita_cam_L/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/fmc_imageon_camera/projects/fmc_imageon_gs/zc702/fmc_imageon_gs.tmp/on_semiconductor_vita_camera_receiver_left_v3_2_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/fmc_imageon_camera/ip/onsemi_vita_cam_l'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-792] Syncing company URL meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source d:/fmc_imageon_camera/projects/fmc_imageon_gs/zc702/fmc_imageon_gs.tmp/on_semiconductor_vita_camera_receiver_left_v3_2_project/ON_Semiconductor_VITA_Camera_Receiver_Left_v3_2_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 19 21:00:21 2017...
update_ip_catalog -rebuild -repo_path d:/fmc_imageon_camera/ip/onsemi_vita_cam_l
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'd:/fmc_imageon_camera/ip/onsemi_vita_cam_l'. ''d:/fmc_imageon_camera/ip/onsemi_vita_cam_l' is not valid: Path is contained within another repository.'
0
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/fmc_imageon_camera/ip/onsemi_vita_cam_l'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FMC_IMAGEON_CAMERA/IP'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv avnet:onsemi_vita:onsemi_vita_cam_L:3.2 onsemi_vita_cam_L_0
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M08_AXI] [get_bd_intf_pins onsemi_vita_cam_L_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets IO_VITA_CAM_L_1]
connect_bd_intf_net [get_bd_intf_ports IO_VITA_CAM_L] [get_bd_intf_pins onsemi_vita_cam_L_0/IO_CAM_IN]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/clk200] [get_bd_pins processing_system7_0/FCLK_CLK3]
connect_bd_net [get_bd_ports fmc_imageon_vclk_l] [get_bd_pins onsemi_vita_cam_L_0/clk]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/reset] [get_bd_pins rst_processing_system7_0_148_5M1/peripheral_reset]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/oe] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/trigger1] [get_bd_pins rst_processing_system7_0_148_5M1/bus_struct_reset]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/trigger1] [get_bd_pins rst_processing_system7_0_148_5M1/bus_struct_reset]'
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/trigger1] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/s00_axi_aclk] [get_bd_pins onsemi_vita_cam_L/s00_axi_aclk]
connect_bd_net [get_bd_pins onsemi_vita_cam_L_0/s00_axi_aresetn] [get_bd_pins onsemi_vita_cam_L/s00_axi_aresetn]
delete_bd_objs [get_bd_intf_nets onsemi_vita_cam_L_0_VID_IO_OUT] [get_bd_cells onsemi_vita_cam_L]
connect_bd_intf_net [get_bd_intf_pins onsemi_vita_cam_L_0/VID_IO_OUT] [get_bd_intf_pins v_vid_in_axi4s_2/vid_io_in]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
CRITICAL WARNING: [BD 41-1356] Address block </onsemi_vita_cam_L_0/S00_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1397.797 ; gain = 0.000
assign_bd_address
</onsemi_vita_cam_L_0/S00_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_1' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_vdma_0' with propgated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1441.535 ; gain = 0.000
report_ip_status -name ip_status 
set_property source_mgmt_mode DisplayOnly [current_project]
set_property source_mgmt_mode All [current_project]
make_wrapper -files [get_files D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd] -top
INFO: [BD 41-1662] The design 'fmc_imageon_gs.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd
VHDL Output written to : D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd
Wrote  : <D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'fmc_imageon_gs.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd
VHDL Output written to : D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cfa_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_osd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block avnet_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fmc_imageon_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block onsemi_vita_cam_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block onsemi_vita_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_148_5M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_149M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cfa_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cresample_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_rgb2ycrcb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_148_5M1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmc_imageon_gs_onsemi_vita_cam_L_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmc_imageon_gs_onsemi_vita_cam_L_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmc_imageon_gs_onsemi_vita_cam_L_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block onsemi_vita_cam_L_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmc_imageon_gs_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmc_imageon_gs_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmc_imageon_gs_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fmc_imageon_gs_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmc_imageon_gs_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmc_imageon_gs_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmc_imageon_gs_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fmc_imageon_gs_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hw_handoff/fmc_imageon_gs.hwh
Generated Block Design Tcl file D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hw_handoff/fmc_imageon_gs_bd.tcl
Generated Hardware Definition File D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.hwdef
[Thu Jan 19 21:03:46 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
[Thu Jan 19 21:03:46 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
make_wrapper -files [get_files D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd] -top
make_wrapper -files [get_files D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 19 21:31:03 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd" into library xil_defaultlib [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd" into library xil_defaultlib [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1]
[Thu Jan 19 21:31:46 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
launch_runs impl_1
[Thu Jan 19 21:51:06 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd" into library xil_defaultlib [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd" into library xil_defaultlib [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1]
[Thu Jan 19 21:58:15 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
launch_runs impl_1
[Thu Jan 19 23:55:04 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd" into library xil_defaultlib [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd" into library xil_defaultlib [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs.vhd:1]
[Fri Jan 20 00:21:08 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
launch_runs impl_1
[Fri Jan 20 00:44:42 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Fri Jan 20 01:06:34 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 20 01:07:36 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
[Fri Jan 20 01:07:36 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 20 01:35:38 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
[Fri Jan 20 01:35:38 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 20 06:26:34 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
[Fri Jan 20 06:26:34 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 20 16:20:33 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
[Fri Jan 20 16:20:33 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 20 17:08:13 2017] Launched synth_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/synth_1/runme.log
[Fri Jan 20 17:08:13 2017] Launched impl_1...
Run output will be captured here: D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2285 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/.Xil/Vivado-3748-user-PC/dcp/fmc_imageon_gs_wrapper_early.xdc]
Finished Parsing XDC File [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/.Xil/Vivado-3748-user-PC/dcp/fmc_imageon_gs_wrapper_early.xdc]
Parsing XDC File [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/.Xil/Vivado-3748-user-PC/dcp/fmc_imageon_gs_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc:183]
INFO: [Timing 38-2] Deriving generated clocks [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/constrs_1/imports/fmc_imageon_gs/zc702_fmc_imageon_gs.xdc:183]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2365.965 ; gain = 486.070
Finished Parsing XDC File [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/.Xil/Vivado-3748-user-PC/dcp/fmc_imageon_gs_wrapper.xdc]
Parsing XDC File [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/.Xil/Vivado-3748-user-PC/dcp/fmc_imageon_gs_wrapper_late.xdc]
Finished Parsing XDC File [D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/.Xil/Vivado-3748-user-PC/dcp/fmc_imageon_gs_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2441.988 ; gain = 75.070
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2441.988 ; gain = 75.070
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 79 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 5 instances

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 2525.488 ; gain = 871.883
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_project D:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual'
INFO: [Project 1-313] Project file moved from 'C:/FMC_IMAGEON/2013_3/tutorial' since last save.
Scanning sources...
Finished scanning sources
INFO: [Board 49-70] Updating board vlnv to compatible board_part vlnv
INFO: [Project 1-230] Project 'tutorial.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/avnet_fmc_imageon_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_vid_in_axi4s_0_0' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_vid_in_axi4s_0_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_vid_in_axi4s_0_0' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_vid_in_axi4s_0_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_vid_in_axi4s_0_0' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_vid_in_axi4s_0_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_axi4s_vid_out_0_0' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_axi4s_vid_out_0_0' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_axi4s_vid_out_0_0' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_xbar_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_1/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_xbar_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_1/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_xbar_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_1/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_vid_in_axi4s_0_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_vid_in_axi4s_0_1/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_vid_in_axi4s_0_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_vid_in_axi4s_0_1/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_vid_in_axi4s_0_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_vid_in_axi4s_0_1/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_axi4s_vid_out_0_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_1/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_axi4s_vid_out_0_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_1/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_v_axi4s_vid_out_0_1' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_1/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tutorial_auto_pc_7' generated file not found 'd:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'tutorial.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
tutorial_gnd_2
tutorial_vcc_1
tutorial_axi_iic_0_0
tutorial_v_spc_0_1
tutorial_processing_system7_0_0
tutorial_v_spc_0_0
tutorial_v_cfa_0_0
tutorial_proc_sys_reset_0
tutorial_gnd_0
tutorial_gnd_4
tutorial_v_vid_in_axi4s_0_0
tutorial_v_axi4s_vid_out_0_0
tutorial_v_cresample_0_0
tutorial_v_rgb2ycrcb_0_0
tutorial_v_rgb2ycrcb_0_1
tutorial_v_tc_0_0
tutorial_vcc_3
tutorial_xbar_1
tutorial_v_cfa_0_1
tutorial_v_vid_in_axi4s_0_1
tutorial_vcc_5
tutorial_gnd_6
tutorial_v_axi4s_vid_out_0_1
tutorial_axi_iic_0_2
tutorial_v_cresample_0_1
tutorial_v_tc_0_1
tutorial_vcc_7
tutorial_auto_pc_7

open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.074 ; gain = 43.551
update_compile_order -fileset sim_1
current_project fmc_imageon_gs
report_ip_status -name ip_status 
current_project tutorial
open_bd_design {D:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/tutorial.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - fmc1_imageon_iic
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - fmc2_imageon_iic
Adding component instance block -- avnet:fmc_imageon:fmc_imageon_hdmi_out:2.0 - fmc_imageon_hdmi_out_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - gnd
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:3.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:v_tc:6.0 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - vcc
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - gnd
Adding component instance block -- xilinx.com:ip:v_cfa:7.0 - v_cfa_0
Adding component instance block -- xilinx.com:ip:v_spc:7.0 - v_spc_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:3.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - vcc
Adding component instance block -- avnet:fmc_imageon:fmc_imageon_vita_receiver:2.2 - fmc_imageon_vita_receiver_0
Adding component instance block -- avnet:fmc_imageon:fmc_imageon_hdmi_out:2.0 - fmc_imageon_hdmi_out_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - gnd
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:3.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:v_tc:6.0 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - vcc
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - gnd
Adding component instance block -- xilinx.com:ip:v_cfa:7.0 - v_cfa_0
Adding component instance block -- xilinx.com:ip:v_spc:7.0 - v_spc_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:3.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - vcc
Adding component instance block -- avnet:fmc_imageon:fmc_imageon_vita_receiver:2.2 - fmc_imageon_vita_receiver_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <tutorial> from BD file <D:/Xilinx_Project/FMC_IMAGEON_2013_3_IP_Tutorials_20140307_zc702_solutions2/FMC_IMAGEON/2013_3/zc702_vita_passthrough_dual/tutorial.srcs/sources_1/bd/tutorial/tutorial.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2759.121 ; gain = 48.938
regenerate_bd_layout
set_property location {3 982 684} [get_bd_cells fmc1_imageon_vita_color]
current_project fmc_imageon_gs
current_project tutorial
regenerate_bd_layout
current_project fmc_imageon_gs
open_bd_design {D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd}
current_project tutorial
current_project fmc_imageon_gs
current_project tutorial
current_project fmc_imageon_gs
current_project tutorial
current_project fmc_imageon_gs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:03:08 . Memory (MB): peak = 3459.656 ; gain = 100.773
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.sdk -hwspec D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.sdk/fmc_imageon_gs_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.sdk -hwspec D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.sdk/fmc_imageon_gs_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd}
open_bd_design {D:/FMC_IMAGEON_CAMERA/Projects/fmc_imageon_gs/ZC702/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd}
