{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728914666727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728914666739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 16:04:26 2024 " "Processing started: Mon Oct 14 16:04:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728914666739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914666739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS232 -c RS232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RS232 -c RS232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914666739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728914669748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728914669748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-comportemental " "Found design unit 1: comparateur-comportemental" {  } { { "comparateur.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/comparateur.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687603 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Found entity 1: comparateur" {  } { { "comparateur.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/comparateur.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914687603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_generic-DESCRIPTION " "Found design unit 1: compteur_generic-DESCRIPTION" {  } { { "compteur_generic.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/compteur_generic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687620 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_generic " "Found entity 1: compteur_generic" {  } { { "compteur_generic.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/compteur_generic.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914687620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_dec-comportemental " "Found design unit 1: reg_dec-comportemental" {  } { { "reg_dec.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/reg_dec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687635 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_dec " "Found entity 1: reg_dec" {  } { { "reg_dec.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/reg_dec.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914687635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-comportemental " "Found design unit 1: registre-comportemental" {  } { { "registre.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/registre.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687650 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Found entity 1: registre" {  } { { "registre.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/registre.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914687650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_rs232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc_rs232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_RS232-behavioral " "Found design unit 1: UC_RS232-behavioral" {  } { { "UC_RS232.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/UC_RS232.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687657 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_RS232 " "Found entity 1: UC_RS232" {  } { { "UC_RS232.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/UC_RS232.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914687657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_decoder-behavioral " "Found design unit 1: RS232_decoder-behavioral" {  } { { "RS232_decoder.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687664 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_decoder " "Found entity 1: RS232_decoder" {  } { { "RS232_decoder.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914687664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914687664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS232_decoder " "Elaborating entity \"RS232_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728914687769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur comparateur:comp0 " "Elaborating entity \"comparateur\" for hierarchy \"comparateur:comp0\"" {  } { { "RS232_decoder.vhd" "comp0" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914687799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur comparateur:comp7 " "Elaborating entity \"comparateur\" for hierarchy \"comparateur:comp7\"" {  } { { "RS232_decoder.vhd" "comp7" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914687831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre registre:registre1 " "Elaborating entity \"registre\" for hierarchy \"registre:registre1\"" {  } { { "RS232_decoder.vhd" "registre1" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914687868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dec reg_dec:registre_deca " "Elaborating entity \"reg_dec\" for hierarchy \"reg_dec:registre_deca\"" {  } { { "RS232_decoder.vhd" "registre_deca" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914687888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur_generic compteur_generic:counter_1 " "Elaborating entity \"compteur_generic\" for hierarchy \"compteur_generic:counter_1\"" {  } { { "RS232_decoder.vhd" "counter_1" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914687909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_RS232 UC_RS232:UC_fsm " "Elaborating entity \"UC_RS232\" for hierarchy \"UC_RS232:UC_fsm\"" {  } { { "RS232_decoder.vhd" "UC_fsm" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914687928 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "etat_f UC_RS232.vhd(72) " "VHDL Process Statement warning at UC_RS232.vhd(72): inferring latch(es) for signal or variable \"etat_f\", which holds its previous value in one or more paths through the process" {  } { { "UC_RS232.vhd" "" { Text "C:/Users/TRETEC/OneDrive/Documents/Master_1/VHDL/RS232/UC_RS232.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728914687949 "|RS232_decoder|UC_RS232:UC_fsm"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728914689160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728914689977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914689977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728914690335 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728914690335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728914690335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728914690335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728914690361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 16:04:50 2024 " "Processing ended: Mon Oct 14 16:04:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728914690361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728914690361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728914690361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914690361 ""}
