$date
	Mon May 24 23:39:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module simpleTestbench $end
$var wire 1 ! singnalOut $end
$var reg 1 " signalIn $end
$scope module simpleInstance $end
$var wire 1 " inSignal $end
$var wire 1 ! outSignal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#1
0!
0"
#2
1!
1"
#12
0!
0"
#13
1!
1"
