Command: vcs +incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual +incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral \
+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent +incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env \
+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios \
+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources \
+incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests +incdir+/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage \
+incdir+/home/kcchang/nvdla_master/hw/verif/vip/mem_man +incdir+/home/kcchang/nvdla_master/hw/verif/vip/surface_generator \
+incdir+/home/kcchang/nvdla_master/hw/verif/vip/csb_agent -sverilog -ntb_opts uvm-1.2 \
-timescale=1ns/1ns -assert enable_diag -line -full64 +v2k +libext+.vlib+.v+.sv+.svh \
+warn=noTFIPC +warn=noTMR /cadtools/synopsys/verdi/I-2014.03/share/PLI/VCS/LINUX64/pli.a \
+vcsd -P /cadtools/synopsys/verdi/I-2014.03/share/PLI/VCS/LINUX64/novas.tab /home/kcchang/nvdla_master/hw/outdir/nv_small/spec/defs/project.vh \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/fp_func_dpi.cpp \
/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man_pkg.sv /home/kcchang/nvdla_master/hw/verif/vip/surface_generator/surface_generator_pkg.sv \
/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv /home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral/nvdla_ral_pkg.sv \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv /home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_common.svh \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_core.sv \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_base_test.sv \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_top.sv \
/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv \
-l ../../../outdir/nv_small/verif/testbench/trace_generator/simv.build.log -o ../../../outdir/nv_small/verif/testbench/trace_generator/simv \
-Mdir=../../../outdir/nv_small/verif/testbench/trace_generatorcsrc
                         Chronologic VCS (TM)
      Version L-2016.06-SP2-6_Full64 -- Mon May 28 19:38:46 2018
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_version_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_global_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_message_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_phase_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_object_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_printer_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_tlm_defines.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm_imps.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_tlm_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_sequence_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_callback_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_reg_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/macros/uvm_deprecated_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dpi/uvm_dpi.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dpi/uvm_hdl.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dpi/uvm_dpi.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dpi/uvm_svcmd_dpi.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dpi/uvm_dpi.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dpi/uvm_regex.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dpi/uvm_dpi.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_coreservice.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_version.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_object_globals.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_misc.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_object.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_pool.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_queue.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_factory.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_registry.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_spell_chkr.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_resource.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_resource_specializations.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_resource_db.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_config_db.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_printer.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_comparer.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_packer.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_links.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_tr_database.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_tr_stream.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_recorder.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_event_callback.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_event.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_barrier.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_callback.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_callback.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_report_message.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_report_catcher.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_report_server.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_report_handler.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_report_object.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_transaction.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_phase.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_domain.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_bottomup_phase.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_topdown_phase.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_task_phase.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_common_phases.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_runtime_phases.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_component.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_root.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_component.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_objection.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_heartbeat.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_globals.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_cmdline_processor.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_traversal.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_base.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_dap.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_set_get_dap_base.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_dap.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_simple_lock_dap.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_dap.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_get_to_lock_dap.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_dap.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_set_before_get_dap.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/dap/uvm_dap.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm_ifs.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_sqr_ifs.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/base/uvm_port_base.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm_imps.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_imps.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_ports.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_exports.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_analysis_port.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm_fifo_base.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm_fifos.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm_req_rsp.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_sqr_connections.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_pair.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_policies.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_in_order_comparator.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_algorithmic_comparator.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_random_stimulus.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_subscriber.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_monitor.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_driver.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_push_driver.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_scoreboard.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_agent.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_env.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_test.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/comps/uvm_comps.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequence_item.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequencer_base.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequencer_analysis_fifo.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequencer_param_base.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequencer.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_push_sequencer.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequence_base.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequence.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequence_library.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_sequence_builtin.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/seq/uvm_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_defines.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_time.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_generic_payload.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_ifs.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_imps.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_ports.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_exports.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_sockets_base.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2_sockets.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_item.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_adapter.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_predictor.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_sequence.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_cbs.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_backdoor.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_field.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_vreg_field.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_indirect.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_fifo.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_file.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_mem_mam.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_vreg.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_mem.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_map.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_block.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/sequences/uvm_reg_hw_reset_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/sequences/uvm_reg_bit_bash_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/sequences/uvm_mem_walk_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/sequences/uvm_mem_access_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/sequences/uvm_reg_access_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/sequences/uvm_reg_mem_shared_access_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/sequences/uvm_reg_mem_built_in_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/snps_uvm_reg_bank.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Back to file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/defs/project.vh'
Parsing design file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man_pkg.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man_define.svh'.
Back to file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_region.svh'.
Back to file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_domain.svh'.
Back to file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man.svh'.
Back to file '/home/kcchang/nvdla_master/hw/verif/vip/mem_man/mem_man_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/verif/vip/surface_generator/surface_generator_pkg.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/verif/vip/surface_generator/surface_generator.sv'.
Back to file '/home/kcchang/nvdla_master/hw/verif/vip/surface_generator/surface_generator_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv'
Parsing included file '/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/etc/uvm-1.2/uvm_macros.svh'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral/nvdla_ral_pkg.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral/nvdla_ral_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual/opendla_reg.sv'.

Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/kcchang/nvdla_master/hw/outdir/nv_small/spec/manual/opendla_reg.sv, 7
nvdla_ral_pkg
  Package 'uvm_pkg' already wildcard imported. 
  Ignoring uvm_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral/nvdla_ral_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral/nvdla_ral.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/ral/nvdla_ral_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_interface.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_defines.svh'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_interface.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_defines.svh'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_gp_ext.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_sequencer.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_driver.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_monitor.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_agent.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_seq_lib.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/bit_toggle_cg.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_define.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_base.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_conv.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_sdp.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pdp.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_cdp.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_bdma.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_rubik.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_top.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_define.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_base_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_pdp_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_pdp_rdma_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_sdp_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_sdp_rdma_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdp_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdp_rdma_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdma_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cc_dp_resource.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_base_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_pdprdma_pdp_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cdprdma_cdp_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_sdprdma_sdp_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_sdprdma_sdp_pdp_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdp_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdp_pdp_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdprdma_sdp_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdprdma_sdp_pdp_scenario.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_common.svh'
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_core.sv'
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_base_test.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_core.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_base_test.sv'.
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_top.sv'
Parsing design file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_user_define_demo_test.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_feature_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_pitch_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_feature_data_full_reuse_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_feature_weight_full_reuse_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_image_data_full_reuse_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/sdp_bs_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/sdp_bn_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/sdp_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cdp_exp_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cdp_lin_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cdp_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_split_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_non_split_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_sdprdma_sdp_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_sdprdma_sdp_pdp_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_sdp_pdp_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/sdprdma_sdp_pdp_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/multi_scenario_rtest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_max_datain_width_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_max_datain_height_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_max_datain_channel_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_max_dataout_width_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_max_dataout_height_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cc_max_dataout_channel_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/sdp_max_cube_width_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/sdp_max_cube_height_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/sdp_max_cube_channel_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_max_cube_in_width_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_max_cube_in_height_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_max_cube_in_channel_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_max_cube_out_width_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_max_cube_out_height_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_max_cube_out_channel_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/pdp_split_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cdp_max_cube_width_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cdp_max_cube_height_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Parsing included file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/cdp_max_cube_channel_ctest.sv'.
Back to file '/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv'.
Top Level Modules:
       nvdla_tg_top
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...

13 unique modules to generate
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory `/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generatorcsrc' \

make[1]: Warning: File `filelist.cu' has modification time 1.4e+03 s in the future \

make[2]: Warning: File `filelist.cu' has modification time 1.4e+03 s in the future \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[2]: warning:  Clock skew detected.  Your build may be incomplete.
make[2]: Warning: File `filelist.cu' has modification time 1.4e+03 s in the future \

ld -shared  -o .//../trace_generator/simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
make[2]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x /home/kcchang/nvdla_master/hw/verif/testbench/trace_generator/../../../outdir/nv_small/verif/testbench/trace_generator/simv \
]; then chmod -x /home/kcchang/nvdla_master/hw/verif/testbench/trace_generator/../../../outdir/nv_small/verif/testbench/trace_generator/simv; \
fi
g++  -o /home/kcchang/nvdla_master/hw/verif/testbench/trace_generator/../../../outdir/nv_small/verif/testbench/trace_generator/simv \
-Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir \
-rdynamic  /cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/vpdlogstub.o fp_func_dpi.o \
uvm_dpi.o     _30894_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so \
rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/libzerosoft_rt_stubs.so \
/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/libvirsim.so /cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/liberrorinf.so \
/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/libsnpsmalloc.so /cadtools/synopsys/verdi/I-2014.03/share/PLI/VCS/LINUX64/pli.a \
/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/libvcsnew.so /cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/libsimprofile.so \
/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/libuclinative.so   -Wl,-whole-archive \
/cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
./../trace_generator/simv.daidir/vc_hdrs.o  _vcs_pli_stub_.o   /cadtools/synopsys/vcs_mx/L-2016.06-SP2-6/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
/home/kcchang/nvdla_master/hw/verif/testbench/trace_generator/../../../outdir/nv_small/verif/testbench/trace_generator/simv \
up to date
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
make[1]: Leaving directory `/home/kcchang/nvdla_master/hw/outdir/nv_small/verif/testbench/trace_generatorcsrc' \

CPU time: 31.798 seconds to compile + .492 seconds to elab + 1.008 seconds to link
