ENOMEM	,	V_102
IPROC_PCIE_CFG_DATA	,	V_34
PCIE_PHYLINKUP	,	V_50
pci_assign_unassigned_bus_resources	,	F_50
pci_bus	,	V_2
PCI_CLASS_BRIDGE_PCI	,	V_56
IORESOURCE_IO	,	V_87
dev_info	,	F_28
reg_offsets	,	V_13
iproc_pcie_reset	,	F_13
msleep	,	F_15
upper_32_bits	,	F_33
iproc_msi_init	,	F_40
iproc_pcie_ob	,	V_65
OARR_VALID	,	V_75
number	,	V_23
PCI_BRIDGE_CTRL_REG_OFFSET	,	F_19
pci_bus_write_config_dword	,	F_23
"unable to create PCI root bus\n"	,	L_15
iproc_pcie_ops	,	V_101
dev	,	V_41
"map failed\n"	,	L_14
pci_bus_add_devices	,	F_52
iproc_pcie_reg_paxb	,	V_97
iproc_pcie_reg_paxc	,	V_98
iproc_pcie_read_reg	,	F_5
of_parse_phandle	,	F_39
pci_scan_child_bus	,	F_49
val	,	V_16
PCI_FUNC	,	F_12
IORESOURCE_BUS	,	V_88
iproc_pcie_enable	,	F_29
"unable to power on PCIe PHY\n"	,	L_12
iproc_pcie_map_ranges	,	F_34
iproc_data	,	F_1
EP_MODE_SURVIVE_PERST	,	V_38
axi_addr	,	V_62
devfn	,	V_18
pci_remove_root_bus	,	F_54
CONFIG_ARM	,	F_2
PCI_HEADER_TYPE	,	V_53
size	,	V_64
iproc_pcie_msi_disable	,	F_41
"DOWN"	,	L_5
iproc_pcie_reg_is_invalid	,	F_3
"in EP mode, hdr=%#02x\n"	,	L_2
of_node	,	V_93
IPROC_PCIE_OARR_LO	,	V_74
PCI_EXP_LNKSTA_NLW	,	V_58
device	,	V_40
resource_entry	,	V_82
ENODEV	,	V_52
PCI_CLASS_BRIDGE_MASK	,	F_20
iproc_pcie_setup_ob	,	F_30
private_data	,	V_8
IPROC_PCIE_OARR_HI	,	V_77
CONFIG_PCI_MSI	,	V_105
resource_size_t	,	T_6
err_power_off_phy	,	V_99
IPROC_PCIE_CFG_ADDR	,	V_33
device_node	,	V_91
CFG_ADDR_DEV_NUM_SHIFT	,	V_29
pos	,	V_45
pci_common_swizzle	,	V_106
where	,	V_19
u16	,	T_1
iproc_pcie_map_cfg_bus	,	F_10
PCI_EXP_LNKSTA	,	V_57
resource_list_for_each_entry	,	F_35
"msi-parent"	,	L_10
need_ob_cfg	,	V_100
u8	,	T_4
err_rm_root_bus	,	V_104
CFG_ADDR_CFG_TYPE_MASK	,	V_32
iproc_msi_exit	,	F_42
IPROC_PCIE_OMAP_HI	,	V_79
PCI_EXP_CAP	,	V_46
iproc_pcie_reg_offset	,	F_4
i	,	V_67
pci_create_root_bus	,	F_47
reg_offset	,	V_9
EFAULT	,	V_55
pci_sys_data	,	V_5
pci_bus_read_config_dword	,	F_22
devm_request_pci_bus_resources	,	F_44
EINVAL	,	V_72
CFG_ADDR_BUS_NUM_SHIFT	,	V_28
iproc_pcie_reg	,	V_11
PCI_SLOT	,	F_11
iproc_pcie_remove	,	F_57
udelay	,	F_14
PAXC_RESET_MASK	,	V_36
pcie	,	V_4
CFG_ADDR_FUNC_NUM_SHIFT	,	V_30
CFG_ADDR_REG_NUM_MASK	,	V_31
IPROC_PCIE_REG_INVALID	,	V_10
EP_PERST_SOURCE_SELECT	,	V_37
hdr_type	,	V_42
phy	,	V_94
bus	,	V_3
IPROC_PCIE_CFG_IND_ADDR	,	V_24
__iomem	,	T_3
IS_ENABLED	,	F_48
link_status	,	V_47
axi_offset	,	V_73
PCI_TARGET_LINK_SPEED_GEN2	,	F_26
"axi address %pap less than offset %pap\n"	,	L_8
IPROC_PCIE_LINK_STATUS	,	V_49
PCI_TARGET_LINK_SPEED_GEN1	,	F_27
"invalid resource %pR\n"	,	L_9
lower_32_bits	,	F_32
IPROC_PCIE_CLK_CTRL	,	V_35
"res size %pap exceeds max supported size 0x%llx\n"	,	L_6
reg	,	V_12
u32	,	T_2
"UP"	,	L_4
SYS_RC_INTX_MASK	,	V_61
pci_fixup_irqs	,	F_51
"link: %s\n"	,	L_3
pci_addr	,	V_63
PCI_TARGET_LINK_SPEED_MASK	,	F_25
sysdata	,	V_7
CFG_IND_ADDR_MASK	,	V_25
set_oarr_size	,	V_76
ret	,	V_83
res	,	V_85
offset	,	V_14
resource	,	V_84
resource_type	,	F_36
max_size	,	V_68
IPROC_PCIE_PAXC	,	V_27
res_type	,	V_86
root_bus	,	V_103
"PHY or data link is INACTIVE!\n"	,	L_1
pci_stop_root_bus	,	F_53
link_ctrl	,	V_43
IPROC_PCIE_PAXB	,	V_96
PCI_EXP_LNKCTL2	,	V_59
phy_power_on	,	F_46
MAX_NUM_OB_WINDOWS	,	V_70
iproc_pcie	,	V_1
"not using iProc MSI\n"	,	L_17
fn	,	V_21
slot	,	V_20
IPROC_PCIE_CFG_IND_DATA	,	V_26
iproc_pcie_check_link	,	F_16
IPROC_PCIE_INTX_EN	,	V_60
phy_power_off	,	F_55
sys	,	V_6
div64_u64_rem	,	F_31
"unable to initialize PCIe PHY\n"	,	L_11
PCIE_DL_ACTIVE	,	V_51
dev_err	,	F_17
window_size	,	V_69
ob	,	V_66
RC_PCIE_RST_OUTPUT	,	V_39
iproc_pcie_write_reg	,	F_7
msi_node	,	V_92
busno	,	V_22
IORESOURCE_MEM	,	V_89
class	,	V_44
PCI_CLASS_BRIDGE_SHIFT	,	F_21
IPROC_PCIE_OMAP_LO	,	V_78
map_irq	,	V_107
readl	,	F_6
writel	,	F_8
link_is_active	,	V_48
list_head	,	V_80
start	,	V_90
resources	,	V_81
iproc_pcie_setup	,	F_43
phy_exit	,	F_56
pci_bus_read_config_byte	,	F_18
resource_size	,	F_37
pci_bus_read_config_word	,	F_24
u64	,	T_5
"no PCIe EP device detected\n"	,	L_16
iproc_pcie_ob_write	,	F_9
PCI_HEADER_TYPE_BRIDGE	,	V_54
"res size %pap needs to be multiple of window size %pap\n"	,	L_7
iproc_pcie_msi_enable	,	F_38
"incompatible iProc PCIe interface\n"	,	L_13
window	,	V_17
phy_init	,	F_45
err_exit_phy	,	V_95
remainder	,	V_71
base	,	V_15
