@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":165:4:165:5|Found inferred clock Abs_Val_Cmplx_CORDIC_sd|CLK which controls 67 sequential elements including CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.counter_0.count[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
