INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:11:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.315ns period=6.630ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.315ns period=6.630ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.630ns  (clk rise@6.630ns - clk rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 1.925ns (31.847%)  route 4.120ns (68.153%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.113 - 6.630 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2025, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y201        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y201        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=24, routed)          0.439     1.163    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X20Y200        LUT4 (Prop_lut4_I1_O)        0.043     1.206 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_i_7/O
                         net (fo=1, routed)           0.000     1.206    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_i_7_n_0
    SLICE_X20Y200        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.452 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.452    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X20Y201        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.604 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.299     1.903    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_6
    SLICE_X21Y201        LUT3 (Prop_lut3_I1_O)        0.121     2.024 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.378     2.401    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X22Y199        LUT6 (Prop_lut6_I2_O)        0.043     2.444 r  lsq1/handshake_lsq_lsq1_core/dataReg[1]_i_2/O
                         net (fo=2, routed)           0.294     2.738    lsq1/handshake_lsq_lsq1_core/dataReg[1]_i_2_n_0
    SLICE_X23Y198        LUT5 (Prop_lut5_I2_O)        0.043     2.781 r  lsq1/handshake_lsq_lsq1_core/level5_c1[4]_i_2/O
                         net (fo=9, routed)           0.520     3.301    lsq1/handshake_lsq_lsq1_core/level5_c1[4]_i_2_n_0
    SLICE_X25Y204        LUT4 (Prop_lut4_I0_O)        0.043     3.344 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.554     3.898    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X23Y206        LUT6 (Prop_lut6_I2_O)        0.043     3.941 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.092     4.033    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X23Y206        LUT5 (Prop_lut5_I4_O)        0.043     4.076 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.239     4.314    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X20Y206        LUT3 (Prop_lut3_I0_O)        0.043     4.357 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.357    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X20Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.530 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.530    addf0/operator/ltOp_carry__2_n_0
    SLICE_X20Y207        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.652 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.238     4.891    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X21Y208        LUT6 (Prop_lut6_I5_O)        0.127     5.018 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.097     5.115    addf0/operator/p_1_in[1]
    SLICE_X20Y208        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.255     5.370 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.419     5.789    addf0/operator/RightShifterComponent/O[1]
    SLICE_X21Y209        LUT4 (Prop_lut4_I0_O)        0.126     5.915 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.144     6.059    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X21Y209        LUT5 (Prop_lut5_I0_O)        0.043     6.102 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.195     6.297    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X21Y211        LUT3 (Prop_lut3_I1_O)        0.043     6.340 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.213     6.553    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X21Y211        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.630     6.630 r  
                                                      0.000     6.630 r  clk (IN)
                         net (fo=2025, unset)         0.483     7.113    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y211        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     7.113    
                         clock uncertainty           -0.035     7.077    
    SLICE_X21Y211        FDRE (Setup_fdre_C_R)       -0.295     6.782    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  0.230    




