
---------- Begin Simulation Statistics ----------
final_tick                                22384375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     31                       # Simulator instruction rate (inst/s)
host_mem_usage                                6894168                       # Number of bytes of host memory used
host_op_rate                                       34                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11553.90                       # Real time elapsed on the host
host_tick_rate                                1901612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      362722                       # Number of instructions simulated
sim_ops                                        391081                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021971                       # Number of seconds simulated
sim_ticks                                 21971030625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.288055                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   11334                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16844                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                193                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2321                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15836                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1435                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2030                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              595                       # Number of indirect misses.
system.cpu.branchPred.lookups                   27916                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4469                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          629                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      160485                       # Number of instructions committed
system.cpu.committedOps                        171432                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.604387                       # CPI: cycles per instruction
system.cpu.discardedOps                          6063                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             125855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             26782                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            11939                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          214142                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383968                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      105                       # number of quiesce instructions executed
system.cpu.numCycles                           417965                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       105                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  128220     74.79%     74.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                    273      0.16%     74.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                  25770     15.03%     89.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 17169     10.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   171432                       # Class of committed instruction
system.cpu.quiesceCycles                     34735684                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          203823                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           465                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               13998                       # Transaction distribution
system.membus.trans_dist::ReadResp              14327                       # Transaction distribution
system.membus.trans_dist::WriteReq              20826                       # Transaction distribution
system.membus.trans_dist::WriteResp             20826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict               82                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        67166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        67166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         8977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2176505                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35318                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000736                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027123                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35292     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35318                       # Request fanout histogram
system.membus.reqLayer6.occupancy           119147635                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2502250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              612874                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              497250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1758195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          102442765                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1474500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2982837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3728546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745709                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2982837                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3728546                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3728546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3728546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7457092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       101430                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       101430                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       180226                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       266242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       427116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2841                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2883588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4259844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6804609                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          569544625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.6                       # Network utilization (%)
system.acctest.local_bus.numRequests           489072                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1067                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    512429154                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    439350000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8948511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14914184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4474255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5965674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34302624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5965674                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4474255                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10439929                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8948511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14914184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10439929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10439929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44742553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4474255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10439929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14914184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4474255                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1538389                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6012645                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4474255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14914184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1538389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20926829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        13871                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        13871                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        19712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        19712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        47106                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        67166                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       460124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1507332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        42824                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        42824    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        42824                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    128144760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     89043000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45448928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11075512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2008927517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11931347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47725390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2068584254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44742553                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44804999                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89547552                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053670070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56736346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47725390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2158131806                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3801092                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2031620                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3342340                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       620545                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        63489                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       391169                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26845532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    104399472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38776879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2982837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    173004720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     59656737                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     92468125                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    152124862                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26845532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    164056209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    131245004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2982837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    325129582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18816                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18816                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          294                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          319                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       856400                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         929224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       856400                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       856400                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       856400                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        929224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       655364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             890024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1262208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        10241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19722                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9010956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     29828551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1538389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            131082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40508978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          29129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11931347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38776879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5965674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57448739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          29129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20942304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     68605430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5965674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1538389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           131082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             97957717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     23511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006378944750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               32551                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20484                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19722                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    513172090                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               877338340                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36990.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63240.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       121                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18376                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13913                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    371                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.676811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.463372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.138042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           86      3.69%      3.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           49      2.10%      5.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           46      1.97%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      1.71%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      2.83%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      1.37%     13.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      1.37%     15.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      2.06%     17.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1934     82.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2333                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.790698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.973972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            203     94.42%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.47%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.47%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.93%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      2.79%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            2      0.93%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           215                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      91.734884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.721817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    240.489317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            182     84.65%     84.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      5.58%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.47%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.93%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.93%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.47%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.47%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.47%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.86%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      4.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           215                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 887872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1262272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  890024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1262208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21970132250                       # Total gap between requests
system.mem_ctrls.avgGap                     653134.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       652676                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       850880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9010956.444379359484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 29706207.739628966898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1538389.371754835593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 128168.771327266775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81561.945390078850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11931347.439920106903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38727359.427182085812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5965673.719960053451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745709.214995006681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        10241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           45                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           10                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    192786270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    650738135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31501505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2312430                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5264153250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27664642450                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 311035452500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  26297535750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23929125500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62189.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     63542.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59436.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51387.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 526415325.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6754063.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  23365043.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12840593.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93473146.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         1151653.950000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         803829.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            25236975                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       27410039.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210346541.999983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40203239.437500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     388400126.700005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       693552405.937515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         31.566676                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20376217750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1188600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    407777250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 210                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     206760427.380952                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    499298946.209841                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          105    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       494250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       674530125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21709844875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        54564                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            54564                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        54564                       # number of overall hits
system.cpu.icache.overall_hits::total           54564                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          294                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            294                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          294                       # number of overall misses
system.cpu.icache.overall_misses::total           294                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12759375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12759375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12759375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12759375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        54858                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        54858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        54858                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        54858                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005359                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005359                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005359                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005359                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.234694                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.234694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.234694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.234694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          294                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          294                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          294                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          294                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12296500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12296500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005359                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005359                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005359                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005359                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41824.829932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41824.829932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41824.829932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41824.829932                       # average overall mshr miss latency
system.cpu.icache.replacements                     77                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        54564                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           54564                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          294                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           294                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12759375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12759375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        54858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        54858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005359                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005359                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.234694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.234694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12296500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12296500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41824.829932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41824.829932                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.773134                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               35225                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                77                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            457.467532                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.773134                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.827682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            110010                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           110010                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        42496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            42496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        42496                       # number of overall hits
system.cpu.dcache.overall_hits::total           42496                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           90                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             90                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           90                       # number of overall misses
system.cpu.dcache.overall_misses::total            90                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6528500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6528500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6528500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6528500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        42586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        42586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        42586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        42586                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002113                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72538.888889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72538.888889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72538.888889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72538.888889                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           20                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           70                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1241                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1241                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4867375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4867375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4867375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4867375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2761250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2761250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69533.928571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69533.928571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69533.928571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69533.928571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2225.020145                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2225.020145                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     15                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        26557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           26557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           35                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            35                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2164375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2164375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        26592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        26592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61839.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61839.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          127                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          127                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2111250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2111250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2761250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2761250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60321.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60321.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21742.125984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21742.125984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        15939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4364125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4364125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79347.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79347.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1114                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1114                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2756125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2756125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78746.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78746.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.183702                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                15                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.066667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.183702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.498406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.498406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            170414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           170414                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22384375000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22384479375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     31                       # Simulator instruction rate (inst/s)
host_mem_usage                                6894168                       # Number of bytes of host memory used
host_op_rate                                       34                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11554.07                       # Real time elapsed on the host
host_tick_rate                                1901593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      362731                       # Number of instructions simulated
sim_ops                                        391096                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021971                       # Number of seconds simulated
sim_ticks                                 21971135000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.283951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   11336                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16848                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                194                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2323                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15836                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1435                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2030                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              595                       # Number of indirect misses.
system.cpu.branchPred.lookups                   27922                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4471                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          629                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      160494                       # Number of instructions committed
system.cpu.committedOps                        171447                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.605281                       # CPI: cycles per instruction
system.cpu.discardedOps                          6070                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             125872                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             26782                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            11942                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          214265                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383836                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      105                       # number of quiesce instructions executed
system.cpu.numCycles                           418132                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       105                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  128228     74.79%     74.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                    273      0.16%     74.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                  25776     15.03%     89.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 17169     10.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   171447                       # Class of committed instruction
system.cpu.quiesceCycles                     34735684                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          203867                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               13998                       # Transaction distribution
system.membus.trans_dist::ReadResp              14328                       # Transaction distribution
system.membus.trans_dist::WriteReq              20826                       # Transaction distribution
system.membus.trans_dist::WriteResp             20826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::CleanEvict               82                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            36                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        67166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        67166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         9105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2176633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35319                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000736                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027122                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35293     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35319                       # Request fanout histogram
system.membus.reqLayer6.occupancy           119154885                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2502250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              612874                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              497250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1763945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          102442765                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1474500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2982823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3728528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745706                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2982823                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3728528                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3728528                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3728528                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7457057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       101430                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       101430                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       180226                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       266242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       427116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2841                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2883588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4259844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6804609                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          569544625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.6                       # Network utilization (%)
system.acctest.local_bus.numRequests           489072                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1067                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    512429154                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    439350000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8948468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14914113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4474234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5965645                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34302461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5965645                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4474234                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10439879                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8948468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14914113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10439879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10439879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44742340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4474234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10439879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14914113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4474234                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1538382                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6012616                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4474234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14914113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1538382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20926730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        13871                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        13871                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        19712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        19712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        47106                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        67166                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       460124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1507332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      2148712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        42824                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        42824    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        42824                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    128144760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     89043000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45448928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11075512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2008917974                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11931291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47725163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2068574427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44742340                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44804786                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89547126                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053660314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56736077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47725163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2158121554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3801092                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2031620                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3342340                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       620545                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        63489                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       391169                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26845404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    104398976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38776695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2982823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    173003898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     59656454                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     92467685                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    152124139                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26845404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    164055430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    131244380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2982823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    325128037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18816                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18816                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          294                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          319                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       856396                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         929219                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       856396                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       856396                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       856396                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        929219                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       655364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             890088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1262272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        10241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9010914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     29828409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1538382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            133994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40511699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          32042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11931291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38776695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5965645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57451379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          32042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20942204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     68605104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5965645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1538382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           133994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             97963077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     23511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        45.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006378944750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               32554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20484                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13917                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19723                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13917                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    513190090                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               877382590                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36989.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63239.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       121                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18376                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    371                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.676811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.463372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.138042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           86      3.69%      3.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           49      2.10%      5.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           46      1.97%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      1.71%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      2.83%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      1.37%     13.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      1.37%     15.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      2.06%     17.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1934     82.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2333                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.790698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.973972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            203     94.42%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.47%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.47%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.93%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      2.79%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            2      0.93%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           215                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      91.734884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.721817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    240.489317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            182     84.65%     84.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      5.58%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.47%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.93%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.93%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.47%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.47%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.47%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.86%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      4.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           215                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 887936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1262272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  890088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1262272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21971496875                       # Total gap between requests
system.mem_ctrls.avgGap                     653136.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       652676                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       850880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9010913.637370122597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 29706066.618770491332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1538382.063557481160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 131081.075238033896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81561.557925887770                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11931290.759444152936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38727175.450881354511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5965645.379722076468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745705.672465259559                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        10241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           11                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    192786270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    650738135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31501505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2356680                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5264153250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27664642450                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 311035452500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  26297535750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23929125500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62189.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     63542.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59436.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51232.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 478559386.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6754063.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  23365043.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12840593.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93473146.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         1152147.375000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         803829.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        25238793.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       27410039.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210346541.999983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40205976.225000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     388400197.800005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       693557526.000015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         31.566759                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20376220875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1188600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    407878500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 210                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     206760427.380952                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    499298946.209841                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          105    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       494250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       674634500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21709844875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        54576                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            54576                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        54576                       # number of overall hits
system.cpu.icache.overall_hits::total           54576                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          294                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            294                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          294                       # number of overall misses
system.cpu.icache.overall_misses::total           294                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12759375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12759375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12759375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12759375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        54870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        54870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        54870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        54870                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005358                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005358                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005358                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005358                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.234694                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.234694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.234694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.234694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          294                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          294                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          294                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          294                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12296500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12296500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005358                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41824.829932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41824.829932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41824.829932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41824.829932                       # average overall mshr miss latency
system.cpu.icache.replacements                     77                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        54576                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           54576                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          294                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           294                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12759375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12759375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        54870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        54870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.234694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.234694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12296500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12296500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41824.829932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41824.829932                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.773164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              164775                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   325                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.773164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.827682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            110034                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           110034                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        42500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            42500                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        42500                       # number of overall hits
system.cpu.dcache.overall_hits::total           42500                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           91                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             91                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           91                       # number of overall misses
system.cpu.dcache.overall_misses::total            91                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6607250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6607250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6607250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6607250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        42591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        42591                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        42591                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        42591                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72607.142857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72607.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72607.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72607.142857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           20                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           71                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           71                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           71                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1241                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1241                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4944500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4944500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4944500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4944500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2761250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2761250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69640.845070                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69640.845070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69640.845070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69640.845070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2225.020145                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2225.020145                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     16                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        26561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           26561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           36                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            36                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2243125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2243125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        26597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        26597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62309.027778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62309.027778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          127                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          127                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2188375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2188375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2761250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2761250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60788.194444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60788.194444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21742.125984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21742.125984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        15939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4364125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4364125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79347.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79347.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1114                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1114                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2756125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2756125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78746.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78746.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.183735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               45952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.294964                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.183735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.498406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.498406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            170435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           170435                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22384479375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
