# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../signed_5b_adder.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
