#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 13 13:12:38 2024
# Process ID: 4840
# Current directory: E:/University/Semester 8/FPGA/Lab/Lab5/part1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21512 E:\University\Semester 8\FPGA\Lab\Lab5\part1\part1.xpr
# Log file: E:/University/Semester 8/FPGA/Lab/Lab5/part1/vivado.log
# Journal file: E:/University/Semester 8/FPGA/Lab/Lab5/part1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.xpr}
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/impl_1/sign_adder.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/impl_1/sign_adder.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_hw
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/impl_1/sign_adder.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/impl_1/sign_adder.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
