#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000014b85c8cf50 .scope module, "regfile_tb" "regfile_tb" 2 1;
 .timescale 0 0;
v0000014b85d25140_0 .var "clk", 0 0;
v0000014b85d25460_0 .net "read1", 31 0, L_0000014b85c8ab20;  1 drivers
v0000014b85d24e20_0 .var "read1_address", 4 0;
v0000014b85d24a60_0 .net "read2", 31 0, L_0000014b85c8ab90;  1 drivers
v0000014b85d250a0_0 .var "read2_address", 4 0;
v0000014b85d24b00_0 .var "reg_write", 0 0;
v0000014b85d24c40_0 .var "write", 31 0;
v0000014b85d251e0_0 .var "write_address", 4 0;
S_0000014b85c8d0e0 .scope module, "uut" "regfile" 2 8, 3 1 0, S_0000014b85c8cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "write_address";
    .port_info 3 /INPUT 5 "read1_address";
    .port_info 4 /INPUT 5 "read2_address";
    .port_info 5 /INPUT 32 "write";
    .port_info 6 /OUTPUT 32 "read1";
    .port_info 7 /OUTPUT 32 "read2";
L_0000014b85c8ab20 .functor BUFZ 32, L_0000014b85d24ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014b85c8ab90 .functor BUFZ 32, L_0000014b85d25640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014b85c86f50_0 .net *"_ivl_0", 31 0, L_0000014b85d24ba0;  1 drivers
v0000014b85c8d270_0 .net *"_ivl_10", 6 0, L_0000014b85d25280;  1 drivers
L_0000014b85d260a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014b85c8d310_0 .net *"_ivl_13", 1 0, L_0000014b85d260a0;  1 drivers
v0000014b85cd35a0_0 .net *"_ivl_2", 6 0, L_0000014b85d255a0;  1 drivers
L_0000014b85d26058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014b85cd3640_0 .net *"_ivl_5", 1 0, L_0000014b85d26058;  1 drivers
v0000014b85cd36e0_0 .net *"_ivl_8", 31 0, L_0000014b85d25640;  1 drivers
v0000014b85cd3780_0 .net "clk", 0 0, v0000014b85d25140_0;  1 drivers
v0000014b85cd3820_0 .net "read1", 31 0, L_0000014b85c8ab20;  alias, 1 drivers
v0000014b85cd38c0_0 .net "read1_address", 4 0, v0000014b85d24e20_0;  1 drivers
v0000014b85cd3960_0 .net "read2", 31 0, L_0000014b85c8ab90;  alias, 1 drivers
v0000014b85cd3a00_0 .net "read2_address", 4 0, v0000014b85d250a0_0;  1 drivers
v0000014b85cd3aa0_0 .net "reg_write", 0 0, v0000014b85d24b00_0;  1 drivers
v0000014b85d25500 .array "register", 0 31, 31 0;
v0000014b85d253c0_0 .net "write", 31 0, v0000014b85d24c40_0;  1 drivers
v0000014b85d249c0_0 .net "write_address", 4 0, v0000014b85d251e0_0;  1 drivers
E_0000014b85c8bd70 .event posedge, v0000014b85cd3780_0;
L_0000014b85d24ba0 .array/port v0000014b85d25500, L_0000014b85d255a0;
L_0000014b85d255a0 .concat [ 5 2 0 0], v0000014b85d24e20_0, L_0000014b85d26058;
L_0000014b85d25640 .array/port v0000014b85d25500, L_0000014b85d25280;
L_0000014b85d25280 .concat [ 5 2 0 0], v0000014b85d250a0_0, L_0000014b85d260a0;
    .scope S_0000014b85c8d0e0;
T_0 ;
    %wait E_0000014b85c8bd70;
    %load/vec4 v0000014b85cd3aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000014b85d249c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000014b85d253c0_0;
    %load/vec4 v0000014b85d249c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014b85d25500, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014b85c8cf50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b85d25140_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000014b85c8cf50;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000014b85d25140_0;
    %inv;
    %store/vec4 v0000014b85d25140_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014b85c8cf50;
T_3 ;
    %vpi_call 2 23 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014b85c8cf50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b85d24b00_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014b85d251e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014b85d24e20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014b85d250a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014b85d24c40_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b85d24b00_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000014b85d251e0_0, 0, 5;
    %pushi/vec4 67, 0, 32;
    %store/vec4 v0000014b85d24c40_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b85d24b00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014b85d24c40_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000014b85d24e20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014b85d250a0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b85d24b00_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000014b85d251e0_0, 0, 5;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0000014b85d24c40_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b85d24b00_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000014b85d24e20_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000014b85d250a0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/regfile_tb.v";
    "src/regfile.v";
