<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SensiEdgeDoc: main_serial_interface</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SensiEdgeDoc
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">main_serial_interface</div></div>
</div><!--header-->
<div class="contents">

<p>This file provides a set of functions needed to drive the lsm6dso32 enhanced inertial module.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___l_s_m6_d_s_o32___interfaces___functions"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___interfaces___functions.html">LSM6DSO32_Interfaces_Functions</a></td></tr>
<tr class="memdesc:group___l_s_m6_d_s_o32___interfaces___functions"><td class="mdescLeft">&#160;</td><td class="mdescRight">This section provide a set of functions used to read and write a generic register of the device. MANDATORY: return 0 -&gt; no Error. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_s_m6_d_s_o32___sensitivity"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html">LSM6DSO32_Sensitivity</a></td></tr>
<tr class="memdesc:group___l_s_m6_d_s_o32___sensitivity"><td class="mdescLeft">&#160;</td><td class="mdescRight">These functions convert raw-data into engineering units. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_s_m6_d_s_o32___data___generation"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data___generation.html">LSM6DSO32_Data_Generation</a></td></tr>
<tr class="memdesc:group___l_s_m6_d_s_o32___data___generation"><td class="mdescLeft">&#160;</td><td class="mdescRight">This section groups all the functions concerning data generation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_t_microelectronics"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_microelectronics.html">sensors common types</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_s_m6_d_s_o32___infos"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___infos.html">LSM6DSO32_Infos</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_s_m6_d_s_o32___register___union"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___register___union.html">LSM6DSO32_Register_Union</a></td></tr>
<tr class="memdesc:group___l_s_m6_d_s_o32___register___union"><td class="mdescLeft">&#160;</td><td class="mdescRight">This union group all the registers that has a bitfield description. This union is useful but not need by the driver. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__func__cfg__access__t.html">lsm6dso32_func_cfg_access_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__pin__ctrl__t.html">lsm6dso32_pin_ctrl_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fifo__ctrl1__t.html">lsm6dso32_fifo_ctrl1_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fifo__ctrl2__t.html">lsm6dso32_fifo_ctrl2_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fifo__ctrl3__t.html">lsm6dso32_fifo_ctrl3_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fifo__ctrl4__t.html">lsm6dso32_fifo_ctrl4_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__counter__bdr__reg1__t.html">lsm6dso32_counter_bdr_reg1_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__counter__bdr__reg2__t.html">lsm6dso32_counter_bdr_reg2_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__int1__ctrl__t.html">lsm6dso32_int1_ctrl_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__int2__ctrl__t.html">lsm6dso32_int2_ctrl_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl1__xl__t.html">lsm6dso32_ctrl1_xl_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl2__g__t.html">lsm6dso32_ctrl2_g_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl3__c__t.html">lsm6dso32_ctrl3_c_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl4__c__t.html">lsm6dso32_ctrl4_c_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl5__c__t.html">lsm6dso32_ctrl5_c_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl6__c__t.html">lsm6dso32_ctrl6_c_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl7__g__t.html">lsm6dso32_ctrl7_g_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl8__xl__t.html">lsm6dso32_ctrl8_xl_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl9__xl__t.html">lsm6dso32_ctrl9_xl_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__ctrl10__c__t.html">lsm6dso32_ctrl10_c_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__all__int__src__t.html">lsm6dso32_all_int_src_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__wake__up__src__t.html">lsm6dso32_wake_up_src_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__tap__src__t.html">lsm6dso32_tap_src_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__d6d__src__t.html">lsm6dso32_d6d_src_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__status__reg__t.html">lsm6dso32_status_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__status__mainpage__t.html">lsm6dso32_emb_func_status_mainpage_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__status__a__mainpage__t.html">lsm6dso32_fsm_status_a_mainpage_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__status__b__mainpage__t.html">lsm6dso32_fsm_status_b_mainpage_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__status__master__mainpage__t.html">lsm6dso32_status_master_mainpage_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fifo__status1__t.html">lsm6dso32_fifo_status1_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fifo__status2__t.html">lsm6dso32_fifo_status2_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__tap__cfg0__t.html">lsm6dso32_tap_cfg0_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__tap__cfg1__t.html">lsm6dso32_tap_cfg1_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__tap__cfg2__t.html">lsm6dso32_tap_cfg2_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__tap__ths__6d__t.html">lsm6dso32_tap_ths_6d_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__int__dur2__t.html">lsm6dso32_int_dur2_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__wake__up__ths__t.html">lsm6dso32_wake_up_ths_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__wake__up__dur__t.html">lsm6dso32_wake_up_dur_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__free__fall__t.html">lsm6dso32_free_fall_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__md1__cfg__t.html">lsm6dso32_md1_cfg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__md2__cfg__t.html">lsm6dso32_md2_cfg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__i3c__bus__avb__t.html">lsm6dso32_i3c_bus_avb_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__internal__freq__fine__t.html">lsm6dso32_internal_freq_fine_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fifo__data__out__tag__t.html">lsm6dso32_fifo_data_out_tag_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__page__sel__t.html">lsm6dso32_page_sel_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__en__a__t.html">lsm6dso32_emb_func_en_a_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__en__b__t.html">lsm6dso32_emb_func_en_b_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__page__address__t.html">lsm6dso32_page_address_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__page__value__t.html">lsm6dso32_page_value_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__int1__t.html">lsm6dso32_emb_func_int1_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__int1__a__t.html">lsm6dso32_fsm_int1_a_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__int1__b__t.html">lsm6dso32_fsm_int1_b_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__int2__t.html">lsm6dso32_emb_func_int2_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__int2__a__t.html">lsm6dso32_fsm_int2_a_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__int2__b__t.html">lsm6dso32_fsm_int2_b_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__status__t.html">lsm6dso32_emb_func_status_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__status__a__t.html">lsm6dso32_fsm_status_a_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__status__b__t.html">lsm6dso32_fsm_status_b_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__page__rw__t.html">lsm6dso32_page_rw_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__fifo__cfg__t.html">lsm6dso32_emb_func_fifo_cfg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__enable__a__t.html">lsm6dso32_fsm_enable_a_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__enable__b__t.html">lsm6dso32_fsm_enable_b_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__long__counter__clear__t.html">lsm6dso32_fsm_long_counter_clear_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs1__t.html">lsm6dso32_fsm_outs1_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs2__t.html">lsm6dso32_fsm_outs2_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs3__t.html">lsm6dso32_fsm_outs3_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs4__t.html">lsm6dso32_fsm_outs4_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs5__t.html">lsm6dso32_fsm_outs5_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs6__t.html">lsm6dso32_fsm_outs6_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs7__t.html">lsm6dso32_fsm_outs7_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs8__t.html">lsm6dso32_fsm_outs8_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs9__t.html">lsm6dso32_fsm_outs9_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs10__t.html">lsm6dso32_fsm_outs10_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs11__t.html">lsm6dso32_fsm_outs11_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs12__t.html">lsm6dso32_fsm_outs12_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs13__t.html">lsm6dso32_fsm_outs13_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs14__t.html">lsm6dso32_fsm_outs14_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs15__t.html">lsm6dso32_fsm_outs15_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__outs16__t.html">lsm6dso32_fsm_outs16_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__odr__cfg__b__t.html">lsm6dso32_emb_func_odr_cfg_b_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__src__t.html">lsm6dso32_emb_func_src_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__init__a__t.html">lsm6dso32_emb_func_init_a_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__func__init__b__t.html">lsm6dso32_emb_func_init_b_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__mag__cfg__a__t.html">lsm6dso32_mag_cfg_a_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__mag__cfg__b__t.html">lsm6dso32_mag_cfg_b_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__pedo__cmd__reg__t.html">lsm6dso32_pedo_cmd_reg_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__1__t.html">lsm6dso32_sensor_hub_1_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__2__t.html">lsm6dso32_sensor_hub_2_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__3__t.html">lsm6dso32_sensor_hub_3_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__4__t.html">lsm6dso32_sensor_hub_4_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__5__t.html">lsm6dso32_sensor_hub_5_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__6__t.html">lsm6dso32_sensor_hub_6_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__7__t.html">lsm6dso32_sensor_hub_7_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__8__t.html">lsm6dso32_sensor_hub_8_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__9__t.html">lsm6dso32_sensor_hub_9_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__10__t.html">lsm6dso32_sensor_hub_10_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__11__t.html">lsm6dso32_sensor_hub_11_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__12__t.html">lsm6dso32_sensor_hub_12_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__13__t.html">lsm6dso32_sensor_hub_13_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__14__t.html">lsm6dso32_sensor_hub_14_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__15__t.html">lsm6dso32_sensor_hub_15_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__16__t.html">lsm6dso32_sensor_hub_16_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__17__t.html">lsm6dso32_sensor_hub_17_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sensor__hub__18__t.html">lsm6dso32_sensor_hub_18_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__master__config__t.html">lsm6dso32_master_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv0__add__t.html">lsm6dso32_slv0_add_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv0__subadd__t.html">lsm6dso32_slv0_subadd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv0__config__t.html">lsm6dso32_slv0_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv1__add__t.html">lsm6dso32_slv1_add_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv1__subadd__t.html">lsm6dso32_slv1_subadd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv1__config__t.html">lsm6dso32_slv1_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv2__add__t.html">lsm6dso32_slv2_add_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv2__subadd__t.html">lsm6dso32_slv2_subadd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv2__config__t.html">lsm6dso32_slv2_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv3__add__t.html">lsm6dso32_slv3_add_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv3__subadd__t.html">lsm6dso32_slv3_subadd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__slv3__config__t.html">lsm6dso32_slv3_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__datawrite__src__mode__sub__slv0__t.html">lsm6dso32_datawrite_src_mode_sub_slv0_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__status__master__t.html">lsm6dso32_status_master_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__all__sources__t.html">lsm6dso32_all_sources_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__pin__int1__route__t.html">lsm6dso32_pin_int1_route_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__pin__int2__route__t.html">lsm6dso32_pin_int2_route_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__fsm__out__t.html">lsm6dso32_fsm_out_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__emb__sh__read__t.html">lsm6dso32_emb_sh_read_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sh__cfg__write__t.html">lsm6dso32_sh_cfg_write_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf15fdaab3e231ecc5afae0b70898eccb"><td class="memItemLeft" align="right" valign="top"><a id="gaf15fdaab3e231ecc5afae0b70898eccb" name="gaf15fdaab3e231ecc5afae0b70898eccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FUNC_CFG_ACCESS</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:gaf15fdaab3e231ecc5afae0b70898eccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992e0ae9852f8a2082dc30bbacbab001"><td class="memItemLeft" align="right" valign="top"><a id="ga992e0ae9852f8a2082dc30bbacbab001" name="ga992e0ae9852f8a2082dc30bbacbab001"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PIN_CTRL</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga992e0ae9852f8a2082dc30bbacbab001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb93d00300c784af5cc6e1fa28f2c4d0"><td class="memItemLeft" align="right" valign="top"><a id="gacb93d00300c784af5cc6e1fa28f2c4d0" name="gacb93d00300c784af5cc6e1fa28f2c4d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_CTRL1</b>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:gacb93d00300c784af5cc6e1fa28f2c4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331320c76f7f0369ddb0ea7f048805e0"><td class="memItemLeft" align="right" valign="top"><a id="ga331320c76f7f0369ddb0ea7f048805e0" name="ga331320c76f7f0369ddb0ea7f048805e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_CTRL2</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga331320c76f7f0369ddb0ea7f048805e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a04117db6644aff933c6f90c697f1b"><td class="memItemLeft" align="right" valign="top"><a id="gac5a04117db6644aff933c6f90c697f1b" name="gac5a04117db6644aff933c6f90c697f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_CTRL3</b>&#160;&#160;&#160;0x09U</td></tr>
<tr class="separator:gac5a04117db6644aff933c6f90c697f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1ccdd495d631a30af4f43586b8d80b"><td class="memItemLeft" align="right" valign="top"><a id="ga0c1ccdd495d631a30af4f43586b8d80b" name="ga0c1ccdd495d631a30af4f43586b8d80b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_CTRL4</b>&#160;&#160;&#160;0x0AU</td></tr>
<tr class="separator:ga0c1ccdd495d631a30af4f43586b8d80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f93d8c8e3415e45a62f0c18d16cc18b"><td class="memItemLeft" align="right" valign="top"><a id="ga4f93d8c8e3415e45a62f0c18d16cc18b" name="ga4f93d8c8e3415e45a62f0c18d16cc18b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_COUNTER_BDR_REG1</b>&#160;&#160;&#160;0x0BU</td></tr>
<tr class="separator:ga4f93d8c8e3415e45a62f0c18d16cc18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bce14ddba4cde549f4f0f7128cbdbe"><td class="memItemLeft" align="right" valign="top"><a id="ga18bce14ddba4cde549f4f0f7128cbdbe" name="ga18bce14ddba4cde549f4f0f7128cbdbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_COUNTER_BDR_REG2</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:ga18bce14ddba4cde549f4f0f7128cbdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06a9bb6dada458e4e9e6aaa4afbc0f3"><td class="memItemLeft" align="right" valign="top"><a id="gab06a9bb6dada458e4e9e6aaa4afbc0f3" name="gab06a9bb6dada458e4e9e6aaa4afbc0f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_INT1_CTRL</b>&#160;&#160;&#160;0x0DU</td></tr>
<tr class="separator:gab06a9bb6dada458e4e9e6aaa4afbc0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a48476d0d838efb592a47477d35f693"><td class="memItemLeft" align="right" valign="top"><a id="ga0a48476d0d838efb592a47477d35f693" name="ga0a48476d0d838efb592a47477d35f693"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_INT2_CTRL</b>&#160;&#160;&#160;0x0EU</td></tr>
<tr class="separator:ga0a48476d0d838efb592a47477d35f693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d0bbc40efa15a3e82d9c3397c6ac5"><td class="memItemLeft" align="right" valign="top"><a id="ga5e7d0bbc40efa15a3e82d9c3397c6ac5" name="ga5e7d0bbc40efa15a3e82d9c3397c6ac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_WHO_AM_I</b>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="separator:ga5e7d0bbc40efa15a3e82d9c3397c6ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199b430412b873d7d309932ff9fcefea"><td class="memItemLeft" align="right" valign="top"><a id="ga199b430412b873d7d309932ff9fcefea" name="ga199b430412b873d7d309932ff9fcefea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL1_XL</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga199b430412b873d7d309932ff9fcefea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46eba5a7b85d61a3f92d224e68af619b"><td class="memItemLeft" align="right" valign="top"><a id="ga46eba5a7b85d61a3f92d224e68af619b" name="ga46eba5a7b85d61a3f92d224e68af619b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL2_G</b>&#160;&#160;&#160;0x11U</td></tr>
<tr class="separator:ga46eba5a7b85d61a3f92d224e68af619b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c93bf4742c8bcf5ee51a0e0b887e9"><td class="memItemLeft" align="right" valign="top"><a id="gaae4c93bf4742c8bcf5ee51a0e0b887e9" name="gaae4c93bf4742c8bcf5ee51a0e0b887e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL3_C</b>&#160;&#160;&#160;0x12U</td></tr>
<tr class="separator:gaae4c93bf4742c8bcf5ee51a0e0b887e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beb62e9ea04b677676a7859733adb83"><td class="memItemLeft" align="right" valign="top"><a id="ga8beb62e9ea04b677676a7859733adb83" name="ga8beb62e9ea04b677676a7859733adb83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL4_C</b>&#160;&#160;&#160;0x13U</td></tr>
<tr class="separator:ga8beb62e9ea04b677676a7859733adb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41940f73cc5eb0150c23ce511e8228b"><td class="memItemLeft" align="right" valign="top"><a id="gad41940f73cc5eb0150c23ce511e8228b" name="gad41940f73cc5eb0150c23ce511e8228b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL5_C</b>&#160;&#160;&#160;0x14U</td></tr>
<tr class="separator:gad41940f73cc5eb0150c23ce511e8228b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bc04e9865ecfba82613adfdd4d6cc8"><td class="memItemLeft" align="right" valign="top"><a id="ga04bc04e9865ecfba82613adfdd4d6cc8" name="ga04bc04e9865ecfba82613adfdd4d6cc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL6_C</b>&#160;&#160;&#160;0x15U</td></tr>
<tr class="separator:ga04bc04e9865ecfba82613adfdd4d6cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f78921ef33cbca864683d9c8277d5"><td class="memItemLeft" align="right" valign="top"><a id="ga348f78921ef33cbca864683d9c8277d5" name="ga348f78921ef33cbca864683d9c8277d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL7_G</b>&#160;&#160;&#160;0x16U</td></tr>
<tr class="separator:ga348f78921ef33cbca864683d9c8277d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934c7efd451c947b4ea5b8df0189014e"><td class="memItemLeft" align="right" valign="top"><a id="ga934c7efd451c947b4ea5b8df0189014e" name="ga934c7efd451c947b4ea5b8df0189014e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL8_XL</b>&#160;&#160;&#160;0x17U</td></tr>
<tr class="separator:ga934c7efd451c947b4ea5b8df0189014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443be7534075a641ce4580adefea2f39"><td class="memItemLeft" align="right" valign="top"><a id="ga443be7534075a641ce4580adefea2f39" name="ga443be7534075a641ce4580adefea2f39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL9_XL</b>&#160;&#160;&#160;0x18U</td></tr>
<tr class="separator:ga443be7534075a641ce4580adefea2f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22c6380eda11ee7306d5df721f0c29e"><td class="memItemLeft" align="right" valign="top"><a id="gaa22c6380eda11ee7306d5df721f0c29e" name="gaa22c6380eda11ee7306d5df721f0c29e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_CTRL10_C</b>&#160;&#160;&#160;0x19U</td></tr>
<tr class="separator:gaa22c6380eda11ee7306d5df721f0c29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e43c19bb9defe442f29635adb0d7b4"><td class="memItemLeft" align="right" valign="top"><a id="ga74e43c19bb9defe442f29635adb0d7b4" name="ga74e43c19bb9defe442f29635adb0d7b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_ALL_INT_SRC</b>&#160;&#160;&#160;0x1AU</td></tr>
<tr class="separator:ga74e43c19bb9defe442f29635adb0d7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3687a16dad2b0f49e768493b37216a"><td class="memItemLeft" align="right" valign="top"><a id="ga6b3687a16dad2b0f49e768493b37216a" name="ga6b3687a16dad2b0f49e768493b37216a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_WAKE_UP_SRC</b>&#160;&#160;&#160;0x1BU</td></tr>
<tr class="separator:ga6b3687a16dad2b0f49e768493b37216a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a8a87c4e4eba1996afd9da665ae7eb"><td class="memItemLeft" align="right" valign="top"><a id="gaa2a8a87c4e4eba1996afd9da665ae7eb" name="gaa2a8a87c4e4eba1996afd9da665ae7eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TAP_SRC</b>&#160;&#160;&#160;0x1CU</td></tr>
<tr class="separator:gaa2a8a87c4e4eba1996afd9da665ae7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e2710312656253072a7d3753498453"><td class="memItemLeft" align="right" valign="top"><a id="ga79e2710312656253072a7d3753498453" name="ga79e2710312656253072a7d3753498453"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_D6D_SRC</b>&#160;&#160;&#160;0x1DU</td></tr>
<tr class="separator:ga79e2710312656253072a7d3753498453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653636b6abb65773f0c4a164f115f409"><td class="memItemLeft" align="right" valign="top"><a id="ga653636b6abb65773f0c4a164f115f409" name="ga653636b6abb65773f0c4a164f115f409"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_STATUS_REG</b>&#160;&#160;&#160;0x1EU</td></tr>
<tr class="separator:ga653636b6abb65773f0c4a164f115f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5767118f4aae30ab18fc80d06a508b42"><td class="memItemLeft" align="right" valign="top"><a id="ga5767118f4aae30ab18fc80d06a508b42" name="ga5767118f4aae30ab18fc80d06a508b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUT_TEMP_L</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga5767118f4aae30ab18fc80d06a508b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6bd6c3fe5958148ac24c04d05db404"><td class="memItemLeft" align="right" valign="top"><a id="ga7b6bd6c3fe5958148ac24c04d05db404" name="ga7b6bd6c3fe5958148ac24c04d05db404"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUT_TEMP_H</b>&#160;&#160;&#160;0x21U</td></tr>
<tr class="separator:ga7b6bd6c3fe5958148ac24c04d05db404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7525c57cf5fcb920b9dc702d834e52b"><td class="memItemLeft" align="right" valign="top"><a id="gaa7525c57cf5fcb920b9dc702d834e52b" name="gaa7525c57cf5fcb920b9dc702d834e52b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTX_L_G</b>&#160;&#160;&#160;0x22U</td></tr>
<tr class="separator:gaa7525c57cf5fcb920b9dc702d834e52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23d22cfe844dbeb13a312cfeef5c2e9"><td class="memItemLeft" align="right" valign="top"><a id="gae23d22cfe844dbeb13a312cfeef5c2e9" name="gae23d22cfe844dbeb13a312cfeef5c2e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTX_H_G</b>&#160;&#160;&#160;0x23U</td></tr>
<tr class="separator:gae23d22cfe844dbeb13a312cfeef5c2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbec71f8cb3b75e124bd0583e1857ebe"><td class="memItemLeft" align="right" valign="top"><a id="gacbec71f8cb3b75e124bd0583e1857ebe" name="gacbec71f8cb3b75e124bd0583e1857ebe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTY_L_G</b>&#160;&#160;&#160;0x24U</td></tr>
<tr class="separator:gacbec71f8cb3b75e124bd0583e1857ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d22a2fff3eeb525eb25dd942c244e9b"><td class="memItemLeft" align="right" valign="top"><a id="ga3d22a2fff3eeb525eb25dd942c244e9b" name="ga3d22a2fff3eeb525eb25dd942c244e9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTY_H_G</b>&#160;&#160;&#160;0x25U</td></tr>
<tr class="separator:ga3d22a2fff3eeb525eb25dd942c244e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590d63f7a70f5cba6214b8fba100546c"><td class="memItemLeft" align="right" valign="top"><a id="ga590d63f7a70f5cba6214b8fba100546c" name="ga590d63f7a70f5cba6214b8fba100546c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTZ_L_G</b>&#160;&#160;&#160;0x26U</td></tr>
<tr class="separator:ga590d63f7a70f5cba6214b8fba100546c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09dd9a0bf1842ad1b11c687fbd7e06a6"><td class="memItemLeft" align="right" valign="top"><a id="ga09dd9a0bf1842ad1b11c687fbd7e06a6" name="ga09dd9a0bf1842ad1b11c687fbd7e06a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTZ_H_G</b>&#160;&#160;&#160;0x27U</td></tr>
<tr class="separator:ga09dd9a0bf1842ad1b11c687fbd7e06a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2266135a398c49039d21498e226371"><td class="memItemLeft" align="right" valign="top"><a id="ga6e2266135a398c49039d21498e226371" name="ga6e2266135a398c49039d21498e226371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTX_L_A</b>&#160;&#160;&#160;0x28U</td></tr>
<tr class="separator:ga6e2266135a398c49039d21498e226371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a41c554944d8eb9bcb3c5bb9ed89ff"><td class="memItemLeft" align="right" valign="top"><a id="gad0a41c554944d8eb9bcb3c5bb9ed89ff" name="gad0a41c554944d8eb9bcb3c5bb9ed89ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTX_H_A</b>&#160;&#160;&#160;0x29U</td></tr>
<tr class="separator:gad0a41c554944d8eb9bcb3c5bb9ed89ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7084f85b5fadbdcf42f6a3a3355c98ee"><td class="memItemLeft" align="right" valign="top"><a id="ga7084f85b5fadbdcf42f6a3a3355c98ee" name="ga7084f85b5fadbdcf42f6a3a3355c98ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTY_L_A</b>&#160;&#160;&#160;0x2AU</td></tr>
<tr class="separator:ga7084f85b5fadbdcf42f6a3a3355c98ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa693bd7a1f30873cd9f73092d05e0292"><td class="memItemLeft" align="right" valign="top"><a id="gaa693bd7a1f30873cd9f73092d05e0292" name="gaa693bd7a1f30873cd9f73092d05e0292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTY_H_A</b>&#160;&#160;&#160;0x2BU</td></tr>
<tr class="separator:gaa693bd7a1f30873cd9f73092d05e0292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe4149c791370a47832e010070822d9"><td class="memItemLeft" align="right" valign="top"><a id="ga8fe4149c791370a47832e010070822d9" name="ga8fe4149c791370a47832e010070822d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTZ_L_A</b>&#160;&#160;&#160;0x2CU</td></tr>
<tr class="separator:ga8fe4149c791370a47832e010070822d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c287a2e0ab85282e7a30011ba35895"><td class="memItemLeft" align="right" valign="top"><a id="gab7c287a2e0ab85282e7a30011ba35895" name="gab7c287a2e0ab85282e7a30011ba35895"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_OUTZ_H_A</b>&#160;&#160;&#160;0x2DU</td></tr>
<tr class="separator:gab7c287a2e0ab85282e7a30011ba35895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255ed3c6726b97856f62244d1d7c3689"><td class="memItemLeft" align="right" valign="top"><a id="ga255ed3c6726b97856f62244d1d7c3689" name="ga255ed3c6726b97856f62244d1d7c3689"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_STATUS_MAINPAGE</b>&#160;&#160;&#160;0x35U</td></tr>
<tr class="separator:ga255ed3c6726b97856f62244d1d7c3689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f6c4cd328058bf2a0c86f8bdc28fe4"><td class="memItemLeft" align="right" valign="top"><a id="ga09f6c4cd328058bf2a0c86f8bdc28fe4" name="ga09f6c4cd328058bf2a0c86f8bdc28fe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_STATUS_A_MAINPAGE</b>&#160;&#160;&#160;0x36U</td></tr>
<tr class="separator:ga09f6c4cd328058bf2a0c86f8bdc28fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7c1b8157aff4c838a1f1bce2cebb74"><td class="memItemLeft" align="right" valign="top"><a id="ga8e7c1b8157aff4c838a1f1bce2cebb74" name="ga8e7c1b8157aff4c838a1f1bce2cebb74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_STATUS_B_MAINPAGE</b>&#160;&#160;&#160;0x37U</td></tr>
<tr class="separator:ga8e7c1b8157aff4c838a1f1bce2cebb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7ce90e2120f94a5765d0114b6a658e"><td class="memItemLeft" align="right" valign="top"><a id="ga8f7ce90e2120f94a5765d0114b6a658e" name="ga8f7ce90e2120f94a5765d0114b6a658e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_STATUS_MASTER_MAINPAGE</b>&#160;&#160;&#160;0x39U</td></tr>
<tr class="separator:ga8f7ce90e2120f94a5765d0114b6a658e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdc77f20731cc22585ecb24c8227d6e"><td class="memItemLeft" align="right" valign="top"><a id="ga3bdc77f20731cc22585ecb24c8227d6e" name="ga3bdc77f20731cc22585ecb24c8227d6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_STATUS1</b>&#160;&#160;&#160;0x3AU</td></tr>
<tr class="separator:ga3bdc77f20731cc22585ecb24c8227d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a47b3332619c7f0e33f9d658dc9957a"><td class="memItemLeft" align="right" valign="top"><a id="ga2a47b3332619c7f0e33f9d658dc9957a" name="ga2a47b3332619c7f0e33f9d658dc9957a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_STATUS2</b>&#160;&#160;&#160;0x3B</td></tr>
<tr class="separator:ga2a47b3332619c7f0e33f9d658dc9957a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7db8997da97751d7dcccbfa51c9c7d7"><td class="memItemLeft" align="right" valign="top"><a id="gae7db8997da97751d7dcccbfa51c9c7d7" name="gae7db8997da97751d7dcccbfa51c9c7d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TIMESTAMP0</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gae7db8997da97751d7dcccbfa51c9c7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205927f6bd3e35607d1cdaa9b11a0db7"><td class="memItemLeft" align="right" valign="top"><a id="ga205927f6bd3e35607d1cdaa9b11a0db7" name="ga205927f6bd3e35607d1cdaa9b11a0db7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TIMESTAMP1</b>&#160;&#160;&#160;0x41U</td></tr>
<tr class="separator:ga205927f6bd3e35607d1cdaa9b11a0db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7a353911702d78ca8649b0ba3fb3fe"><td class="memItemLeft" align="right" valign="top"><a id="ga4b7a353911702d78ca8649b0ba3fb3fe" name="ga4b7a353911702d78ca8649b0ba3fb3fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TIMESTAMP2</b>&#160;&#160;&#160;0x42U</td></tr>
<tr class="separator:ga4b7a353911702d78ca8649b0ba3fb3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07beeea33febe039c30e804a94c89660"><td class="memItemLeft" align="right" valign="top"><a id="ga07beeea33febe039c30e804a94c89660" name="ga07beeea33febe039c30e804a94c89660"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TIMESTAMP3</b>&#160;&#160;&#160;0x43U</td></tr>
<tr class="separator:ga07beeea33febe039c30e804a94c89660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b7c68612effd3f210c7f50670b1f58"><td class="memItemLeft" align="right" valign="top"><a id="gab7b7c68612effd3f210c7f50670b1f58" name="gab7b7c68612effd3f210c7f50670b1f58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TAP_CFG0</b>&#160;&#160;&#160;0x56U</td></tr>
<tr class="separator:gab7b7c68612effd3f210c7f50670b1f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f5527f88452c493e9d1f4242dbd1ac"><td class="memItemLeft" align="right" valign="top"><a id="gaf9f5527f88452c493e9d1f4242dbd1ac" name="gaf9f5527f88452c493e9d1f4242dbd1ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TAP_CFG1</b>&#160;&#160;&#160;0x57U</td></tr>
<tr class="separator:gaf9f5527f88452c493e9d1f4242dbd1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689bb541b1228c08af571dad60f0151d"><td class="memItemLeft" align="right" valign="top"><a id="ga689bb541b1228c08af571dad60f0151d" name="ga689bb541b1228c08af571dad60f0151d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TAP_CFG2</b>&#160;&#160;&#160;0x58U</td></tr>
<tr class="separator:ga689bb541b1228c08af571dad60f0151d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5261a528b63f355b30bcf0894b0a40be"><td class="memItemLeft" align="right" valign="top"><a id="ga5261a528b63f355b30bcf0894b0a40be" name="ga5261a528b63f355b30bcf0894b0a40be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_TAP_THS_6D</b>&#160;&#160;&#160;0x59U</td></tr>
<tr class="separator:ga5261a528b63f355b30bcf0894b0a40be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ef4542233f99dbe04a8019a822feaa"><td class="memItemLeft" align="right" valign="top"><a id="ga38ef4542233f99dbe04a8019a822feaa" name="ga38ef4542233f99dbe04a8019a822feaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_INT_DUR2</b>&#160;&#160;&#160;0x5AU</td></tr>
<tr class="separator:ga38ef4542233f99dbe04a8019a822feaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf91c863985d3d670f43270c06d9371f"><td class="memItemLeft" align="right" valign="top"><a id="gabf91c863985d3d670f43270c06d9371f" name="gabf91c863985d3d670f43270c06d9371f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_WAKE_UP_THS</b>&#160;&#160;&#160;0x5BU</td></tr>
<tr class="separator:gabf91c863985d3d670f43270c06d9371f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0040073e4f88370ba2203e1d10f49c82"><td class="memItemLeft" align="right" valign="top"><a id="ga0040073e4f88370ba2203e1d10f49c82" name="ga0040073e4f88370ba2203e1d10f49c82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_WAKE_UP_DUR</b>&#160;&#160;&#160;0x5CU</td></tr>
<tr class="separator:ga0040073e4f88370ba2203e1d10f49c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ec68b57fc112cdca701d8ec7e50a9c"><td class="memItemLeft" align="right" valign="top"><a id="ga50ec68b57fc112cdca701d8ec7e50a9c" name="ga50ec68b57fc112cdca701d8ec7e50a9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FREE_FALL</b>&#160;&#160;&#160;0x5DU</td></tr>
<tr class="separator:ga50ec68b57fc112cdca701d8ec7e50a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a0682a79a0105ec2a3448d1c21da61"><td class="memItemLeft" align="right" valign="top"><a id="ga57a0682a79a0105ec2a3448d1c21da61" name="ga57a0682a79a0105ec2a3448d1c21da61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MD1_CFG</b>&#160;&#160;&#160;0x5EU</td></tr>
<tr class="separator:ga57a0682a79a0105ec2a3448d1c21da61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085ee3022b4397b18fa99f92f34e1d7b"><td class="memItemLeft" align="right" valign="top"><a id="ga085ee3022b4397b18fa99f92f34e1d7b" name="ga085ee3022b4397b18fa99f92f34e1d7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MD2_CFG</b>&#160;&#160;&#160;0x5FU</td></tr>
<tr class="separator:ga085ee3022b4397b18fa99f92f34e1d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5625c93f7fd844e22ef66cc608d03d"><td class="memItemLeft" align="right" valign="top"><a id="ga7b5625c93f7fd844e22ef66cc608d03d" name="ga7b5625c93f7fd844e22ef66cc608d03d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_I3C_BUS_AVB</b>&#160;&#160;&#160;0x62U</td></tr>
<tr class="separator:ga7b5625c93f7fd844e22ef66cc608d03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f866587380cb0bb58184ae73d1b8a32"><td class="memItemLeft" align="right" valign="top"><a id="ga4f866587380cb0bb58184ae73d1b8a32" name="ga4f866587380cb0bb58184ae73d1b8a32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_INTERNAL_FREQ_FINE</b>&#160;&#160;&#160;0x63U</td></tr>
<tr class="separator:ga4f866587380cb0bb58184ae73d1b8a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada25320c335f9d1242bcd0f4dee46b28"><td class="memItemLeft" align="right" valign="top"><a id="gada25320c335f9d1242bcd0f4dee46b28" name="gada25320c335f9d1242bcd0f4dee46b28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_X_OFS_USR</b>&#160;&#160;&#160;0x73U</td></tr>
<tr class="separator:gada25320c335f9d1242bcd0f4dee46b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0947622005b5e21dbf4ae42cd838f9de"><td class="memItemLeft" align="right" valign="top"><a id="ga0947622005b5e21dbf4ae42cd838f9de" name="ga0947622005b5e21dbf4ae42cd838f9de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_Y_OFS_USR</b>&#160;&#160;&#160;0x74U</td></tr>
<tr class="separator:ga0947622005b5e21dbf4ae42cd838f9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c087fe6af4d0fd42f22b0211a5a4ee"><td class="memItemLeft" align="right" valign="top"><a id="gab8c087fe6af4d0fd42f22b0211a5a4ee" name="gab8c087fe6af4d0fd42f22b0211a5a4ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_Z_OFS_USR</b>&#160;&#160;&#160;0x75U</td></tr>
<tr class="separator:gab8c087fe6af4d0fd42f22b0211a5a4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a5ea41fd5941f36460d2ed03d14235"><td class="memItemLeft" align="right" valign="top"><a id="ga27a5ea41fd5941f36460d2ed03d14235" name="ga27a5ea41fd5941f36460d2ed03d14235"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_DATA_OUT_TAG</b>&#160;&#160;&#160;0x78U</td></tr>
<tr class="separator:ga27a5ea41fd5941f36460d2ed03d14235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a9f178f95fd28d9d2f18036680c1c6"><td class="memItemLeft" align="right" valign="top"><a id="ga22a9f178f95fd28d9d2f18036680c1c6" name="ga22a9f178f95fd28d9d2f18036680c1c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_DATA_OUT_X_L</b>&#160;&#160;&#160;0x79U</td></tr>
<tr class="separator:ga22a9f178f95fd28d9d2f18036680c1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd78a3bdad6177b5f6eee775ccc0953"><td class="memItemLeft" align="right" valign="top"><a id="gadcd78a3bdad6177b5f6eee775ccc0953" name="gadcd78a3bdad6177b5f6eee775ccc0953"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_DATA_OUT_X_H</b>&#160;&#160;&#160;0x7AU</td></tr>
<tr class="separator:gadcd78a3bdad6177b5f6eee775ccc0953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade359d0a4b893e9e204c89c7acf32f84"><td class="memItemLeft" align="right" valign="top"><a id="gade359d0a4b893e9e204c89c7acf32f84" name="gade359d0a4b893e9e204c89c7acf32f84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_DATA_OUT_Y_L</b>&#160;&#160;&#160;0x7BU</td></tr>
<tr class="separator:gade359d0a4b893e9e204c89c7acf32f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56c3e60b7526a05ebd3eb7e0d648d57"><td class="memItemLeft" align="right" valign="top"><a id="gae56c3e60b7526a05ebd3eb7e0d648d57" name="gae56c3e60b7526a05ebd3eb7e0d648d57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_DATA_OUT_Y_H</b>&#160;&#160;&#160;0x7CU</td></tr>
<tr class="separator:gae56c3e60b7526a05ebd3eb7e0d648d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894c208406fd7c4bfbad326d99b1ad57"><td class="memItemLeft" align="right" valign="top"><a id="ga894c208406fd7c4bfbad326d99b1ad57" name="ga894c208406fd7c4bfbad326d99b1ad57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_DATA_OUT_Z_L</b>&#160;&#160;&#160;0x7DU</td></tr>
<tr class="separator:ga894c208406fd7c4bfbad326d99b1ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa930a4227d2d59d0ef63d5bb271a906c"><td class="memItemLeft" align="right" valign="top"><a id="gaa930a4227d2d59d0ef63d5bb271a906c" name="gaa930a4227d2d59d0ef63d5bb271a906c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FIFO_DATA_OUT_Z_H</b>&#160;&#160;&#160;0x7EU</td></tr>
<tr class="separator:gaa930a4227d2d59d0ef63d5bb271a906c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21617a01efd108d543ede5997e53871c"><td class="memItemLeft" align="right" valign="top"><a id="ga21617a01efd108d543ede5997e53871c" name="ga21617a01efd108d543ede5997e53871c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PAGE_SEL</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga21617a01efd108d543ede5997e53871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da6305857e97b9f6a1059e79634a2d0"><td class="memItemLeft" align="right" valign="top"><a id="ga6da6305857e97b9f6a1059e79634a2d0" name="ga6da6305857e97b9f6a1059e79634a2d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_EN_A</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:ga6da6305857e97b9f6a1059e79634a2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0b6601b9e413abbf97447a301a8195"><td class="memItemLeft" align="right" valign="top"><a id="gaac0b6601b9e413abbf97447a301a8195" name="gaac0b6601b9e413abbf97447a301a8195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_EN_B</b>&#160;&#160;&#160;0x05U</td></tr>
<tr class="separator:gaac0b6601b9e413abbf97447a301a8195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b3bdcbf44af46d92c0a59239bd3c1c"><td class="memItemLeft" align="right" valign="top"><a id="ga42b3bdcbf44af46d92c0a59239bd3c1c" name="ga42b3bdcbf44af46d92c0a59239bd3c1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PAGE_ADDRESS</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga42b3bdcbf44af46d92c0a59239bd3c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f2051d94e18e4faa02d1e0f78cb41a"><td class="memItemLeft" align="right" valign="top"><a id="ga80f2051d94e18e4faa02d1e0f78cb41a" name="ga80f2051d94e18e4faa02d1e0f78cb41a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PAGE_VALUE</b>&#160;&#160;&#160;0x09U</td></tr>
<tr class="separator:ga80f2051d94e18e4faa02d1e0f78cb41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c4ddf56756d4295a676aaab8b8617c"><td class="memItemLeft" align="right" valign="top"><a id="ga44c4ddf56756d4295a676aaab8b8617c" name="ga44c4ddf56756d4295a676aaab8b8617c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_INT1</b>&#160;&#160;&#160;0x0AU</td></tr>
<tr class="separator:ga44c4ddf56756d4295a676aaab8b8617c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61ade272f409535dfeb4be9d3813cc5"><td class="memItemLeft" align="right" valign="top"><a id="gaa61ade272f409535dfeb4be9d3813cc5" name="gaa61ade272f409535dfeb4be9d3813cc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_INT1_A</b>&#160;&#160;&#160;0x0BU</td></tr>
<tr class="separator:gaa61ade272f409535dfeb4be9d3813cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ae4b63006e2531709c2fabd69cb93b"><td class="memItemLeft" align="right" valign="top"><a id="ga52ae4b63006e2531709c2fabd69cb93b" name="ga52ae4b63006e2531709c2fabd69cb93b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_INT1_B</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:ga52ae4b63006e2531709c2fabd69cb93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39e7b63edf22a4e39ef584089bfcc54"><td class="memItemLeft" align="right" valign="top"><a id="gac39e7b63edf22a4e39ef584089bfcc54" name="gac39e7b63edf22a4e39ef584089bfcc54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_INT2</b>&#160;&#160;&#160;0x0EU</td></tr>
<tr class="separator:gac39e7b63edf22a4e39ef584089bfcc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d53b15830493b0eaade4c636777bcb"><td class="memItemLeft" align="right" valign="top"><a id="ga97d53b15830493b0eaade4c636777bcb" name="ga97d53b15830493b0eaade4c636777bcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_INT2_A</b>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="separator:ga97d53b15830493b0eaade4c636777bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c7e8ae162e26af6c46d5aefa56dce1"><td class="memItemLeft" align="right" valign="top"><a id="ga20c7e8ae162e26af6c46d5aefa56dce1" name="ga20c7e8ae162e26af6c46d5aefa56dce1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_INT2_B</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga20c7e8ae162e26af6c46d5aefa56dce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86724662eaae532bc53e87370dbe51b1"><td class="memItemLeft" align="right" valign="top"><a id="ga86724662eaae532bc53e87370dbe51b1" name="ga86724662eaae532bc53e87370dbe51b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_STATUS</b>&#160;&#160;&#160;0x12U</td></tr>
<tr class="separator:ga86724662eaae532bc53e87370dbe51b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11422f92eef4e583085b86061261c546"><td class="memItemLeft" align="right" valign="top"><a id="ga11422f92eef4e583085b86061261c546" name="ga11422f92eef4e583085b86061261c546"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_STATUS_A</b>&#160;&#160;&#160;0x13U</td></tr>
<tr class="separator:ga11422f92eef4e583085b86061261c546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5743b5e7e2791af4c2081eb55190db5a"><td class="memItemLeft" align="right" valign="top"><a id="ga5743b5e7e2791af4c2081eb55190db5a" name="ga5743b5e7e2791af4c2081eb55190db5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_STATUS_B</b>&#160;&#160;&#160;0x14U</td></tr>
<tr class="separator:ga5743b5e7e2791af4c2081eb55190db5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932510386a3b6d301c363267624e8fc0"><td class="memItemLeft" align="right" valign="top"><a id="ga932510386a3b6d301c363267624e8fc0" name="ga932510386a3b6d301c363267624e8fc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PAGE_RW</b>&#160;&#160;&#160;0x17U</td></tr>
<tr class="separator:ga932510386a3b6d301c363267624e8fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e47bc003c654d7c4e16f9794bff42e"><td class="memItemLeft" align="right" valign="top"><a id="ga38e47bc003c654d7c4e16f9794bff42e" name="ga38e47bc003c654d7c4e16f9794bff42e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_FIFO_CFG</b>&#160;&#160;&#160;0x44U</td></tr>
<tr class="separator:ga38e47bc003c654d7c4e16f9794bff42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dcc2924dbf4901e714d495496045f96"><td class="memItemLeft" align="right" valign="top"><a id="ga0dcc2924dbf4901e714d495496045f96" name="ga0dcc2924dbf4901e714d495496045f96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_ENABLE_A</b>&#160;&#160;&#160;0x46U</td></tr>
<tr class="separator:ga0dcc2924dbf4901e714d495496045f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e02919d38d01e7929f52c9ec2ac4d84"><td class="memItemLeft" align="right" valign="top"><a id="ga9e02919d38d01e7929f52c9ec2ac4d84" name="ga9e02919d38d01e7929f52c9ec2ac4d84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_ENABLE_B</b>&#160;&#160;&#160;0x47U</td></tr>
<tr class="separator:ga9e02919d38d01e7929f52c9ec2ac4d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada50d77e767ac28f2c58d1a9b4d6adf3"><td class="memItemLeft" align="right" valign="top"><a id="gada50d77e767ac28f2c58d1a9b4d6adf3" name="gada50d77e767ac28f2c58d1a9b4d6adf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_LONG_COUNTER_L</b>&#160;&#160;&#160;0x48U</td></tr>
<tr class="separator:gada50d77e767ac28f2c58d1a9b4d6adf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ce6f963e3cf4ede734a317b8215ed9"><td class="memItemLeft" align="right" valign="top"><a id="ga29ce6f963e3cf4ede734a317b8215ed9" name="ga29ce6f963e3cf4ede734a317b8215ed9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_LONG_COUNTER_H</b>&#160;&#160;&#160;0x49U</td></tr>
<tr class="separator:ga29ce6f963e3cf4ede734a317b8215ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014e966b9ecf2e1f4d70995b075be3be"><td class="memItemLeft" align="right" valign="top"><a id="ga014e966b9ecf2e1f4d70995b075be3be" name="ga014e966b9ecf2e1f4d70995b075be3be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_LONG_COUNTER_CLEAR</b>&#160;&#160;&#160;0x4AU</td></tr>
<tr class="separator:ga014e966b9ecf2e1f4d70995b075be3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b9753bcb1d056461d0dad0db179b40"><td class="memItemLeft" align="right" valign="top"><a id="ga15b9753bcb1d056461d0dad0db179b40" name="ga15b9753bcb1d056461d0dad0db179b40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS1</b>&#160;&#160;&#160;0x4CU</td></tr>
<tr class="separator:ga15b9753bcb1d056461d0dad0db179b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade688323cf16f107f7e04fe69673b744"><td class="memItemLeft" align="right" valign="top"><a id="gade688323cf16f107f7e04fe69673b744" name="gade688323cf16f107f7e04fe69673b744"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS2</b>&#160;&#160;&#160;0x4DU</td></tr>
<tr class="separator:gade688323cf16f107f7e04fe69673b744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3347541d16b6771dc76eaef1730ddf60"><td class="memItemLeft" align="right" valign="top"><a id="ga3347541d16b6771dc76eaef1730ddf60" name="ga3347541d16b6771dc76eaef1730ddf60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS3</b>&#160;&#160;&#160;0x4EU</td></tr>
<tr class="separator:ga3347541d16b6771dc76eaef1730ddf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0ad2479a31d05df2e69822c1c2a51"><td class="memItemLeft" align="right" valign="top"><a id="ga0ca0ad2479a31d05df2e69822c1c2a51" name="ga0ca0ad2479a31d05df2e69822c1c2a51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS4</b>&#160;&#160;&#160;0x4FU</td></tr>
<tr class="separator:ga0ca0ad2479a31d05df2e69822c1c2a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd26aab21cbea91e3a1c27da488e3ed7"><td class="memItemLeft" align="right" valign="top"><a id="gacd26aab21cbea91e3a1c27da488e3ed7" name="gacd26aab21cbea91e3a1c27da488e3ed7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS5</b>&#160;&#160;&#160;0x50U</td></tr>
<tr class="separator:gacd26aab21cbea91e3a1c27da488e3ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835da108bfa01817ea7d0ce53d691267"><td class="memItemLeft" align="right" valign="top"><a id="ga835da108bfa01817ea7d0ce53d691267" name="ga835da108bfa01817ea7d0ce53d691267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS6</b>&#160;&#160;&#160;0x51U</td></tr>
<tr class="separator:ga835da108bfa01817ea7d0ce53d691267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28379ed3a82e829f84bf24f0a1627491"><td class="memItemLeft" align="right" valign="top"><a id="ga28379ed3a82e829f84bf24f0a1627491" name="ga28379ed3a82e829f84bf24f0a1627491"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS7</b>&#160;&#160;&#160;0x52U</td></tr>
<tr class="separator:ga28379ed3a82e829f84bf24f0a1627491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7862e130d880c0c449e0f4b7d16d739"><td class="memItemLeft" align="right" valign="top"><a id="gad7862e130d880c0c449e0f4b7d16d739" name="gad7862e130d880c0c449e0f4b7d16d739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS8</b>&#160;&#160;&#160;0x53U</td></tr>
<tr class="separator:gad7862e130d880c0c449e0f4b7d16d739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c1a29a4e54c2c8b2b6bc14c069ff61"><td class="memItemLeft" align="right" valign="top"><a id="ga59c1a29a4e54c2c8b2b6bc14c069ff61" name="ga59c1a29a4e54c2c8b2b6bc14c069ff61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS9</b>&#160;&#160;&#160;0x54U</td></tr>
<tr class="separator:ga59c1a29a4e54c2c8b2b6bc14c069ff61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3e4be09d805021e0d88e7d50ea9fa3"><td class="memItemLeft" align="right" valign="top"><a id="gabd3e4be09d805021e0d88e7d50ea9fa3" name="gabd3e4be09d805021e0d88e7d50ea9fa3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS10</b>&#160;&#160;&#160;0x55U</td></tr>
<tr class="separator:gabd3e4be09d805021e0d88e7d50ea9fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b6226621a646b70a4a19f6d6cab808"><td class="memItemLeft" align="right" valign="top"><a id="ga05b6226621a646b70a4a19f6d6cab808" name="ga05b6226621a646b70a4a19f6d6cab808"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS11</b>&#160;&#160;&#160;0x56U</td></tr>
<tr class="separator:ga05b6226621a646b70a4a19f6d6cab808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0d23558cd1c1c156f7bb5e59e30a48"><td class="memItemLeft" align="right" valign="top"><a id="gaaf0d23558cd1c1c156f7bb5e59e30a48" name="gaaf0d23558cd1c1c156f7bb5e59e30a48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS12</b>&#160;&#160;&#160;0x57U</td></tr>
<tr class="separator:gaaf0d23558cd1c1c156f7bb5e59e30a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791dce04ceb1d698dc31b7b08d803bb5"><td class="memItemLeft" align="right" valign="top"><a id="ga791dce04ceb1d698dc31b7b08d803bb5" name="ga791dce04ceb1d698dc31b7b08d803bb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS13</b>&#160;&#160;&#160;0x58U</td></tr>
<tr class="separator:ga791dce04ceb1d698dc31b7b08d803bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad647722d84920e217ab2c92da50e5a90"><td class="memItemLeft" align="right" valign="top"><a id="gad647722d84920e217ab2c92da50e5a90" name="gad647722d84920e217ab2c92da50e5a90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS14</b>&#160;&#160;&#160;0x59U</td></tr>
<tr class="separator:gad647722d84920e217ab2c92da50e5a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91552e1743e58cd3edfd898707425334"><td class="memItemLeft" align="right" valign="top"><a id="ga91552e1743e58cd3edfd898707425334" name="ga91552e1743e58cd3edfd898707425334"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS15</b>&#160;&#160;&#160;0x5AU</td></tr>
<tr class="separator:ga91552e1743e58cd3edfd898707425334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5932d05e2367fed11b6dbbb7550d2c4"><td class="memItemLeft" align="right" valign="top"><a id="gab5932d05e2367fed11b6dbbb7550d2c4" name="gab5932d05e2367fed11b6dbbb7550d2c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_OUTS16</b>&#160;&#160;&#160;0x5BU</td></tr>
<tr class="separator:gab5932d05e2367fed11b6dbbb7550d2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086088f514f1950f08ca753da4f0516b"><td class="memItemLeft" align="right" valign="top"><a id="ga086088f514f1950f08ca753da4f0516b" name="ga086088f514f1950f08ca753da4f0516b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_ODR_CFG_B</b>&#160;&#160;&#160;0x5FU</td></tr>
<tr class="separator:ga086088f514f1950f08ca753da4f0516b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4843ff6ac077373dfac3f285c503d99e"><td class="memItemLeft" align="right" valign="top"><a id="ga4843ff6ac077373dfac3f285c503d99e" name="ga4843ff6ac077373dfac3f285c503d99e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_STEP_COUNTER_L</b>&#160;&#160;&#160;0x62U</td></tr>
<tr class="separator:ga4843ff6ac077373dfac3f285c503d99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558e373c59bfd4e21953b2299031b545"><td class="memItemLeft" align="right" valign="top"><a id="ga558e373c59bfd4e21953b2299031b545" name="ga558e373c59bfd4e21953b2299031b545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_STEP_COUNTER_H</b>&#160;&#160;&#160;0x63U</td></tr>
<tr class="separator:ga558e373c59bfd4e21953b2299031b545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1441ef4d7d5daf55bf42bd46be8d47e8"><td class="memItemLeft" align="right" valign="top"><a id="ga1441ef4d7d5daf55bf42bd46be8d47e8" name="ga1441ef4d7d5daf55bf42bd46be8d47e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_SRC</b>&#160;&#160;&#160;0x64U</td></tr>
<tr class="separator:ga1441ef4d7d5daf55bf42bd46be8d47e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0dd8ae260c1e802bbf3fdb03c5446b"><td class="memItemLeft" align="right" valign="top"><a id="ga2b0dd8ae260c1e802bbf3fdb03c5446b" name="ga2b0dd8ae260c1e802bbf3fdb03c5446b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_INIT_A</b>&#160;&#160;&#160;0x66U</td></tr>
<tr class="separator:ga2b0dd8ae260c1e802bbf3fdb03c5446b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73fe0da09d573fa3df9fef6a326fe9d8"><td class="memItemLeft" align="right" valign="top"><a id="ga73fe0da09d573fa3df9fef6a326fe9d8" name="ga73fe0da09d573fa3df9fef6a326fe9d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_EMB_FUNC_INIT_B</b>&#160;&#160;&#160;0x67U</td></tr>
<tr class="separator:ga73fe0da09d573fa3df9fef6a326fe9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9b800066483bf09b4284fb89dc95f6"><td class="memItemLeft" align="right" valign="top"><a id="ga4a9b800066483bf09b4284fb89dc95f6" name="ga4a9b800066483bf09b4284fb89dc95f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SENSITIVITY_L</b>&#160;&#160;&#160;0xBAU</td></tr>
<tr class="separator:ga4a9b800066483bf09b4284fb89dc95f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8f8a0cf6cb05ab69cdbb331c73e611"><td class="memItemLeft" align="right" valign="top"><a id="ga4f8f8a0cf6cb05ab69cdbb331c73e611" name="ga4f8f8a0cf6cb05ab69cdbb331c73e611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SENSITIVITY_H</b>&#160;&#160;&#160;0xBBU</td></tr>
<tr class="separator:ga4f8f8a0cf6cb05ab69cdbb331c73e611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80cd0581900dafc4176f2d270214cfc"><td class="memItemLeft" align="right" valign="top"><a id="gaa80cd0581900dafc4176f2d270214cfc" name="gaa80cd0581900dafc4176f2d270214cfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_OFFX_L</b>&#160;&#160;&#160;0xC0U</td></tr>
<tr class="separator:gaa80cd0581900dafc4176f2d270214cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0b64146100f1e2ef5b9ffe6b64557e"><td class="memItemLeft" align="right" valign="top"><a id="gafd0b64146100f1e2ef5b9ffe6b64557e" name="gafd0b64146100f1e2ef5b9ffe6b64557e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_OFFX_H</b>&#160;&#160;&#160;0xC1U</td></tr>
<tr class="separator:gafd0b64146100f1e2ef5b9ffe6b64557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edf5b8719a039b349b36930b004c517"><td class="memItemLeft" align="right" valign="top"><a id="ga5edf5b8719a039b349b36930b004c517" name="ga5edf5b8719a039b349b36930b004c517"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_OFFY_L</b>&#160;&#160;&#160;0xC2U</td></tr>
<tr class="separator:ga5edf5b8719a039b349b36930b004c517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927a0be873cbc85c93baddef9e9ece0d"><td class="memItemLeft" align="right" valign="top"><a id="ga927a0be873cbc85c93baddef9e9ece0d" name="ga927a0be873cbc85c93baddef9e9ece0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_OFFY_H</b>&#160;&#160;&#160;0xC3U</td></tr>
<tr class="separator:ga927a0be873cbc85c93baddef9e9ece0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393d7141706be5e04b4bfbcbf9def2ee"><td class="memItemLeft" align="right" valign="top"><a id="ga393d7141706be5e04b4bfbcbf9def2ee" name="ga393d7141706be5e04b4bfbcbf9def2ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_OFFZ_L</b>&#160;&#160;&#160;0xC4U</td></tr>
<tr class="separator:ga393d7141706be5e04b4bfbcbf9def2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940959dd39d40f3b934bfab76ab8c978"><td class="memItemLeft" align="right" valign="top"><a id="ga940959dd39d40f3b934bfab76ab8c978" name="ga940959dd39d40f3b934bfab76ab8c978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_OFFZ_H</b>&#160;&#160;&#160;0xC5U</td></tr>
<tr class="separator:ga940959dd39d40f3b934bfab76ab8c978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffdfd485980d3403ba59f4df8c797bf"><td class="memItemLeft" align="right" valign="top"><a id="gaeffdfd485980d3403ba59f4df8c797bf" name="gaeffdfd485980d3403ba59f4df8c797bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_XX_L</b>&#160;&#160;&#160;0xC6U</td></tr>
<tr class="separator:gaeffdfd485980d3403ba59f4df8c797bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1e9079ff3eb4bb196bb258783c161e"><td class="memItemLeft" align="right" valign="top"><a id="ga8a1e9079ff3eb4bb196bb258783c161e" name="ga8a1e9079ff3eb4bb196bb258783c161e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_XX_H</b>&#160;&#160;&#160;0xC7U</td></tr>
<tr class="separator:ga8a1e9079ff3eb4bb196bb258783c161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a14a15a5bcfbb14dfebad4f3321b0d7"><td class="memItemLeft" align="right" valign="top"><a id="ga9a14a15a5bcfbb14dfebad4f3321b0d7" name="ga9a14a15a5bcfbb14dfebad4f3321b0d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_XY_L</b>&#160;&#160;&#160;0xC8U</td></tr>
<tr class="separator:ga9a14a15a5bcfbb14dfebad4f3321b0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac200d233f9645818f945be152979323b"><td class="memItemLeft" align="right" valign="top"><a id="gac200d233f9645818f945be152979323b" name="gac200d233f9645818f945be152979323b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_XY_H</b>&#160;&#160;&#160;0xC9U</td></tr>
<tr class="separator:gac200d233f9645818f945be152979323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7259a9cf0ffb1b7860900d983dd3658f"><td class="memItemLeft" align="right" valign="top"><a id="ga7259a9cf0ffb1b7860900d983dd3658f" name="ga7259a9cf0ffb1b7860900d983dd3658f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_XZ_L</b>&#160;&#160;&#160;0xCAU</td></tr>
<tr class="separator:ga7259a9cf0ffb1b7860900d983dd3658f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1b2c94471179838ab5155b6f60d4da"><td class="memItemLeft" align="right" valign="top"><a id="gaff1b2c94471179838ab5155b6f60d4da" name="gaff1b2c94471179838ab5155b6f60d4da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_XZ_H</b>&#160;&#160;&#160;0xCBU</td></tr>
<tr class="separator:gaff1b2c94471179838ab5155b6f60d4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fd380f839706c1695d49389a8a1ad4"><td class="memItemLeft" align="right" valign="top"><a id="gae6fd380f839706c1695d49389a8a1ad4" name="gae6fd380f839706c1695d49389a8a1ad4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_YY_L</b>&#160;&#160;&#160;0xCCU</td></tr>
<tr class="separator:gae6fd380f839706c1695d49389a8a1ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180e8c8dc29bc60df69081544632686c"><td class="memItemLeft" align="right" valign="top"><a id="ga180e8c8dc29bc60df69081544632686c" name="ga180e8c8dc29bc60df69081544632686c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_YY_H</b>&#160;&#160;&#160;0xCDU</td></tr>
<tr class="separator:ga180e8c8dc29bc60df69081544632686c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bbad677aa4b230c277e9ae90926561"><td class="memItemLeft" align="right" valign="top"><a id="ga55bbad677aa4b230c277e9ae90926561" name="ga55bbad677aa4b230c277e9ae90926561"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_YZ_L</b>&#160;&#160;&#160;0xCEU</td></tr>
<tr class="separator:ga55bbad677aa4b230c277e9ae90926561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8953d436fe803217612370a767779ccd"><td class="memItemLeft" align="right" valign="top"><a id="ga8953d436fe803217612370a767779ccd" name="ga8953d436fe803217612370a767779ccd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_YZ_H</b>&#160;&#160;&#160;0xCFU</td></tr>
<tr class="separator:ga8953d436fe803217612370a767779ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23df6d37a6f7e2d34f613aa6ec050700"><td class="memItemLeft" align="right" valign="top"><a id="ga23df6d37a6f7e2d34f613aa6ec050700" name="ga23df6d37a6f7e2d34f613aa6ec050700"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_ZZ_L</b>&#160;&#160;&#160;0xD0U</td></tr>
<tr class="separator:ga23df6d37a6f7e2d34f613aa6ec050700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dbe39411322e155e734523129aa8da4"><td class="memItemLeft" align="right" valign="top"><a id="ga6dbe39411322e155e734523129aa8da4" name="ga6dbe39411322e155e734523129aa8da4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_SI_ZZ_H</b>&#160;&#160;&#160;0xD1U</td></tr>
<tr class="separator:ga6dbe39411322e155e734523129aa8da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3d311b0d3fa0d1372f1eb711e669e9"><td class="memItemLeft" align="right" valign="top"><a id="ga8f3d311b0d3fa0d1372f1eb711e669e9" name="ga8f3d311b0d3fa0d1372f1eb711e669e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_CFG_A</b>&#160;&#160;&#160;0xD4U</td></tr>
<tr class="separator:ga8f3d311b0d3fa0d1372f1eb711e669e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7a02596f07439c045eb8aae96cdcd4"><td class="memItemLeft" align="right" valign="top"><a id="ga0d7a02596f07439c045eb8aae96cdcd4" name="ga0d7a02596f07439c045eb8aae96cdcd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MAG_CFG_B</b>&#160;&#160;&#160;0xD5U</td></tr>
<tr class="separator:ga0d7a02596f07439c045eb8aae96cdcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22237ca74bb04939c1b374e37fa4a68b"><td class="memItemLeft" align="right" valign="top"><a id="ga22237ca74bb04939c1b374e37fa4a68b" name="ga22237ca74bb04939c1b374e37fa4a68b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_LC_TIMEOUT_L</b>&#160;&#160;&#160;0x17AU</td></tr>
<tr class="separator:ga22237ca74bb04939c1b374e37fa4a68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa160b9498c51279168f00a385fc70cb"><td class="memItemLeft" align="right" valign="top"><a id="gafa160b9498c51279168f00a385fc70cb" name="gafa160b9498c51279168f00a385fc70cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_LC_TIMEOUT_H</b>&#160;&#160;&#160;0x17BU</td></tr>
<tr class="separator:gafa160b9498c51279168f00a385fc70cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7ab62cc436c92b3b08bd25da44dde8"><td class="memItemLeft" align="right" valign="top"><a id="gaaa7ab62cc436c92b3b08bd25da44dde8" name="gaaa7ab62cc436c92b3b08bd25da44dde8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_PROGRAMS</b>&#160;&#160;&#160;0x17CU</td></tr>
<tr class="separator:gaaa7ab62cc436c92b3b08bd25da44dde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a699a01539f0836bb78f3fbad1014c"><td class="memItemLeft" align="right" valign="top"><a id="gac2a699a01539f0836bb78f3fbad1014c" name="gac2a699a01539f0836bb78f3fbad1014c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_START_ADD_L</b>&#160;&#160;&#160;0x17EU</td></tr>
<tr class="separator:gac2a699a01539f0836bb78f3fbad1014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a1860b46b10fe834e8886ccccc7f33"><td class="memItemLeft" align="right" valign="top"><a id="gae5a1860b46b10fe834e8886ccccc7f33" name="gae5a1860b46b10fe834e8886ccccc7f33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_FSM_START_ADD_H</b>&#160;&#160;&#160;0x17FU</td></tr>
<tr class="separator:gae5a1860b46b10fe834e8886ccccc7f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ab8989b9635fc41d5d32951a5f14ed"><td class="memItemLeft" align="right" valign="top"><a id="ga29ab8989b9635fc41d5d32951a5f14ed" name="ga29ab8989b9635fc41d5d32951a5f14ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PEDO_CMD_REG</b>&#160;&#160;&#160;0x183U</td></tr>
<tr class="separator:ga29ab8989b9635fc41d5d32951a5f14ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e0d7a582e2116f685862952fb25ed8"><td class="memItemLeft" align="right" valign="top"><a id="gae2e0d7a582e2116f685862952fb25ed8" name="gae2e0d7a582e2116f685862952fb25ed8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PEDO_DEB_STEPS_CONF</b>&#160;&#160;&#160;0x184U</td></tr>
<tr class="separator:gae2e0d7a582e2116f685862952fb25ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4c3439024cfa5ec1fae6d8e4f28c87"><td class="memItemLeft" align="right" valign="top"><a id="ga1f4c3439024cfa5ec1fae6d8e4f28c87" name="ga1f4c3439024cfa5ec1fae6d8e4f28c87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PEDO_SC_DELTAT_L</b>&#160;&#160;&#160;0x1D0U</td></tr>
<tr class="separator:ga1f4c3439024cfa5ec1fae6d8e4f28c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79899ed2a13fe5fce0815b7e74c6c43"><td class="memItemLeft" align="right" valign="top"><a id="gad79899ed2a13fe5fce0815b7e74c6c43" name="gad79899ed2a13fe5fce0815b7e74c6c43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_PEDO_SC_DELTAT_H</b>&#160;&#160;&#160;0x1D1U</td></tr>
<tr class="separator:gad79899ed2a13fe5fce0815b7e74c6c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3761c932e41c17cad6682df524f551b6"><td class="memItemLeft" align="right" valign="top"><a id="ga3761c932e41c17cad6682df524f551b6" name="ga3761c932e41c17cad6682df524f551b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_1</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga3761c932e41c17cad6682df524f551b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957db70bc2be52f08b470faee7f6b16a"><td class="memItemLeft" align="right" valign="top"><a id="ga957db70bc2be52f08b470faee7f6b16a" name="ga957db70bc2be52f08b470faee7f6b16a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_2</b>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:ga957db70bc2be52f08b470faee7f6b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa079c52ecc81a9d0ee36fdd05a67acbd"><td class="memItemLeft" align="right" valign="top"><a id="gaa079c52ecc81a9d0ee36fdd05a67acbd" name="gaa079c52ecc81a9d0ee36fdd05a67acbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_3</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:gaa079c52ecc81a9d0ee36fdd05a67acbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8939a7fe62ee4c22733cc6ca234ae4d"><td class="memItemLeft" align="right" valign="top"><a id="gab8939a7fe62ee4c22733cc6ca234ae4d" name="gab8939a7fe62ee4c22733cc6ca234ae4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_4</b>&#160;&#160;&#160;0x05U</td></tr>
<tr class="separator:gab8939a7fe62ee4c22733cc6ca234ae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3436cd165c373eb1bf85f5984a3c5a04"><td class="memItemLeft" align="right" valign="top"><a id="ga3436cd165c373eb1bf85f5984a3c5a04" name="ga3436cd165c373eb1bf85f5984a3c5a04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_5</b>&#160;&#160;&#160;0x06U</td></tr>
<tr class="separator:ga3436cd165c373eb1bf85f5984a3c5a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e3378fc3893c944a06b372659c995d"><td class="memItemLeft" align="right" valign="top"><a id="gab8e3378fc3893c944a06b372659c995d" name="gab8e3378fc3893c944a06b372659c995d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_6</b>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:gab8e3378fc3893c944a06b372659c995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8ffc9d681e285d2c2701d66085e970"><td class="memItemLeft" align="right" valign="top"><a id="ga2e8ffc9d681e285d2c2701d66085e970" name="ga2e8ffc9d681e285d2c2701d66085e970"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_7</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga2e8ffc9d681e285d2c2701d66085e970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043662e8c7aebdf440406fc01a11fa62"><td class="memItemLeft" align="right" valign="top"><a id="ga043662e8c7aebdf440406fc01a11fa62" name="ga043662e8c7aebdf440406fc01a11fa62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_8</b>&#160;&#160;&#160;0x09U</td></tr>
<tr class="separator:ga043662e8c7aebdf440406fc01a11fa62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9369c1baae7a7fdcad376265d86e2093"><td class="memItemLeft" align="right" valign="top"><a id="ga9369c1baae7a7fdcad376265d86e2093" name="ga9369c1baae7a7fdcad376265d86e2093"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_9</b>&#160;&#160;&#160;0x0AU</td></tr>
<tr class="separator:ga9369c1baae7a7fdcad376265d86e2093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd6955792c1240dc44b333ec6e70255"><td class="memItemLeft" align="right" valign="top"><a id="gafdd6955792c1240dc44b333ec6e70255" name="gafdd6955792c1240dc44b333ec6e70255"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_10</b>&#160;&#160;&#160;0x0BU</td></tr>
<tr class="separator:gafdd6955792c1240dc44b333ec6e70255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cae465cb1880183448c1f1259256f5e"><td class="memItemLeft" align="right" valign="top"><a id="ga1cae465cb1880183448c1f1259256f5e" name="ga1cae465cb1880183448c1f1259256f5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_11</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:ga1cae465cb1880183448c1f1259256f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfcab6e1ff8300b847a08c9f6b76b4f"><td class="memItemLeft" align="right" valign="top"><a id="ga2dfcab6e1ff8300b847a08c9f6b76b4f" name="ga2dfcab6e1ff8300b847a08c9f6b76b4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_12</b>&#160;&#160;&#160;0x0DU</td></tr>
<tr class="separator:ga2dfcab6e1ff8300b847a08c9f6b76b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f110c327909e8f1c5343c2f64f08642"><td class="memItemLeft" align="right" valign="top"><a id="ga3f110c327909e8f1c5343c2f64f08642" name="ga3f110c327909e8f1c5343c2f64f08642"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_13</b>&#160;&#160;&#160;0x0EU</td></tr>
<tr class="separator:ga3f110c327909e8f1c5343c2f64f08642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb85b3e49614a6411b4ab1748f6a5921"><td class="memItemLeft" align="right" valign="top"><a id="gacb85b3e49614a6411b4ab1748f6a5921" name="gacb85b3e49614a6411b4ab1748f6a5921"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_14</b>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="separator:gacb85b3e49614a6411b4ab1748f6a5921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f82a862975bb1dcf7f9337b87434a7"><td class="memItemLeft" align="right" valign="top"><a id="ga85f82a862975bb1dcf7f9337b87434a7" name="ga85f82a862975bb1dcf7f9337b87434a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_15</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga85f82a862975bb1dcf7f9337b87434a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e9227978a5f4cb44a5d199cba4543d"><td class="memItemLeft" align="right" valign="top"><a id="ga05e9227978a5f4cb44a5d199cba4543d" name="ga05e9227978a5f4cb44a5d199cba4543d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_16</b>&#160;&#160;&#160;0x11U</td></tr>
<tr class="separator:ga05e9227978a5f4cb44a5d199cba4543d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1eca728a85c24ddbc0b206445ce5f5"><td class="memItemLeft" align="right" valign="top"><a id="gaaa1eca728a85c24ddbc0b206445ce5f5" name="gaaa1eca728a85c24ddbc0b206445ce5f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_17</b>&#160;&#160;&#160;0x12U</td></tr>
<tr class="separator:gaaa1eca728a85c24ddbc0b206445ce5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73685035b1dded69d3ba23d0a2c179f"><td class="memItemLeft" align="right" valign="top"><a id="gaa73685035b1dded69d3ba23d0a2c179f" name="gaa73685035b1dded69d3ba23d0a2c179f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SENSOR_HUB_18</b>&#160;&#160;&#160;0x13U</td></tr>
<tr class="separator:gaa73685035b1dded69d3ba23d0a2c179f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30bfe2609b9eae98dba85af3baa6549c"><td class="memItemLeft" align="right" valign="top"><a id="ga30bfe2609b9eae98dba85af3baa6549c" name="ga30bfe2609b9eae98dba85af3baa6549c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_MASTER_CONFIG</b>&#160;&#160;&#160;0x14U</td></tr>
<tr class="separator:ga30bfe2609b9eae98dba85af3baa6549c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d166ba635d07cc5677215a04526e262"><td class="memItemLeft" align="right" valign="top"><a id="ga6d166ba635d07cc5677215a04526e262" name="ga6d166ba635d07cc5677215a04526e262"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV0_ADD</b>&#160;&#160;&#160;0x15U</td></tr>
<tr class="separator:ga6d166ba635d07cc5677215a04526e262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1020b093b018445f40a3ac9c6a741b1c"><td class="memItemLeft" align="right" valign="top"><a id="ga1020b093b018445f40a3ac9c6a741b1c" name="ga1020b093b018445f40a3ac9c6a741b1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV0_SUBADD</b>&#160;&#160;&#160;0x16U</td></tr>
<tr class="separator:ga1020b093b018445f40a3ac9c6a741b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a44817e876e8fe56660bd82bf92857a"><td class="memItemLeft" align="right" valign="top"><a id="ga5a44817e876e8fe56660bd82bf92857a" name="ga5a44817e876e8fe56660bd82bf92857a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV0_CONFIG</b>&#160;&#160;&#160;0x17U</td></tr>
<tr class="separator:ga5a44817e876e8fe56660bd82bf92857a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9076dea6acf053c86ce2479e28d5b24c"><td class="memItemLeft" align="right" valign="top"><a id="ga9076dea6acf053c86ce2479e28d5b24c" name="ga9076dea6acf053c86ce2479e28d5b24c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV1_ADD</b>&#160;&#160;&#160;0x18U</td></tr>
<tr class="separator:ga9076dea6acf053c86ce2479e28d5b24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1911f8f51419208d206c6bd8aefc2481"><td class="memItemLeft" align="right" valign="top"><a id="ga1911f8f51419208d206c6bd8aefc2481" name="ga1911f8f51419208d206c6bd8aefc2481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV1_SUBADD</b>&#160;&#160;&#160;0x19U</td></tr>
<tr class="separator:ga1911f8f51419208d206c6bd8aefc2481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71302afb15e024790a703ad1ad52b114"><td class="memItemLeft" align="right" valign="top"><a id="ga71302afb15e024790a703ad1ad52b114" name="ga71302afb15e024790a703ad1ad52b114"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV1_CONFIG</b>&#160;&#160;&#160;0x1AU</td></tr>
<tr class="separator:ga71302afb15e024790a703ad1ad52b114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8d581b3e0d1759d170e72817c7404d"><td class="memItemLeft" align="right" valign="top"><a id="gaea8d581b3e0d1759d170e72817c7404d" name="gaea8d581b3e0d1759d170e72817c7404d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV2_ADD</b>&#160;&#160;&#160;0x1BU</td></tr>
<tr class="separator:gaea8d581b3e0d1759d170e72817c7404d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b5924626b8c810942db54ce3b34b16"><td class="memItemLeft" align="right" valign="top"><a id="ga51b5924626b8c810942db54ce3b34b16" name="ga51b5924626b8c810942db54ce3b34b16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV2_SUBADD</b>&#160;&#160;&#160;0x1CU</td></tr>
<tr class="separator:ga51b5924626b8c810942db54ce3b34b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436016c5259ae14f63a69fbe4bfb3e0b"><td class="memItemLeft" align="right" valign="top"><a id="ga436016c5259ae14f63a69fbe4bfb3e0b" name="ga436016c5259ae14f63a69fbe4bfb3e0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV2_CONFIG</b>&#160;&#160;&#160;0x1DU</td></tr>
<tr class="separator:ga436016c5259ae14f63a69fbe4bfb3e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b550fb71a0b008d388612b430989d0"><td class="memItemLeft" align="right" valign="top"><a id="ga21b550fb71a0b008d388612b430989d0" name="ga21b550fb71a0b008d388612b430989d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV3_ADD</b>&#160;&#160;&#160;0x1EU</td></tr>
<tr class="separator:ga21b550fb71a0b008d388612b430989d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ee42e911d89daf78118c9921f04be1"><td class="memItemLeft" align="right" valign="top"><a id="ga00ee42e911d89daf78118c9921f04be1" name="ga00ee42e911d89daf78118c9921f04be1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV3_SUBADD</b>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="separator:ga00ee42e911d89daf78118c9921f04be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c235accd8acfe7be8c8c88badfab77"><td class="memItemLeft" align="right" valign="top"><a id="ga10c235accd8acfe7be8c8c88badfab77" name="ga10c235accd8acfe7be8c8c88badfab77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_SLV3_CONFIG</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga10c235accd8acfe7be8c8c88badfab77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b49e67795b4290d976e26ddb3c959d0"><td class="memItemLeft" align="right" valign="top"><a id="ga1b49e67795b4290d976e26ddb3c959d0" name="ga1b49e67795b4290d976e26ddb3c959d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_DATAWRITE_SLV0</b>&#160;&#160;&#160;0x21U</td></tr>
<tr class="separator:ga1b49e67795b4290d976e26ddb3c959d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bffa7398bedaa536bac39d7fab84fc"><td class="memItemLeft" align="right" valign="top"><a id="gab1bffa7398bedaa536bac39d7fab84fc" name="gab1bffa7398bedaa536bac39d7fab84fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSM6DSO32_STATUS_MASTER</b>&#160;&#160;&#160;0x22U</td></tr>
<tr class="separator:gab1bffa7398bedaa536bac39d7fab84fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gade35e39478ba26b4039ec531b603c4ce"><td class="memItemLeft" align="right" valign="top"><a id="gade35e39478ba26b4039ec531b603c4ce" name="gade35e39478ba26b4039ec531b603c4ce"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_fs_xl_t</b> { <b>LSM6DSO32_4g</b> = 0x00
, <b>LSM6DSO32_8g</b> = 0x02
, <b>LSM6DSO32_16g</b> = 0x03
, <b>LSM6DSO32_32g</b> = 0x01
 }</td></tr>
<tr class="separator:gade35e39478ba26b4039ec531b603c4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854071707d69a3860d8e2df9394c5375"><td class="memItemLeft" align="right" valign="top"><a id="ga854071707d69a3860d8e2df9394c5375" name="ga854071707d69a3860d8e2df9394c5375"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_odr_xl_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_XL_ODR_OFF</b> = 0x00
, <b>LSM6DSO32_XL_ODR_6Hz5_LOW_PW</b> = 0x1B
, <b>LSM6DSO32_XL_ODR_12Hz5_LOW_PW</b> = 0x11
, <b>LSM6DSO32_XL_ODR_26Hz_LOW_PW</b> = 0x12
, <br />
&#160;&#160;<b>LSM6DSO32_XL_ODR_52Hz_LOW_PW</b> = 0x13
, <b>LSM6DSO32_XL_ODR_104Hz_NORMAL_MD</b> = 0x14
, <b>LSM6DSO32_XL_ODR_208Hz_NORMAL_MD</b> = 0x15
, <b>LSM6DSO32_XL_ODR_12Hz5_HIGH_PERF</b> = 0x01
, <br />
&#160;&#160;<b>LSM6DSO32_XL_ODR_26Hz_HIGH_PERF</b> = 0x02
, <b>LSM6DSO32_XL_ODR_52Hz_HIGH_PERF</b> = 0x03
, <b>LSM6DSO32_XL_ODR_104Hz_HIGH_PERF</b> = 0x04
, <b>LSM6DSO32_XL_ODR_208Hz_HIGH_PERF</b> = 0x05
, <br />
&#160;&#160;<b>LSM6DSO32_XL_ODR_417Hz_HIGH_PERF</b> = 0x06
, <b>LSM6DSO32_XL_ODR_833Hz_HIGH_PERF</b> = 0x07
, <b>LSM6DSO32_XL_ODR_1667Hz_HIGH_PERF</b> = 0x08
, <b>LSM6DSO32_XL_ODR_3333Hz_HIGH_PERF</b> = 0x09
, <br />
&#160;&#160;<b>LSM6DSO32_XL_ODR_6667Hz_HIGH_PERF</b> = 0x0A
, <b>LSM6DSO32_XL_ODR_6Hz5_ULTRA_LOW_PW</b> = 0x2B
, <b>LSM6DSO32_XL_ODR_12Hz5_ULTRA_LOW_PW</b> = 0x21
, <b>LSM6DSO32_XL_ODR_26Hz_ULTRA_LOW_PW</b> = 0x22
, <br />
&#160;&#160;<b>LSM6DSO32_XL_ODR_52Hz_ULTRA_LOW_PW</b> = 0x23
, <b>LSM6DSO32_XL_ODR_104Hz_ULTRA_LOW_PW</b> = 0x24
, <b>LSM6DSO32_XL_ODR_208Hz_ULTRA_LOW_PW</b> = 0x25
<br />
 }</td></tr>
<tr class="separator:ga854071707d69a3860d8e2df9394c5375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac425892165cab74cfcc146afa93aca3d"><td class="memItemLeft" align="right" valign="top"><a id="gac425892165cab74cfcc146afa93aca3d" name="gac425892165cab74cfcc146afa93aca3d"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_fs_g_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_250dps</b> = 0
, <b>LSM6DSO32_125dps</b> = 1
, <b>LSM6DSO32_500dps</b> = 2
, <b>LSM6DSO32_1000dps</b> = 4
, <br />
&#160;&#160;<b>LSM6DSO32_2000dps</b> = 6
<br />
 }</td></tr>
<tr class="separator:gac425892165cab74cfcc146afa93aca3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac44146676871b1170eb2c64e693d1df8"><td class="memItemLeft" align="right" valign="top"><a id="gac44146676871b1170eb2c64e693d1df8" name="gac44146676871b1170eb2c64e693d1df8"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_odr_g_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_GY_ODR_OFF</b> = 0x00
, <b>LSM6DSO32_GY_ODR_12Hz5_HIGH_PERF</b> = 0x01
, <b>LSM6DSO32_GY_ODR_26Hz_HIGH_PERF</b> = 0x02
, <b>LSM6DSO32_GY_ODR_52Hz_HIGH_PERF</b> = 0x03
, <br />
&#160;&#160;<b>LSM6DSO32_GY_ODR_104Hz_HIGH_PERF</b> = 0x04
, <b>LSM6DSO32_GY_ODR_208Hz_HIGH_PERF</b> = 0x05
, <b>LSM6DSO32_GY_ODR_417Hz_HIGH_PERF</b> = 0x06
, <b>LSM6DSO32_GY_ODR_833Hz_HIGH_PERF</b> = 0x07
, <br />
&#160;&#160;<b>LSM6DSO32_GY_ODR_1667Hz_HIGH_PERF</b> = 0x08
, <b>LSM6DSO32_GY_ODR_3333Hz_HIGH_PERF</b> = 0x09
, <b>LSM6DSO32_GY_ODR_6667Hz_HIGH_PERF</b> = 0x0A
, <b>LSM6DSO32_GY_ODR_104Hz_NORMAL_MD</b> = 0x14
, <br />
&#160;&#160;<b>LSM6DSO32_GY_ODR_208Hz_NORMAL_MD</b> = 0x15
, <b>LSM6DSO32_GY_ODR_12Hz5_LOW_PW</b> = 0x11
, <b>LSM6DSO32_GY_ODR_26Hz_LOW_PW</b> = 0x12
, <b>LSM6DSO32_GY_ODR_52Hz_LOW_PW</b> = 0x13
<br />
 }</td></tr>
<tr class="separator:gac44146676871b1170eb2c64e693d1df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767afb056550d11758bfbafb7b7f2745"><td class="memItemLeft" align="right" valign="top"><a id="ga767afb056550d11758bfbafb7b7f2745" name="ga767afb056550d11758bfbafb7b7f2745"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_usr_off_w_t</b> { <b>LSM6DSO32_LSb_1mg</b> = 0
, <b>LSM6DSO32_LSb_16mg</b> = 1
 }</td></tr>
<tr class="separator:ga767afb056550d11758bfbafb7b7f2745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be389dea58b13c11667cccdc5a35ea3"><td class="memItemLeft" align="right" valign="top"><a id="ga1be389dea58b13c11667cccdc5a35ea3" name="ga1be389dea58b13c11667cccdc5a35ea3"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_rounding_t</b> { <b>LSM6DSO32_NO_ROUND</b> = 0
, <b>LSM6DSO32_ROUND_XL</b> = 1
, <b>LSM6DSO32_ROUND_GY</b> = 2
, <b>LSM6DSO32_ROUND_GY_XL</b> = 3
 }</td></tr>
<tr class="separator:ga1be389dea58b13c11667cccdc5a35ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c35e30eece280acaf7ce471e01272e6"><td class="memItemLeft" align="right" valign="top"><a id="ga3c35e30eece280acaf7ce471e01272e6" name="ga3c35e30eece280acaf7ce471e01272e6"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_reg_access_t</b> { <b>LSM6DSO32_USER_BANK</b> = 0
, <b>LSM6DSO32_SENSOR_HUB_BANK</b> = 1
, <b>LSM6DSO32_EMBEDDED_FUNC_BANK</b> = 2
 }</td></tr>
<tr class="separator:ga3c35e30eece280acaf7ce471e01272e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca01eda48340c66833cfed712f2c7550"><td class="memItemLeft" align="right" valign="top"><a id="gaca01eda48340c66833cfed712f2c7550" name="gaca01eda48340c66833cfed712f2c7550"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_dataready_pulsed_t</b> { <b>LSM6DSO32_DRDY_LATCHED</b> = 0
, <b>LSM6DSO32_DRDY_PULSED</b> = 1
 }</td></tr>
<tr class="separator:gaca01eda48340c66833cfed712f2c7550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c11b741f147ef8023625d49bc7584c"><td class="memItemLeft" align="right" valign="top"><a id="ga15c11b741f147ef8023625d49bc7584c" name="ga15c11b741f147ef8023625d49bc7584c"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_st_xl_t</b> { <b>LSM6DSO32_XL_ST_DISABLE</b> = 0
, <b>LSM6DSO32_XL_ST_POSITIVE</b> = 1
, <b>LSM6DSO32_XL_ST_NEGATIVE</b> = 2
 }</td></tr>
<tr class="separator:ga15c11b741f147ef8023625d49bc7584c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a99ad8b9ac22ffdfe8c1e45738fa326"><td class="memItemLeft" align="right" valign="top"><a id="ga5a99ad8b9ac22ffdfe8c1e45738fa326" name="ga5a99ad8b9ac22ffdfe8c1e45738fa326"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_st_g_t</b> { <b>LSM6DSO32_GY_ST_DISABLE</b> = 0
, <b>LSM6DSO32_GY_ST_POSITIVE</b> = 1
, <b>LSM6DSO32_GY_ST_NEGATIVE</b> = 3
 }</td></tr>
<tr class="separator:ga5a99ad8b9ac22ffdfe8c1e45738fa326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac14220714d43a382a3caaeeccf210c3"><td class="memItemLeft" align="right" valign="top"><a id="gaac14220714d43a382a3caaeeccf210c3" name="gaac14220714d43a382a3caaeeccf210c3"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_ftype_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_ULTRA_LIGHT</b> = 0
, <b>LSM6DSO32_VERY_LIGHT</b> = 1
, <b>LSM6DSO32_LIGHT</b> = 2
, <b>LSM6DSO32_MEDIUM</b> = 3
, <br />
&#160;&#160;<b>LSM6DSO32_STRONG</b> = 4
, <b>LSM6DSO32_VERY_STRONG</b> = 5
, <b>LSM6DSO32_AGGRESSIVE</b> = 6
, <b>LSM6DSO32_XTREME</b> = 7
<br />
 }</td></tr>
<tr class="separator:gaac14220714d43a382a3caaeeccf210c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4a3ff38b88198ff91e9787a596f07b"><td class="memItemLeft" align="right" valign="top"><a id="ga0d4a3ff38b88198ff91e9787a596f07b" name="ga0d4a3ff38b88198ff91e9787a596f07b"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_hp_slope_xl_en_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_HP_PATH_DISABLE_ON_OUT</b> = 0x00
, <b>LSM6DSO32_SLOPE_ODR_DIV_4</b> = 0x10
, <b>LSM6DSO32_HP_ODR_DIV_10</b> = 0x11
, <b>LSM6DSO32_HP_ODR_DIV_20</b> = 0x12
, <br />
&#160;&#160;<b>LSM6DSO32_HP_ODR_DIV_45</b> = 0x13
, <b>LSM6DSO32_HP_ODR_DIV_100</b> = 0x14
, <b>LSM6DSO32_HP_ODR_DIV_200</b> = 0x15
, <b>LSM6DSO32_HP_ODR_DIV_400</b> = 0x16
, <br />
&#160;&#160;<b>LSM6DSO32_HP_ODR_DIV_800</b> = 0x17
, <b>LSM6DSO32_HP_REF_MD_ODR_DIV_10</b> = 0x31
, <b>LSM6DSO32_HP_REF_MD_ODR_DIV_20</b> = 0x32
, <b>LSM6DSO32_HP_REF_MD_ODR_DIV_45</b> = 0x33
, <br />
&#160;&#160;<b>LSM6DSO32_HP_REF_MD_ODR_DIV_100</b> = 0x34
, <b>LSM6DSO32_HP_REF_MD_ODR_DIV_200</b> = 0x35
, <b>LSM6DSO32_HP_REF_MD_ODR_DIV_400</b> = 0x36
, <b>LSM6DSO32_HP_REF_MD_ODR_DIV_800</b> = 0x37
, <br />
&#160;&#160;<b>LSM6DSO32_LP_ODR_DIV_10</b> = 0x01
, <b>LSM6DSO32_LP_ODR_DIV_20</b> = 0x02
, <b>LSM6DSO32_LP_ODR_DIV_45</b> = 0x03
, <b>LSM6DSO32_LP_ODR_DIV_100</b> = 0x04
, <br />
&#160;&#160;<b>LSM6DSO32_LP_ODR_DIV_200</b> = 0x05
, <b>LSM6DSO32_LP_ODR_DIV_400</b> = 0x06
, <b>LSM6DSO32_LP_ODR_DIV_800</b> = 0x07
<br />
 }</td></tr>
<tr class="separator:ga0d4a3ff38b88198ff91e9787a596f07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0799ec4f9f6652590e36580cc6b83b78"><td class="memItemLeft" align="right" valign="top"><a id="ga0799ec4f9f6652590e36580cc6b83b78" name="ga0799ec4f9f6652590e36580cc6b83b78"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_slope_fds_t</b> { <b>LSM6DSO32_USE_SLOPE</b> = 0
, <b>LSM6DSO32_USE_HPF</b> = 1
 }</td></tr>
<tr class="separator:ga0799ec4f9f6652590e36580cc6b83b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeeab52602a6ecb4105b327db2ce90a5"><td class="memItemLeft" align="right" valign="top"><a id="gafeeab52602a6ecb4105b327db2ce90a5" name="gafeeab52602a6ecb4105b327db2ce90a5"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_hpm_g_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_HP_FILTER_NONE</b> = 0x00
, <b>LSM6DSO32_HP_FILTER_16mHz</b> = 0x80
, <b>LSM6DSO32_HP_FILTER_65mHz</b> = 0x81
, <b>LSM6DSO32_HP_FILTER_260mHz</b> = 0x82
, <br />
&#160;&#160;<b>LSM6DSO32_HP_FILTER_1Hz04</b> = 0x83
<br />
 }</td></tr>
<tr class="separator:gafeeab52602a6ecb4105b327db2ce90a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bcea267d2d64603049d447be1247a1"><td class="memItemLeft" align="right" valign="top"><a id="gaa7bcea267d2d64603049d447be1247a1" name="gaa7bcea267d2d64603049d447be1247a1"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_sdo_pu_en_t</b> { <b>LSM6DSO32_PULL_UP_DISC</b> = 0
, <b>LSM6DSO32_PULL_UP_CONNECT</b> = 1
 }</td></tr>
<tr class="separator:gaa7bcea267d2d64603049d447be1247a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802b32ee7b9b7f433c8719512cdea021"><td class="memItemLeft" align="right" valign="top"><a id="ga802b32ee7b9b7f433c8719512cdea021" name="ga802b32ee7b9b7f433c8719512cdea021"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_sim_t</b> { <b>LSM6DSO32_SPI_4_WIRE</b> = 0
, <b>LSM6DSO32_SPI_3_WIRE</b> = 1
 }</td></tr>
<tr class="separator:ga802b32ee7b9b7f433c8719512cdea021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab053feb23f968f3ba05c0f2d640e5ab5"><td class="memItemLeft" align="right" valign="top"><a id="gab053feb23f968f3ba05c0f2d640e5ab5" name="gab053feb23f968f3ba05c0f2d640e5ab5"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_i2c_disable_t</b> { <b>LSM6DSO32_I2C_ENABLE</b> = 0
, <b>LSM6DSO32_I2C_DISABLE</b> = 1
 }</td></tr>
<tr class="separator:gab053feb23f968f3ba05c0f2d640e5ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5733a9ed1831169fd17a555e5a9c77ac"><td class="memItemLeft" align="right" valign="top"><a id="ga5733a9ed1831169fd17a555e5a9c77ac" name="ga5733a9ed1831169fd17a555e5a9c77ac"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_i3c_disable_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_I3C_DISABLE</b> = 0x80
, <b>LSM6DSO32_I3C_ENABLE_T_50us</b> = 0x00
, <b>LSM6DSO32_I3C_ENABLE_T_2us</b> = 0x01
, <b>LSM6DSO32_I3C_ENABLE_T_1ms</b> = 0x02
, <br />
&#160;&#160;<b>LSM6DSO32_I3C_ENABLE_T_25ms</b> = 0x03
<br />
 }</td></tr>
<tr class="separator:ga5733a9ed1831169fd17a555e5a9c77ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38966ab0ce4d27d07ac0c78e1bab895"><td class="memItemLeft" align="right" valign="top"><a id="gad38966ab0ce4d27d07ac0c78e1bab895" name="gad38966ab0ce4d27d07ac0c78e1bab895"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_int1_pd_en_t</b> { <b>LSM6DSO32_PULL_DOWN_DISC</b> = 0
, <b>LSM6DSO32_PULL_DOWN_CONNECT</b> = 1
 }</td></tr>
<tr class="separator:gad38966ab0ce4d27d07ac0c78e1bab895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed195ac1196c2140d58456315b7467cd"><td class="memItemLeft" align="right" valign="top"><a id="gaed195ac1196c2140d58456315b7467cd" name="gaed195ac1196c2140d58456315b7467cd"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_pp_od_t</b> { <b>LSM6DSO32_PUSH_PULL</b> = 0
, <b>LSM6DSO32_OPEN_DRAIN</b> = 1
 }</td></tr>
<tr class="separator:gaed195ac1196c2140d58456315b7467cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55278b400d80ba80626622278db3b247"><td class="memItemLeft" align="right" valign="top"><a id="ga55278b400d80ba80626622278db3b247" name="ga55278b400d80ba80626622278db3b247"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_h_lactive_t</b> { <b>LSM6DSO32_ACTIVE_HIGH</b> = 0
, <b>LSM6DSO32_ACTIVE_LOW</b> = 1
 }</td></tr>
<tr class="separator:ga55278b400d80ba80626622278db3b247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa40d3b09ee392543fde76f2f5e9ce9b"><td class="memItemLeft" align="right" valign="top"><a id="gaaa40d3b09ee392543fde76f2f5e9ce9b" name="gaaa40d3b09ee392543fde76f2f5e9ce9b"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_lir_t</b> { <b>LSM6DSO32_ALL_INT_PULSED</b> = 0
, <b>LSM6DSO32_BASE_LATCHED_EMB_PULSED</b> = 1
, <b>LSM6DSO32_BASE_PULSED_EMB_LATCHED</b> = 2
, <b>LSM6DSO32_ALL_INT_LATCHED</b> = 3
 }</td></tr>
<tr class="separator:gaaa40d3b09ee392543fde76f2f5e9ce9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e86254731ce098919a518e6709cc2a"><td class="memItemLeft" align="right" valign="top"><a id="ga15e86254731ce098919a518e6709cc2a" name="ga15e86254731ce098919a518e6709cc2a"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_wake_ths_w_t</b> { <b>LSM6DSO32_LSb_FS_DIV_64</b> = 0
, <b>LSM6DSO32_LSb_FS_DIV_256</b> = 1
 }</td></tr>
<tr class="separator:ga15e86254731ce098919a518e6709cc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89cedfc9966e16c5420fb7f3051ce75b"><td class="memItemLeft" align="right" valign="top"><a id="ga89cedfc9966e16c5420fb7f3051ce75b" name="ga89cedfc9966e16c5420fb7f3051ce75b"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_sleep_status_on_int_t</b> { <b>LSM6DSO32_DRIVE_SLEEP_CHG_EVENT</b> = 0
, <b>LSM6DSO32_DRIVE_SLEEP_STATUS</b> = 1
 }</td></tr>
<tr class="separator:ga89cedfc9966e16c5420fb7f3051ce75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94922259f3f65ce64aa7028fef14e28"><td class="memItemLeft" align="right" valign="top"><a id="gad94922259f3f65ce64aa7028fef14e28" name="gad94922259f3f65ce64aa7028fef14e28"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_inact_en_t</b> { <b>LSM6DSO32_XL_AND_GY_NOT_AFFECTED</b> = 0
, <b>LSM6DSO32_XL_12Hz5_GY_NOT_AFFECTED</b> = 1
, <b>LSM6DSO32_XL_12Hz5_GY_SLEEP</b> = 2
, <b>LSM6DSO32_XL_12Hz5_GY_PD</b> = 3
 }</td></tr>
<tr class="separator:gad94922259f3f65ce64aa7028fef14e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bf1a552053877bb2c803a098aee836"><td class="memItemLeft" align="right" valign="top"><a id="ga62bf1a552053877bb2c803a098aee836" name="ga62bf1a552053877bb2c803a098aee836"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_tap_priority_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_XYZ</b> = 0
, <b>LSM6DSO32_YXZ</b> = 1
, <b>LSM6DSO32_XZY</b> = 2
, <b>LSM6DSO32_ZYX</b> = 3
, <br />
&#160;&#160;<b>LSM6DSO32_YZX</b> = 5
, <b>LSM6DSO32_ZXY</b> = 6
<br />
 }</td></tr>
<tr class="separator:ga62bf1a552053877bb2c803a098aee836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7e298dea808e28031bddf4f24534ef"><td class="memItemLeft" align="right" valign="top"><a id="ga7f7e298dea808e28031bddf4f24534ef" name="ga7f7e298dea808e28031bddf4f24534ef"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_single_double_tap_t</b> { <b>LSM6DSO32_ONLY_SINGLE</b> = 0
, <b>LSM6DSO32_BOTH_SINGLE_DOUBLE</b> = 1
 }</td></tr>
<tr class="separator:ga7f7e298dea808e28031bddf4f24534ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426a50609c64dbecc4df7ce68cc3a212"><td class="memItemLeft" align="right" valign="top"><a id="ga426a50609c64dbecc4df7ce68cc3a212" name="ga426a50609c64dbecc4df7ce68cc3a212"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_sixd_ths_t</b> { <b>LSM6DSO32_DEG_68</b> = 0
, <b>LSM6DSO32_DEG_47</b> = 1
 }</td></tr>
<tr class="separator:ga426a50609c64dbecc4df7ce68cc3a212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedba821a39d7fc55b506d9caf94cfe70"><td class="memItemLeft" align="right" valign="top"><a id="gaedba821a39d7fc55b506d9caf94cfe70" name="gaedba821a39d7fc55b506d9caf94cfe70"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_ff_ths_t</b> { <b>LSM6DSO32_FF_TSH_312mg</b> = 0
, <b>LSM6DSO32_FF_TSH_438mg</b> = 1
, <b>LSM6DSO32_FF_TSH_500mg</b> = 2
 }</td></tr>
<tr class="separator:gaedba821a39d7fc55b506d9caf94cfe70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869cf684ca3e9cb5e3fd98e625d3ff6d"><td class="memItemLeft" align="right" valign="top"><a id="ga869cf684ca3e9cb5e3fd98e625d3ff6d" name="ga869cf684ca3e9cb5e3fd98e625d3ff6d"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_uncoptr_rate_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_CMP_DISABLE</b> = 0x00
, <b>LSM6DSO32_CMP_ALWAYS</b> = 0x04
, <b>LSM6DSO32_CMP_8_TO_1</b> = 0x05
, <b>LSM6DSO32_CMP_16_TO_1</b> = 0x06
, <br />
&#160;&#160;<b>LSM6DSO32_CMP_32_TO_1</b> = 0x07
<br />
 }</td></tr>
<tr class="separator:ga869cf684ca3e9cb5e3fd98e625d3ff6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3143bb9101e39db3bf93dda5d6755a8"><td class="memItemLeft" align="right" valign="top"><a id="gaf3143bb9101e39db3bf93dda5d6755a8" name="gaf3143bb9101e39db3bf93dda5d6755a8"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_bdr_xl_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_XL_NOT_BATCHED</b> = 0
, <b>LSM6DSO32_XL_BATCHED_AT_12Hz5</b> = 1
, <b>LSM6DSO32_XL_BATCHED_AT_26Hz</b> = 2
, <b>LSM6DSO32_XL_BATCHED_AT_52Hz</b> = 3
, <br />
&#160;&#160;<b>LSM6DSO32_XL_BATCHED_AT_104Hz</b> = 4
, <b>LSM6DSO32_XL_BATCHED_AT_208Hz</b> = 5
, <b>LSM6DSO32_XL_BATCHED_AT_417Hz</b> = 6
, <b>LSM6DSO32_XL_BATCHED_AT_833Hz</b> = 7
, <br />
&#160;&#160;<b>LSM6DSO32_XL_BATCHED_AT_1667Hz</b> = 8
, <b>LSM6DSO32_XL_BATCHED_AT_3333Hz</b> = 9
, <b>LSM6DSO32_XL_BATCHED_AT_6667Hz</b> = 10
, <b>LSM6DSO32_XL_BATCHED_AT_6Hz5</b> = 11
<br />
 }</td></tr>
<tr class="separator:gaf3143bb9101e39db3bf93dda5d6755a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d7c34c660d2384685c4c935f42fc63"><td class="memItemLeft" align="right" valign="top"><a id="ga80d7c34c660d2384685c4c935f42fc63" name="ga80d7c34c660d2384685c4c935f42fc63"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_bdr_gy_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_GY_NOT_BATCHED</b> = 0
, <b>LSM6DSO32_GY_BATCHED_AT_12Hz5</b> = 1
, <b>LSM6DSO32_GY_BATCHED_AT_26Hz</b> = 2
, <b>LSM6DSO32_GY_BATCHED_AT_52Hz</b> = 3
, <br />
&#160;&#160;<b>LSM6DSO32_GY_BATCHED_AT_104Hz</b> = 4
, <b>LSM6DSO32_GY_BATCHED_AT_208Hz</b> = 5
, <b>LSM6DSO32_GY_BATCHED_AT_417Hz</b> = 6
, <b>LSM6DSO32_GY_BATCHED_AT_833Hz</b> = 7
, <br />
&#160;&#160;<b>LSM6DSO32_GY_BATCHED_AT_1667Hz</b> = 8
, <b>LSM6DSO32_GY_BATCHED_AT_3333Hz</b> = 9
, <b>LSM6DSO32_GY_BATCHED_AT_6667Hz</b> = 10
, <b>LSM6DSO32_GY_BATCHED_AT_6Hz5</b> = 11
<br />
 }</td></tr>
<tr class="separator:ga80d7c34c660d2384685c4c935f42fc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c4f74de9f7c4fb2183f2cd950ffa87"><td class="memItemLeft" align="right" valign="top"><a id="ga19c4f74de9f7c4fb2183f2cd950ffa87" name="ga19c4f74de9f7c4fb2183f2cd950ffa87"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_fifo_mode_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_BYPASS_MODE</b> = 0
, <b>LSM6DSO32_FIFO_MODE</b> = 1
, <b>LSM6DSO32_STREAM_TO_FIFO_MODE</b> = 3
, <b>LSM6DSO32_BYPASS_TO_STREAM_MODE</b> = 4
, <br />
&#160;&#160;<b>LSM6DSO32_STREAM_MODE</b> = 6
, <b>LSM6DSO32_BYPASS_TO_FIFO_MODE</b> = 7
<br />
 }</td></tr>
<tr class="separator:ga19c4f74de9f7c4fb2183f2cd950ffa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3363d8679f11de7127cb1c96bf43c7e3"><td class="memItemLeft" align="right" valign="top"><a id="ga3363d8679f11de7127cb1c96bf43c7e3" name="ga3363d8679f11de7127cb1c96bf43c7e3"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_odr_t_batch_t</b> { <b>LSM6DSO32_TEMP_NOT_BATCHED</b> = 0
, <b>LSM6DSO32_TEMP_BATCHED_AT_1Hz6</b> = 1
, <b>LSM6DSO32_TEMP_BATCHED_AT_12Hz5</b> = 2
, <b>LSM6DSO32_TEMP_BATCHED_AT_52Hz</b> = 3
 }</td></tr>
<tr class="separator:ga3363d8679f11de7127cb1c96bf43c7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf189b3365a63c2c35e5c0103205f52cd"><td class="memItemLeft" align="right" valign="top"><a id="gaf189b3365a63c2c35e5c0103205f52cd" name="gaf189b3365a63c2c35e5c0103205f52cd"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_odr_ts_batch_t</b> { <b>LSM6DSO32_NO_DECIMATION</b> = 0
, <b>LSM6DSO32_DEC_1</b> = 1
, <b>LSM6DSO32_DEC_8</b> = 2
, <b>LSM6DSO32_DEC_32</b> = 3
 }</td></tr>
<tr class="separator:gaf189b3365a63c2c35e5c0103205f52cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8591a3b877399b4f56ce2e2f1805c9ed"><td class="memItemLeft" align="right" valign="top"><a id="ga8591a3b877399b4f56ce2e2f1805c9ed" name="ga8591a3b877399b4f56ce2e2f1805c9ed"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_trig_counter_bdr_t</b> { <b>LSM6DSO32_XL_BATCH_EVENT</b> = 0
, <b>LSM6DSO32_GYRO_BATCH_EVENT</b> = 1
 }</td></tr>
<tr class="separator:ga8591a3b877399b4f56ce2e2f1805c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2954cc819116269a3a40307fc4ac578b"><td class="memItemLeft" align="right" valign="top"><a id="ga2954cc819116269a3a40307fc4ac578b" name="ga2954cc819116269a3a40307fc4ac578b"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_fifo_tag_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_GYRO_NC_TAG</b> = 1
, <b>LSM6DSO32_XL_NC_TAG</b>
, <b>LSM6DSO32_TEMPERATURE_TAG</b>
, <b>LSM6DSO32_TIMESTAMP_TAG</b>
, <br />
&#160;&#160;<b>LSM6DSO32_CFG_CHANGE_TAG</b>
, <b>LSM6DSO32_XL_NC_T_2_TAG</b>
, <b>LSM6DSO32_XL_NC_T_1_TAG</b>
, <b>LSM6DSO32_XL_2XC_TAG</b>
, <br />
&#160;&#160;<b>LSM6DSO32_XL_3XC_TAG</b>
, <b>LSM6DSO32_GYRO_NC_T_2_TAG</b>
, <b>LSM6DSO32_GYRO_NC_T_1_TAG</b>
, <b>LSM6DSO32_GYRO_2XC_TAG</b>
, <br />
&#160;&#160;<b>LSM6DSO32_GYRO_3XC_TAG</b>
, <b>LSM6DSO32_SENSORHUB_SLAVE0_TAG</b>
, <b>LSM6DSO32_SENSORHUB_SLAVE1_TAG</b>
, <b>LSM6DSO32_SENSORHUB_SLAVE2_TAG</b>
, <br />
&#160;&#160;<b>LSM6DSO32_SENSORHUB_SLAVE3_TAG</b>
, <b>LSM6DSO32_STEP_COUNTER_TAG</b>
, <b>LSM6DSO32_SENSORHUB_NACK_TAG</b> = 0x19
<br />
 }</td></tr>
<tr class="separator:ga2954cc819116269a3a40307fc4ac578b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57458710f2cabc99e63e89ded73a7004"><td class="memItemLeft" align="right" valign="top"><a id="ga57458710f2cabc99e63e89ded73a7004" name="ga57458710f2cabc99e63e89ded73a7004"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_den_mode_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_DEN_DISABLE</b> = 0
, <b>LSM6DSO32_LEVEL_FIFO</b> = 6
, <b>LSM6DSO32_LEVEL_LETCHED</b> = 3
, <b>LSM6DSO32_LEVEL_TRIGGER</b> = 2
, <br />
&#160;&#160;<b>LSM6DSO32_EDGE_TRIGGER</b> = 4
<br />
 }</td></tr>
<tr class="separator:ga57458710f2cabc99e63e89ded73a7004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e858df4e7239e7ae25bdaa4f697503"><td class="memItemLeft" align="right" valign="top"><a id="ga07e858df4e7239e7ae25bdaa4f697503" name="ga07e858df4e7239e7ae25bdaa4f697503"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_den_lh_t</b> { <b>LSM6DSO32_DEN_ACT_LOW</b> = 0
, <b>LSM6DSO32_DEN_ACT_HIGH</b> = 1
 }</td></tr>
<tr class="separator:ga07e858df4e7239e7ae25bdaa4f697503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf44a7f8ab660d1edd9c0ecbfac29e28"><td class="memItemLeft" align="right" valign="top"><a id="gadf44a7f8ab660d1edd9c0ecbfac29e28" name="gadf44a7f8ab660d1edd9c0ecbfac29e28"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_den_xl_g_t</b> { <b>LSM6DSO32_STAMP_IN_GY_DATA</b> = 0
, <b>LSM6DSO32_STAMP_IN_XL_DATA</b> = 1
, <b>LSM6DSO32_STAMP_IN_GY_XL_DATA</b> = 2
 }</td></tr>
<tr class="separator:gadf44a7f8ab660d1edd9c0ecbfac29e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707256d94e80d9940568ae76b8ad5a27"><td class="memItemLeft" align="right" valign="top"><a id="ga707256d94e80d9940568ae76b8ad5a27" name="ga707256d94e80d9940568ae76b8ad5a27"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_pedo_md_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_PEDO_DISABLE</b> = 0x00
, <b>LSM6DSO32_PEDO_BASE_MODE</b> = 0x01
, <b>LSM6DSO32_PEDO_ADV_MODE</b> = 0x03
, <b>LSM6DSO32_FALSE_STEP_REJ</b> = 0x13
, <br />
&#160;&#160;<b>LSM6DSO32_FALSE_STEP_REJ_ADV_MODE</b> = 0x33
<br />
 }</td></tr>
<tr class="separator:ga707256d94e80d9940568ae76b8ad5a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9676118088b39570e42f60881bead313"><td class="memItemLeft" align="right" valign="top"><a id="ga9676118088b39570e42f60881bead313" name="ga9676118088b39570e42f60881bead313"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_carry_count_en_t</b> { <b>LSM6DSO32_EVERY_STEP</b> = 0
, <b>LSM6DSO32_COUNT_OVERFLOW</b> = 1
 }</td></tr>
<tr class="separator:ga9676118088b39570e42f60881bead313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19c3a400547de38bf9ef1d0b99c9285"><td class="memItemLeft" align="right" valign="top"><a id="gab19c3a400547de38bf9ef1d0b99c9285" name="gab19c3a400547de38bf9ef1d0b99c9285"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_mag_z_axis_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_Z_EQ_Y</b> = 0
, <b>LSM6DSO32_Z_EQ_MIN_Y</b> = 1
, <b>LSM6DSO32_Z_EQ_X</b> = 2
, <b>LSM6DSO32_Z_EQ_MIN_X</b> = 3
, <br />
&#160;&#160;<b>LSM6DSO32_Z_EQ_MIN_Z</b> = 4
, <b>LSM6DSO32_Z_EQ_Z</b> = 5
<br />
 }</td></tr>
<tr class="separator:gab19c3a400547de38bf9ef1d0b99c9285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad848bbbbb15accc3669a8d10ec8424f1"><td class="memItemLeft" align="right" valign="top"><a id="gad848bbbbb15accc3669a8d10ec8424f1" name="gad848bbbbb15accc3669a8d10ec8424f1"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_mag_y_axis_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_Y_EQ_Y</b> = 0
, <b>LSM6DSO32_Y_EQ_MIN_Y</b> = 1
, <b>LSM6DSO32_Y_EQ_X</b> = 2
, <b>LSM6DSO32_Y_EQ_MIN_X</b> = 3
, <br />
&#160;&#160;<b>LSM6DSO32_Y_EQ_MIN_Z</b> = 4
, <b>LSM6DSO32_Y_EQ_Z</b> = 5
<br />
 }</td></tr>
<tr class="separator:gad848bbbbb15accc3669a8d10ec8424f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d167751f98b46b183e2e9812016556"><td class="memItemLeft" align="right" valign="top"><a id="ga67d167751f98b46b183e2e9812016556" name="ga67d167751f98b46b183e2e9812016556"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_mag_x_axis_t</b> { <br />
&#160;&#160;<b>LSM6DSO32_X_EQ_Y</b> = 0
, <b>LSM6DSO32_X_EQ_MIN_Y</b> = 1
, <b>LSM6DSO32_X_EQ_X</b> = 2
, <b>LSM6DSO32_X_EQ_MIN_X</b> = 3
, <br />
&#160;&#160;<b>LSM6DSO32_X_EQ_MIN_Z</b> = 4
, <b>LSM6DSO32_X_EQ_Z</b> = 5
<br />
 }</td></tr>
<tr class="separator:ga67d167751f98b46b183e2e9812016556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b69ea3fda1c0f2a1fa7012209df0e28"><td class="memItemLeft" align="right" valign="top"><a id="ga0b69ea3fda1c0f2a1fa7012209df0e28" name="ga0b69ea3fda1c0f2a1fa7012209df0e28"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_fsm_lc_clr_t</b> { <b>LSM6DSO32_LC_NORMAL</b> = 0
, <b>LSM6DSO32_LC_CLEAR</b> = 1
, <b>LSM6DSO32_LC_CLEAR_DONE</b> = 2
 }</td></tr>
<tr class="separator:ga0b69ea3fda1c0f2a1fa7012209df0e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32d29a0f9d4ab74275fbbe4c9f8b323"><td class="memItemLeft" align="right" valign="top"><a id="gae32d29a0f9d4ab74275fbbe4c9f8b323" name="gae32d29a0f9d4ab74275fbbe4c9f8b323"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_fsm_odr_t</b> { <b>LSM6DSO32_ODR_FSM_12Hz5</b> = 0
, <b>LSM6DSO32_ODR_FSM_26Hz</b> = 1
, <b>LSM6DSO32_ODR_FSM_52Hz</b> = 2
, <b>LSM6DSO32_ODR_FSM_104Hz</b> = 3
 }</td></tr>
<tr class="separator:gae32d29a0f9d4ab74275fbbe4c9f8b323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3895c53b3051b1c5fc987554a8357875"><td class="memItemLeft" align="right" valign="top"><a id="ga3895c53b3051b1c5fc987554a8357875" name="ga3895c53b3051b1c5fc987554a8357875"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_aux_sens_on_t</b> { <b>LSM6DSO32_SLV_0</b> = 0
, <b>LSM6DSO32_SLV_0_1</b> = 1
, <b>LSM6DSO32_SLV_0_1_2</b> = 2
, <b>LSM6DSO32_SLV_0_1_2_3</b> = 3
 }</td></tr>
<tr class="separator:ga3895c53b3051b1c5fc987554a8357875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a17a71b5675dd1619058d3ed584bea"><td class="memItemLeft" align="right" valign="top"><a id="ga93a17a71b5675dd1619058d3ed584bea" name="ga93a17a71b5675dd1619058d3ed584bea"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_shub_pu_en_t</b> { <b>LSM6DSO32_EXT_PULL_UP</b> = 0
, <b>LSM6DSO32_INTERNAL_PULL_UP</b> = 1
 }</td></tr>
<tr class="separator:ga93a17a71b5675dd1619058d3ed584bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946a91cc6570f86865a2c5d3f203b2ba"><td class="memItemLeft" align="right" valign="top"><a id="ga946a91cc6570f86865a2c5d3f203b2ba" name="ga946a91cc6570f86865a2c5d3f203b2ba"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_start_config_t</b> { <b>LSM6DSO32_EXT_ON_INT2_PIN</b> = 0
, <b>LSM6DSO32_XL_GY_DRDY</b> = 1
 }</td></tr>
<tr class="separator:ga946a91cc6570f86865a2c5d3f203b2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978f10c6f0c4d69e011d68a0abaa9d3b"><td class="memItemLeft" align="right" valign="top"><a id="ga978f10c6f0c4d69e011d68a0abaa9d3b" name="ga978f10c6f0c4d69e011d68a0abaa9d3b"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_write_once_t</b> { <b>LSM6DSO32_EACH_SH_CYCLE</b> = 0
, <b>LSM6DSO32_ONLY_FIRST_CYCLE</b> = 1
 }</td></tr>
<tr class="separator:ga978f10c6f0c4d69e011d68a0abaa9d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865146ed480c8d18d46a28cf01871dde"><td class="memItemLeft" align="right" valign="top"><a id="ga865146ed480c8d18d46a28cf01871dde" name="ga865146ed480c8d18d46a28cf01871dde"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_shub_odr_t</b> { <b>LSM6DSO32_SH_ODR_104Hz</b> = 0
, <b>LSM6DSO32_SH_ODR_52Hz</b> = 1
, <b>LSM6DSO32_SH_ODR_26Hz</b> = 2
, <b>LSM6DSO32_SH_ODR_13Hz</b> = 3
 }</td></tr>
<tr class="separator:ga865146ed480c8d18d46a28cf01871dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga288aee4c8f26697016c0301b2deed9a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga288aee4c8f26697016c0301b2deed9a1">lsm6dso32_xl_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fs_xl_t val)</td></tr>
<tr class="memdesc:ga288aee4c8f26697016c0301b2deed9a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale selection.[set].  <a href="group___l_s_m6_d_s_o32.html#ga288aee4c8f26697016c0301b2deed9a1">More...</a><br /></td></tr>
<tr class="separator:ga288aee4c8f26697016c0301b2deed9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb318d5c99f38320add2289aa447431"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5cb318d5c99f38320add2289aa447431">lsm6dso32_xl_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fs_xl_t *val)</td></tr>
<tr class="memdesc:ga5cb318d5c99f38320add2289aa447431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale selection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga5cb318d5c99f38320add2289aa447431">More...</a><br /></td></tr>
<tr class="separator:ga5cb318d5c99f38320add2289aa447431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a207ff3be5517a47acab40953de7863"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4a207ff3be5517a47acab40953de7863">lsm6dso32_xl_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_xl_t val)</td></tr>
<tr class="memdesc:ga4a207ff3be5517a47acab40953de7863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer UI data rate and power mode selection.[set].  <a href="group___l_s_m6_d_s_o32.html#ga4a207ff3be5517a47acab40953de7863">More...</a><br /></td></tr>
<tr class="separator:ga4a207ff3be5517a47acab40953de7863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92969236ee0211ce4c726483d98ac33b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga92969236ee0211ce4c726483d98ac33b">lsm6dso32_xl_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_xl_t *val)</td></tr>
<tr class="memdesc:ga92969236ee0211ce4c726483d98ac33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer UI data rate selection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga92969236ee0211ce4c726483d98ac33b">More...</a><br /></td></tr>
<tr class="separator:ga92969236ee0211ce4c726483d98ac33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b93457fed0a7e99562effc7e3471f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga12b93457fed0a7e99562effc7e3471f8">lsm6dso32_gy_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fs_g_t val)</td></tr>
<tr class="memdesc:ga12b93457fed0a7e99562effc7e3471f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[set].  <a href="group___l_s_m6_d_s_o32.html#ga12b93457fed0a7e99562effc7e3471f8">More...</a><br /></td></tr>
<tr class="separator:ga12b93457fed0a7e99562effc7e3471f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67b3727da5b7592d9f1afcaa1d7c360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa67b3727da5b7592d9f1afcaa1d7c360">lsm6dso32_gy_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fs_g_t *val)</td></tr>
<tr class="memdesc:gaa67b3727da5b7592d9f1afcaa1d7c360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa67b3727da5b7592d9f1afcaa1d7c360">More...</a><br /></td></tr>
<tr class="separator:gaa67b3727da5b7592d9f1afcaa1d7c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75b7ca75f4735dc4c43d3e1d5f239f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa75b7ca75f4735dc4c43d3e1d5f239f3">lsm6dso32_gy_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_g_t val)</td></tr>
<tr class="memdesc:gaa75b7ca75f4735dc4c43d3e1d5f239f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI data rate selection.[set].  <a href="group___l_s_m6_d_s_o32.html#gaa75b7ca75f4735dc4c43d3e1d5f239f3">More...</a><br /></td></tr>
<tr class="separator:gaa75b7ca75f4735dc4c43d3e1d5f239f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ea6fe82732ca29e4256fb141684603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa0ea6fe82732ca29e4256fb141684603">lsm6dso32_gy_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_g_t *val)</td></tr>
<tr class="memdesc:gaa0ea6fe82732ca29e4256fb141684603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI data rate selection.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa0ea6fe82732ca29e4256fb141684603">More...</a><br /></td></tr>
<tr class="separator:gaa0ea6fe82732ca29e4256fb141684603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30512a87983b4e5a07558e4303b2d275"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga30512a87983b4e5a07558e4303b2d275">lsm6dso32_block_data_update_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga30512a87983b4e5a07558e4303b2d275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update.[set].  <a href="group___l_s_m6_d_s_o32.html#ga30512a87983b4e5a07558e4303b2d275">More...</a><br /></td></tr>
<tr class="separator:ga30512a87983b4e5a07558e4303b2d275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbf783b21755c13b0360cc71b5e423f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gacdbf783b21755c13b0360cc71b5e423f">lsm6dso32_block_data_update_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gacdbf783b21755c13b0360cc71b5e423f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update.[get].  <a href="group___l_s_m6_d_s_o32.html#gacdbf783b21755c13b0360cc71b5e423f">More...</a><br /></td></tr>
<tr class="separator:gacdbf783b21755c13b0360cc71b5e423f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2426edf9bb86527eb49573181a5350b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2426edf9bb86527eb49573181a5350b7">lsm6dso32_xl_offset_weight_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_usr_off_w_t val)</td></tr>
<tr class="memdesc:ga2426edf9bb86527eb49573181a5350b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h).[set].  <a href="group___l_s_m6_d_s_o32.html#ga2426edf9bb86527eb49573181a5350b7">More...</a><br /></td></tr>
<tr class="separator:ga2426edf9bb86527eb49573181a5350b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bb40faba4d679cc6f6289ac8ea2bca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga70bb40faba4d679cc6f6289ac8ea2bca">lsm6dso32_xl_offset_weight_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_usr_off_w_t *val)</td></tr>
<tr class="memdesc:ga70bb40faba4d679cc6f6289ac8ea2bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h).[get].  <a href="group___l_s_m6_d_s_o32.html#ga70bb40faba4d679cc6f6289ac8ea2bca">More...</a><br /></td></tr>
<tr class="separator:ga70bb40faba4d679cc6f6289ac8ea2bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c3f8a721a7e705b71e55ca8bad0689"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga93c3f8a721a7e705b71e55ca8bad0689">lsm6dso32_all_sources_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__all__sources__t.html">lsm6dso32_all_sources_t</a> *val)</td></tr>
<tr class="memdesc:ga93c3f8a721a7e705b71e55ca8bad0689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all the interrupt flag of the device.[get].  <a href="group___l_s_m6_d_s_o32.html#ga93c3f8a721a7e705b71e55ca8bad0689">More...</a><br /></td></tr>
<tr class="separator:ga93c3f8a721a7e705b71e55ca8bad0689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e34429698fde27bc100204d476e796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa8e34429698fde27bc100204d476e796">lsm6dso32_status_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__status__reg__t.html">lsm6dso32_status_reg_t</a> *val)</td></tr>
<tr class="memdesc:gaa8e34429698fde27bc100204d476e796"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS_REG register is read by the primary interface.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa8e34429698fde27bc100204d476e796">More...</a><br /></td></tr>
<tr class="separator:gaa8e34429698fde27bc100204d476e796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4405664ce229021a673a0a4382c3ee43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4405664ce229021a673a0a4382c3ee43">lsm6dso32_xl_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga4405664ce229021a673a0a4382c3ee43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer new data available.[get].  <a href="group___l_s_m6_d_s_o32.html#ga4405664ce229021a673a0a4382c3ee43">More...</a><br /></td></tr>
<tr class="separator:ga4405664ce229021a673a0a4382c3ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b77a358633297d7f4e1d009f55409fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7b77a358633297d7f4e1d009f55409fb">lsm6dso32_gy_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga7b77a358633297d7f4e1d009f55409fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope new data available.[get].  <a href="group___l_s_m6_d_s_o32.html#ga7b77a358633297d7f4e1d009f55409fb">More...</a><br /></td></tr>
<tr class="separator:ga7b77a358633297d7f4e1d009f55409fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a41d50aa0d6fd56c063295d03e31ae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9a41d50aa0d6fd56c063295d03e31ae8">lsm6dso32_temp_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga9a41d50aa0d6fd56c063295d03e31ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature new data available.[get].  <a href="group___l_s_m6_d_s_o32.html#ga9a41d50aa0d6fd56c063295d03e31ae8">More...</a><br /></td></tr>
<tr class="separator:ga9a41d50aa0d6fd56c063295d03e31ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1f2830a6ad925a54dc359493a57719"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9a1f2830a6ad925a54dc359493a57719">lsm6dso32_xl_usr_offset_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga9a1f2830a6ad925a54dc359493a57719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer X-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <a href="group___l_s_m6_d_s_o32.html#ga9a1f2830a6ad925a54dc359493a57719">More...</a><br /></td></tr>
<tr class="separator:ga9a1f2830a6ad925a54dc359493a57719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096a3da79f4ca8a6b19e0942c6c3c57e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga096a3da79f4ca8a6b19e0942c6c3c57e">lsm6dso32_xl_usr_offset_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga096a3da79f4ca8a6b19e0942c6c3c57e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer X-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <a href="group___l_s_m6_d_s_o32.html#ga096a3da79f4ca8a6b19e0942c6c3c57e">More...</a><br /></td></tr>
<tr class="separator:ga096a3da79f4ca8a6b19e0942c6c3c57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec9d28299b8e97b22afab95ba08ce39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4ec9d28299b8e97b22afab95ba08ce39">lsm6dso32_xl_usr_offset_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga4ec9d28299b8e97b22afab95ba08ce39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Y-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <a href="group___l_s_m6_d_s_o32.html#ga4ec9d28299b8e97b22afab95ba08ce39">More...</a><br /></td></tr>
<tr class="separator:ga4ec9d28299b8e97b22afab95ba08ce39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6c4e26fde2c0c9561b455c2a46471e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gabc6c4e26fde2c0c9561b455c2a46471e">lsm6dso32_xl_usr_offset_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gabc6c4e26fde2c0c9561b455c2a46471e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Y-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <a href="group___l_s_m6_d_s_o32.html#gabc6c4e26fde2c0c9561b455c2a46471e">More...</a><br /></td></tr>
<tr class="separator:gabc6c4e26fde2c0c9561b455c2a46471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee73f7a7372b236d2c64edc948faab2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga3ee73f7a7372b236d2c64edc948faab2">lsm6dso32_xl_usr_offset_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga3ee73f7a7372b236d2c64edc948faab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Z-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <a href="group___l_s_m6_d_s_o32.html#ga3ee73f7a7372b236d2c64edc948faab2">More...</a><br /></td></tr>
<tr class="separator:ga3ee73f7a7372b236d2c64edc948faab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219a33c09522202c0e5aca2337137e95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga219a33c09522202c0e5aca2337137e95">lsm6dso32_xl_usr_offset_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga219a33c09522202c0e5aca2337137e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Z-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <a href="group___l_s_m6_d_s_o32.html#ga219a33c09522202c0e5aca2337137e95">More...</a><br /></td></tr>
<tr class="separator:ga219a33c09522202c0e5aca2337137e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cd2ce1f6f96122af733334b13b84d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae1cd2ce1f6f96122af733334b13b84d8">lsm6dso32_xl_usr_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gae1cd2ce1f6f96122af733334b13b84d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables user offset on out.[set].  <a href="group___l_s_m6_d_s_o32.html#gae1cd2ce1f6f96122af733334b13b84d8">More...</a><br /></td></tr>
<tr class="separator:gae1cd2ce1f6f96122af733334b13b84d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196e508640b9c4a5edb50d20a196b188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga196e508640b9c4a5edb50d20a196b188">lsm6dso32_xl_usr_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga196e508640b9c4a5edb50d20a196b188"><td class="mdescLeft">&#160;</td><td class="mdescRight">User offset on out flag.[get].  <a href="group___l_s_m6_d_s_o32.html#ga196e508640b9c4a5edb50d20a196b188">More...</a><br /></td></tr>
<tr class="separator:ga196e508640b9c4a5edb50d20a196b188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36aed2e8002607fae7320855e6b992f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaf36aed2e8002607fae7320855e6b992f">lsm6dso32_sdo_sa0_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_sdo_pu_en_t val)</td></tr>
<tr class="memdesc:gaf36aed2e8002607fae7320855e6b992f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect SDO/SA0 internal pull-up.[set].  <a href="group___l_s_m6_d_s_o32.html#gaf36aed2e8002607fae7320855e6b992f">More...</a><br /></td></tr>
<tr class="separator:gaf36aed2e8002607fae7320855e6b992f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd7fb340b415a4d16a12a38f904eabb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaecd7fb340b415a4d16a12a38f904eabb">lsm6dso32_sdo_sa0_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_sdo_pu_en_t *val)</td></tr>
<tr class="memdesc:gaecd7fb340b415a4d16a12a38f904eabb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect SDO/SA0 internal pull-up.[get].  <a href="group___l_s_m6_d_s_o32.html#gaecd7fb340b415a4d16a12a38f904eabb">More...</a><br /></td></tr>
<tr class="separator:gaecd7fb340b415a4d16a12a38f904eabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fca6477623d090b15fa5d599ee8f72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad8fca6477623d090b15fa5d599ee8f72">lsm6dso32_spi_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_sim_t val)</td></tr>
<tr class="memdesc:gad8fca6477623d090b15fa5d599ee8f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[set].  <a href="group___l_s_m6_d_s_o32.html#gad8fca6477623d090b15fa5d599ee8f72">More...</a><br /></td></tr>
<tr class="separator:gad8fca6477623d090b15fa5d599ee8f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dc99aef2b6d1ba5cbcc89eae21d32c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad7dc99aef2b6d1ba5cbcc89eae21d32c">lsm6dso32_spi_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_sim_t *val)</td></tr>
<tr class="memdesc:gad7dc99aef2b6d1ba5cbcc89eae21d32c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[get].  <a href="group___l_s_m6_d_s_o32.html#gad7dc99aef2b6d1ba5cbcc89eae21d32c">More...</a><br /></td></tr>
<tr class="separator:gad7dc99aef2b6d1ba5cbcc89eae21d32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f0e689dcaaebeb4d7e23bd45521734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae8f0e689dcaaebeb4d7e23bd45521734">lsm6dso32_i2c_interface_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_i2c_disable_t val)</td></tr>
<tr class="memdesc:gae8f0e689dcaaebeb4d7e23bd45521734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable / Enable I2C interface.[set].  <a href="group___l_s_m6_d_s_o32.html#gae8f0e689dcaaebeb4d7e23bd45521734">More...</a><br /></td></tr>
<tr class="separator:gae8f0e689dcaaebeb4d7e23bd45521734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f9deba6c72d2dd4bed9adea7c9aec4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab9f9deba6c72d2dd4bed9adea7c9aec4">lsm6dso32_i2c_interface_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_i2c_disable_t *val)</td></tr>
<tr class="memdesc:gab9f9deba6c72d2dd4bed9adea7c9aec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable / Enable I2C interface.[get].  <a href="group___l_s_m6_d_s_o32.html#gab9f9deba6c72d2dd4bed9adea7c9aec4">More...</a><br /></td></tr>
<tr class="separator:gab9f9deba6c72d2dd4bed9adea7c9aec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f40018910a44efdd2ff1dd152d9050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga75f40018910a44efdd2ff1dd152d9050">lsm6dso32_i3c_disable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_i3c_disable_t val)</td></tr>
<tr class="memdesc:ga75f40018910a44efdd2ff1dd152d9050"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Enable/Disable communication protocol[.set].  <a href="group___l_s_m6_d_s_o32.html#ga75f40018910a44efdd2ff1dd152d9050">More...</a><br /></td></tr>
<tr class="separator:ga75f40018910a44efdd2ff1dd152d9050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6fd325813cec8d1f1ba7ecf1a43acb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9d6fd325813cec8d1f1ba7ecf1a43acb">lsm6dso32_i3c_disable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_i3c_disable_t *val)</td></tr>
<tr class="memdesc:ga9d6fd325813cec8d1f1ba7ecf1a43acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Enable/Disable communication protocol.[get].  <a href="group___l_s_m6_d_s_o32.html#ga9d6fd325813cec8d1f1ba7ecf1a43acb">More...</a><br /></td></tr>
<tr class="separator:ga9d6fd325813cec8d1f1ba7ecf1a43acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623bb36e18ecd0f0da121f58f83bf2a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga623bb36e18ecd0f0da121f58f83bf2a1">lsm6dso32_read_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *data, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> len)</td></tr>
<tr class="memdesc:ga623bb36e18ecd0f0da121f58f83bf2a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read generic device register.  <a href="group___l_s_m6_d_s_o32.html#ga623bb36e18ecd0f0da121f58f83bf2a1">More...</a><br /></td></tr>
<tr class="separator:ga623bb36e18ecd0f0da121f58f83bf2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69aa76575cfa6cc3949543b41b0a6df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad69aa76575cfa6cc3949543b41b0a6df">lsm6dso32_write_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *data, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> len)</td></tr>
<tr class="memdesc:gad69aa76575cfa6cc3949543b41b0a6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write generic device register.  <a href="group___l_s_m6_d_s_o32.html#gad69aa76575cfa6cc3949543b41b0a6df">More...</a><br /></td></tr>
<tr class="separator:gad69aa76575cfa6cc3949543b41b0a6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2d31d72ede7467a704320f04974d1d"><td class="memItemLeft" align="right" valign="top"><a id="gabc2d31d72ede7467a704320f04974d1d" name="gabc2d31d72ede7467a704320f04974d1d"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs4_to_mg</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:gabc2d31d72ede7467a704320f04974d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6211f78a83fd49bc4912c1adb5105618"><td class="memItemLeft" align="right" valign="top"><a id="ga6211f78a83fd49bc4912c1adb5105618" name="ga6211f78a83fd49bc4912c1adb5105618"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs8_to_mg</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:ga6211f78a83fd49bc4912c1adb5105618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccac5dfa532bb24e56084c864848866f"><td class="memItemLeft" align="right" valign="top"><a id="gaccac5dfa532bb24e56084c864848866f" name="gaccac5dfa532bb24e56084c864848866f"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs16_to_mg</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:gaccac5dfa532bb24e56084c864848866f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6fba961a799433dd780c304a497ccc7"><td class="memItemLeft" align="right" valign="top"><a id="gac6fba961a799433dd780c304a497ccc7" name="gac6fba961a799433dd780c304a497ccc7"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs32_to_mg</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:gac6fba961a799433dd780c304a497ccc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548ca8fc57a366469b80400f6d955e52"><td class="memItemLeft" align="right" valign="top"><a id="ga548ca8fc57a366469b80400f6d955e52" name="ga548ca8fc57a366469b80400f6d955e52"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs125_to_mdps</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:ga548ca8fc57a366469b80400f6d955e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef93df5ac730704bb3360a914f49aa8"><td class="memItemLeft" align="right" valign="top"><a id="ga4ef93df5ac730704bb3360a914f49aa8" name="ga4ef93df5ac730704bb3360a914f49aa8"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs250_to_mdps</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:ga4ef93df5ac730704bb3360a914f49aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3571ef6f4ba16e4eab4c6a9278712698"><td class="memItemLeft" align="right" valign="top"><a id="ga3571ef6f4ba16e4eab4c6a9278712698" name="ga3571ef6f4ba16e4eab4c6a9278712698"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs500_to_mdps</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:ga3571ef6f4ba16e4eab4c6a9278712698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc09b51a47d6af9ee875f251a25025d"><td class="memItemLeft" align="right" valign="top"><a id="ga1fc09b51a47d6af9ee875f251a25025d" name="ga1fc09b51a47d6af9ee875f251a25025d"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs1000_to_mdps</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:ga1fc09b51a47d6af9ee875f251a25025d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57bfb3a87aed6927df02f9243ba2e42"><td class="memItemLeft" align="right" valign="top"><a id="gae57bfb3a87aed6927df02f9243ba2e42" name="gae57bfb3a87aed6927df02f9243ba2e42"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_fs2000_to_mdps</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:gae57bfb3a87aed6927df02f9243ba2e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd1144c67c9e65a08f689efd2a92d4a"><td class="memItemLeft" align="right" valign="top"><a id="ga1dd1144c67c9e65a08f689efd2a92d4a" name="ga1dd1144c67c9e65a08f689efd2a92d4a"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_lsb_to_celsius</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:ga1dd1144c67c9e65a08f689efd2a92d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4567e4d99b9e7e80a852e140ac4d8e5"><td class="memItemLeft" align="right" valign="top"><a id="gac4567e4d99b9e7e80a852e140ac4d8e5" name="gac4567e4d99b9e7e80a852e140ac4d8e5"></a>
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_from_lsb_to_nsec</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:gac4567e4d99b9e7e80a852e140ac4d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b7eba12abfa4c8045633240c8811f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga3f3b7eba12abfa4c8045633240c8811f">lsm6dso32_timestamp_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga3f3b7eba12abfa4c8045633240c8811f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables timestamp counter.[set].  <a href="group___l_s_m6_d_s_o32.html#ga3f3b7eba12abfa4c8045633240c8811f">More...</a><br /></td></tr>
<tr class="separator:ga3f3b7eba12abfa4c8045633240c8811f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7befb023f1e1431379c972010386e6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa7befb023f1e1431379c972010386e6d">lsm6dso32_timestamp_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gaa7befb023f1e1431379c972010386e6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables timestamp counter.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa7befb023f1e1431379c972010386e6d">More...</a><br /></td></tr>
<tr class="separator:gaa7befb023f1e1431379c972010386e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0769471a9efd8efbf16c006e862f4bbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga0769471a9efd8efbf16c006e862f4bbc">lsm6dso32_timestamp_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga0769471a9efd8efbf16c006e862f4bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp first data output register (r). The value is expressed as a 32-bit word and the bit resolution is 25 s.[get].  <a href="group___l_s_m6_d_s_o32.html#ga0769471a9efd8efbf16c006e862f4bbc">More...</a><br /></td></tr>
<tr class="separator:ga0769471a9efd8efbf16c006e862f4bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9dd15bfed2af64190ad32903a74e81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5c9dd15bfed2af64190ad32903a74e81">lsm6dso32_rounding_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_rounding_t val)</td></tr>
<tr class="memdesc:ga5c9dd15bfed2af64190ad32903a74e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular burst-mode (rounding) read of the output registers.[set].  <a href="group___l_s_m6_d_s_o32.html#ga5c9dd15bfed2af64190ad32903a74e81">More...</a><br /></td></tr>
<tr class="separator:ga5c9dd15bfed2af64190ad32903a74e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731c69087b6932c4a7c35cafaa190ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga731c69087b6932c4a7c35cafaa190ecb">lsm6dso32_rounding_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_rounding_t *val)</td></tr>
<tr class="memdesc:ga731c69087b6932c4a7c35cafaa190ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga731c69087b6932c4a7c35cafaa190ecb">More...</a><br /></td></tr>
<tr class="separator:ga731c69087b6932c4a7c35cafaa190ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102cc8f036f27ff6f60632c78a2178cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga102cc8f036f27ff6f60632c78a2178cb">lsm6dso32_temperature_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga102cc8f036f27ff6f60632c78a2178cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature data output register (r). L and H registers together express a 16-bit word in twos complement.[get].  <a href="group___l_s_m6_d_s_o32.html#ga102cc8f036f27ff6f60632c78a2178cb">More...</a><br /></td></tr>
<tr class="separator:ga102cc8f036f27ff6f60632c78a2178cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7653536458a75abe119ea52c7a11812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa7653536458a75abe119ea52c7a11812">lsm6dso32_angular_rate_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gaa7653536458a75abe119ea52c7a11812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor. The value is expressed as a 16-bit word in twos complement.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa7653536458a75abe119ea52c7a11812">More...</a><br /></td></tr>
<tr class="separator:gaa7653536458a75abe119ea52c7a11812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9099e54111fb3eb736cd3feb3394f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa9099e54111fb3eb736cd3feb3394f40">lsm6dso32_acceleration_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gaa9099e54111fb3eb736cd3feb3394f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration output register. The value is expressed as a 16-bit word in twos complement.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa9099e54111fb3eb736cd3feb3394f40">More...</a><br /></td></tr>
<tr class="separator:gaa9099e54111fb3eb736cd3feb3394f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41f053540cce14dcd872b539a848e7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab41f053540cce14dcd872b539a848e7d">lsm6dso32_fifo_out_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gab41f053540cce14dcd872b539a848e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO data output [get].  <a href="group___l_s_m6_d_s_o32.html#gab41f053540cce14dcd872b539a848e7d">More...</a><br /></td></tr>
<tr class="separator:gab41f053540cce14dcd872b539a848e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b27942d2c887d4cd76f6dc6214af686"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8b27942d2c887d4cd76f6dc6214af686">lsm6dso32_number_of_steps_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga8b27942d2c887d4cd76f6dc6214af686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Step counter output register.[get].  <a href="group___l_s_m6_d_s_o32.html#ga8b27942d2c887d4cd76f6dc6214af686">More...</a><br /></td></tr>
<tr class="separator:ga8b27942d2c887d4cd76f6dc6214af686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55797d992dd342c8b9254cfbcf4e853b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga55797d992dd342c8b9254cfbcf4e853b">lsm6dso32_steps_reset</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx)</td></tr>
<tr class="memdesc:ga55797d992dd342c8b9254cfbcf4e853b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset step counter register.[get].  <a href="group___l_s_m6_d_s_o32.html#ga55797d992dd342c8b9254cfbcf4e853b">More...</a><br /></td></tr>
<tr class="separator:ga55797d992dd342c8b9254cfbcf4e853b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd72acbb5c4e8bb1643065f2f878150"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7dd72acbb5c4e8bb1643065f2f878150">lsm6dso32_odr_cal_reg_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga7dd72acbb5c4e8bb1643065f2f878150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference in percentage of the effective ODR(and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.[set].  <a href="group___l_s_m6_d_s_o32.html#ga7dd72acbb5c4e8bb1643065f2f878150">More...</a><br /></td></tr>
<tr class="separator:ga7dd72acbb5c4e8bb1643065f2f878150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba344d30bfc4e470d61681ad83ebefc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7ba344d30bfc4e470d61681ad83ebefc">lsm6dso32_odr_cal_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga7ba344d30bfc4e470d61681ad83ebefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference in percentage of the effective ODR(and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.[get].  <a href="group___l_s_m6_d_s_o32.html#ga7ba344d30bfc4e470d61681ad83ebefc">More...</a><br /></td></tr>
<tr class="separator:ga7ba344d30bfc4e470d61681ad83ebefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e20a310b0f7a40c07b4dce8d758f1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga42e20a310b0f7a40c07b4dce8d758f1a">lsm6dso32_mem_bank_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_reg_access_t val)</td></tr>
<tr class="memdesc:ga42e20a310b0f7a40c07b4dce8d758f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the embedded functions/sensor hub configuration registers.[set].  <a href="group___l_s_m6_d_s_o32.html#ga42e20a310b0f7a40c07b4dce8d758f1a">More...</a><br /></td></tr>
<tr class="separator:ga42e20a310b0f7a40c07b4dce8d758f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44b5a25dfd2fefd595693fa6fe67ea2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaf44b5a25dfd2fefd595693fa6fe67ea2">lsm6dso32_mem_bank_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_reg_access_t *val)</td></tr>
<tr class="memdesc:gaf44b5a25dfd2fefd595693fa6fe67ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the embedded functions/sensor hub configuration registers.[get].  <a href="group___l_s_m6_d_s_o32.html#gaf44b5a25dfd2fefd595693fa6fe67ea2">More...</a><br /></td></tr>
<tr class="separator:gaf44b5a25dfd2fefd595693fa6fe67ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6e8c70957d336f735bd1387690123f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gadc6e8c70957d336f735bd1387690123f">lsm6dso32_ln_pg_write_byte</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> address, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gadc6e8c70957d336f735bd1387690123f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a line(byte) in a page.[set].  <a href="group___l_s_m6_d_s_o32.html#gadc6e8c70957d336f735bd1387690123f">More...</a><br /></td></tr>
<tr class="separator:gadc6e8c70957d336f735bd1387690123f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e472ef1bfee2b46a3f02adb4081cd8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga1e472ef1bfee2b46a3f02adb4081cd8e">lsm6dso32_ln_pg_read_byte</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> address, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga1e472ef1bfee2b46a3f02adb4081cd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a line(byte) in a page.[get].  <a href="group___l_s_m6_d_s_o32.html#ga1e472ef1bfee2b46a3f02adb4081cd8e">More...</a><br /></td></tr>
<tr class="separator:ga1e472ef1bfee2b46a3f02adb4081cd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0789fd4aaf8ebfd3c8ee35db24714705"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga0789fd4aaf8ebfd3c8ee35db24714705">lsm6dso32_ln_pg_write</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> address, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buf, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> len)</td></tr>
<tr class="memdesc:ga0789fd4aaf8ebfd3c8ee35db24714705"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write buffer in a page.[set].  <a href="group___l_s_m6_d_s_o32.html#ga0789fd4aaf8ebfd3c8ee35db24714705">More...</a><br /></td></tr>
<tr class="separator:ga0789fd4aaf8ebfd3c8ee35db24714705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de6d1fd46d8797a109c6f557979ee7f"><td class="memItemLeft" align="right" valign="top"><a id="ga0de6d1fd46d8797a109c6f557979ee7f" name="ga0de6d1fd46d8797a109c6f557979ee7f"></a>
<a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>lsm6dso32_ln_pg_read</b> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> address, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="separator:ga0de6d1fd46d8797a109c6f557979ee7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c3d444715005f00353488620e7c570"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga76c3d444715005f00353488620e7c570">lsm6dso32_data_ready_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_dataready_pulsed_t val)</td></tr>
<tr class="memdesc:ga76c3d444715005f00353488620e7c570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready pulsed / letched mode.[set].  <a href="group___l_s_m6_d_s_o32.html#ga76c3d444715005f00353488620e7c570">More...</a><br /></td></tr>
<tr class="separator:ga76c3d444715005f00353488620e7c570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931fedfcf1345b729b73102d776346b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga931fedfcf1345b729b73102d776346b9">lsm6dso32_data_ready_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_dataready_pulsed_t *val)</td></tr>
<tr class="memdesc:ga931fedfcf1345b729b73102d776346b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready pulsed / letched mode.[get].  <a href="group___l_s_m6_d_s_o32.html#ga931fedfcf1345b729b73102d776346b9">More...</a><br /></td></tr>
<tr class="separator:ga931fedfcf1345b729b73102d776346b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e742d20c530d462bad81bab6c714e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa4e742d20c530d462bad81bab6c714e4">lsm6dso32_device_id_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gaa4e742d20c530d462bad81bab6c714e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device "Who am I".[get].  <a href="group___l_s_m6_d_s_o32.html#gaa4e742d20c530d462bad81bab6c714e4">More...</a><br /></td></tr>
<tr class="separator:gaa4e742d20c530d462bad81bab6c714e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707b1b9bbf8f3b22de02fc3a9d4adcad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga707b1b9bbf8f3b22de02fc3a9d4adcad">lsm6dso32_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga707b1b9bbf8f3b22de02fc3a9d4adcad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers[set].  <a href="group___l_s_m6_d_s_o32.html#ga707b1b9bbf8f3b22de02fc3a9d4adcad">More...</a><br /></td></tr>
<tr class="separator:ga707b1b9bbf8f3b22de02fc3a9d4adcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aca047ea6c5a83128e6270ef03686e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2aca047ea6c5a83128e6270ef03686e3">lsm6dso32_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga2aca047ea6c5a83128e6270ef03686e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers.[get].  <a href="group___l_s_m6_d_s_o32.html#ga2aca047ea6c5a83128e6270ef03686e3">More...</a><br /></td></tr>
<tr class="separator:ga2aca047ea6c5a83128e6270ef03686e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99a50057babb888d89599d2162b5040"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab99a50057babb888d89599d2162b5040">lsm6dso32_auto_increment_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gab99a50057babb888d89599d2162b5040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[set].  <a href="group___l_s_m6_d_s_o32.html#gab99a50057babb888d89599d2162b5040">More...</a><br /></td></tr>
<tr class="separator:gab99a50057babb888d89599d2162b5040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9def5b875c5921034fcf3234f64aea91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9def5b875c5921034fcf3234f64aea91">lsm6dso32_auto_increment_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga9def5b875c5921034fcf3234f64aea91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[get].  <a href="group___l_s_m6_d_s_o32.html#ga9def5b875c5921034fcf3234f64aea91">More...</a><br /></td></tr>
<tr class="separator:ga9def5b875c5921034fcf3234f64aea91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fdf93fb72c7cec70d7b20865f2fb4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa1fdf93fb72c7cec70d7b20865f2fb4c">lsm6dso32_boot_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaa1fdf93fb72c7cec70d7b20865f2fb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[set].  <a href="group___l_s_m6_d_s_o32.html#gaa1fdf93fb72c7cec70d7b20865f2fb4c">More...</a><br /></td></tr>
<tr class="separator:gaa1fdf93fb72c7cec70d7b20865f2fb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b97fef86103f0a73aebe451b18c973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga74b97fef86103f0a73aebe451b18c973">lsm6dso32_boot_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga74b97fef86103f0a73aebe451b18c973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[get].  <a href="group___l_s_m6_d_s_o32.html#ga74b97fef86103f0a73aebe451b18c973">More...</a><br /></td></tr>
<tr class="separator:ga74b97fef86103f0a73aebe451b18c973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd69817cf56dcaa72f32b4046c891f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gadcd69817cf56dcaa72f32b4046c891f6">lsm6dso32_xl_self_test_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_st_xl_t val)</td></tr>
<tr class="memdesc:gadcd69817cf56dcaa72f32b4046c891f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration sensor self-test enable.[set].  <a href="group___l_s_m6_d_s_o32.html#gadcd69817cf56dcaa72f32b4046c891f6">More...</a><br /></td></tr>
<tr class="separator:gadcd69817cf56dcaa72f32b4046c891f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2519d81127bf0a0c950f9d303c9c078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa2519d81127bf0a0c950f9d303c9c078">lsm6dso32_xl_self_test_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_st_xl_t *val)</td></tr>
<tr class="memdesc:gaa2519d81127bf0a0c950f9d303c9c078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration sensor self-test enable.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa2519d81127bf0a0c950f9d303c9c078">More...</a><br /></td></tr>
<tr class="separator:gaa2519d81127bf0a0c950f9d303c9c078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5e8d0286f4d94faf00806f8fb1b1ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga6d5e8d0286f4d94faf00806f8fb1b1ff">lsm6dso32_gy_self_test_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_st_g_t val)</td></tr>
<tr class="memdesc:ga6d5e8d0286f4d94faf00806f8fb1b1ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable.[set].  <a href="group___l_s_m6_d_s_o32.html#ga6d5e8d0286f4d94faf00806f8fb1b1ff">More...</a><br /></td></tr>
<tr class="separator:ga6d5e8d0286f4d94faf00806f8fb1b1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce599c6d658875103bdb189ae89f5aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7ce599c6d658875103bdb189ae89f5aa">lsm6dso32_gy_self_test_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_st_g_t *val)</td></tr>
<tr class="memdesc:ga7ce599c6d658875103bdb189ae89f5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable.[get].  <a href="group___l_s_m6_d_s_o32.html#ga7ce599c6d658875103bdb189ae89f5aa">More...</a><br /></td></tr>
<tr class="separator:ga7ce599c6d658875103bdb189ae89f5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523c4ca3f51f19e481feab3f14989e43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga523c4ca3f51f19e481feab3f14989e43">lsm6dso32_xl_filter_lp2_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga523c4ca3f51f19e481feab3f14989e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer output from LPF2 filtering stage selection.[set].  <a href="group___l_s_m6_d_s_o32.html#ga523c4ca3f51f19e481feab3f14989e43">More...</a><br /></td></tr>
<tr class="separator:ga523c4ca3f51f19e481feab3f14989e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6613284412a8d411cb1ebde0cc5a9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga6613284412a8d411cb1ebde0cc5a9479">lsm6dso32_xl_filter_lp2_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga6613284412a8d411cb1ebde0cc5a9479"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer output from LPF2 filtering stage selection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga6613284412a8d411cb1ebde0cc5a9479">More...</a><br /></td></tr>
<tr class="separator:ga6613284412a8d411cb1ebde0cc5a9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad810126e0de93d4296f0edc4d19f4ee2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad810126e0de93d4296f0edc4d19f4ee2">lsm6dso32_gy_filter_lp1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gad810126e0de93d4296f0edc4d19f4ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE [2:0] in CTRL6_C (15h).[set].  <a href="group___l_s_m6_d_s_o32.html#gad810126e0de93d4296f0edc4d19f4ee2">More...</a><br /></td></tr>
<tr class="separator:gad810126e0de93d4296f0edc4d19f4ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b852d3e609b19f4382561e62c40fd9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4b852d3e609b19f4382561e62c40fd9b">lsm6dso32_gy_filter_lp1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga4b852d3e609b19f4382561e62c40fd9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE [2:0] in CTRL6_C (15h).[get].  <a href="group___l_s_m6_d_s_o32.html#ga4b852d3e609b19f4382561e62c40fd9b">More...</a><br /></td></tr>
<tr class="separator:ga4b852d3e609b19f4382561e62c40fd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad07b896e4636588e467989ca3920b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gacad07b896e4636588e467989ca3920b6">lsm6dso32_filter_settling_mask_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gacad07b896e4636588e467989ca3920b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[set].  <a href="group___l_s_m6_d_s_o32.html#gacad07b896e4636588e467989ca3920b6">More...</a><br /></td></tr>
<tr class="separator:gacad07b896e4636588e467989ca3920b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d4a4b2aacd73abb8347b349c989cf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga94d4a4b2aacd73abb8347b349c989cf7">lsm6dso32_filter_settling_mask_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga94d4a4b2aacd73abb8347b349c989cf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[get].  <a href="group___l_s_m6_d_s_o32.html#ga94d4a4b2aacd73abb8347b349c989cf7">More...</a><br /></td></tr>
<tr class="separator:ga94d4a4b2aacd73abb8347b349c989cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd083d2f44236fc7fbc53e06c14b4e92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gacd083d2f44236fc7fbc53e06c14b4e92">lsm6dso32_gy_lp1_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_ftype_t val)</td></tr>
<tr class="memdesc:gacd083d2f44236fc7fbc53e06c14b4e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope lp1 bandwidth.[set].  <a href="group___l_s_m6_d_s_o32.html#gacd083d2f44236fc7fbc53e06c14b4e92">More...</a><br /></td></tr>
<tr class="separator:gacd083d2f44236fc7fbc53e06c14b4e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ea0c17fa55bb12de456323bf784d08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga89ea0c17fa55bb12de456323bf784d08">lsm6dso32_gy_lp1_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_ftype_t *val)</td></tr>
<tr class="memdesc:ga89ea0c17fa55bb12de456323bf784d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope lp1 bandwidth.[get].  <a href="group___l_s_m6_d_s_o32.html#ga89ea0c17fa55bb12de456323bf784d08">More...</a><br /></td></tr>
<tr class="separator:ga89ea0c17fa55bb12de456323bf784d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce43e22755ce0b4a39f30d9fd637ed8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2ce43e22755ce0b4a39f30d9fd637ed8">lsm6dso32_xl_lp2_on_6d_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga2ce43e22755ce0b4a39f30d9fd637ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low pass filter 2 on 6D function selection.[set].  <a href="group___l_s_m6_d_s_o32.html#ga2ce43e22755ce0b4a39f30d9fd637ed8">More...</a><br /></td></tr>
<tr class="separator:ga2ce43e22755ce0b4a39f30d9fd637ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b12f19e56dd61dde4b2c857bb5f1cd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4b12f19e56dd61dde4b2c857bb5f1cd0">lsm6dso32_xl_lp2_on_6d_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga4b12f19e56dd61dde4b2c857bb5f1cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low pass filter 2 on 6D function selection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga4b12f19e56dd61dde4b2c857bb5f1cd0">More...</a><br /></td></tr>
<tr class="separator:ga4b12f19e56dd61dde4b2c857bb5f1cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9683b818d72fecf004b269c6ad50c2ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9683b818d72fecf004b269c6ad50c2ab">lsm6dso32_xl_hp_path_on_out_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_hp_slope_xl_en_t val)</td></tr>
<tr class="memdesc:ga9683b818d72fecf004b269c6ad50c2ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer slope filter / high-pass filter selection on output.[set].  <a href="group___l_s_m6_d_s_o32.html#ga9683b818d72fecf004b269c6ad50c2ab">More...</a><br /></td></tr>
<tr class="separator:ga9683b818d72fecf004b269c6ad50c2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadf3c44aeaf858b80055836d7f50eca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gadadf3c44aeaf858b80055836d7f50eca">lsm6dso32_xl_hp_path_on_out_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_hp_slope_xl_en_t *val)</td></tr>
<tr class="memdesc:gadadf3c44aeaf858b80055836d7f50eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer slope filter / high-pass filter selection on output.[get].  <a href="group___l_s_m6_d_s_o32.html#gadadf3c44aeaf858b80055836d7f50eca">More...</a><br /></td></tr>
<tr class="separator:gadadf3c44aeaf858b80055836d7f50eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284425d70a75d6baff84e38a257e4270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga284425d70a75d6baff84e38a257e4270">lsm6dso32_xl_fast_settling_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga284425d70a75d6baff84e38a257e4270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode.[set].  <a href="group___l_s_m6_d_s_o32.html#ga284425d70a75d6baff84e38a257e4270">More...</a><br /></td></tr>
<tr class="separator:ga284425d70a75d6baff84e38a257e4270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158e746b34a73997c8f449d8e6351123"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga158e746b34a73997c8f449d8e6351123">lsm6dso32_xl_fast_settling_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga158e746b34a73997c8f449d8e6351123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode.[get].  <a href="group___l_s_m6_d_s_o32.html#ga158e746b34a73997c8f449d8e6351123">More...</a><br /></td></tr>
<tr class="separator:ga158e746b34a73997c8f449d8e6351123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689eb6a6b5df2a4153a2dacc699435f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga689eb6a6b5df2a4153a2dacc699435f3">lsm6dso32_xl_hp_path_internal_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_slope_fds_t val)</td></tr>
<tr class="memdesc:ga689eb6a6b5df2a4153a2dacc699435f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[set].  <a href="group___l_s_m6_d_s_o32.html#ga689eb6a6b5df2a4153a2dacc699435f3">More...</a><br /></td></tr>
<tr class="separator:ga689eb6a6b5df2a4153a2dacc699435f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7e04a6763994275287550a730a63d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2c7e04a6763994275287550a730a63d3">lsm6dso32_xl_hp_path_internal_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_slope_fds_t *val)</td></tr>
<tr class="memdesc:ga2c7e04a6763994275287550a730a63d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[get].  <a href="group___l_s_m6_d_s_o32.html#ga2c7e04a6763994275287550a730a63d3">More...</a><br /></td></tr>
<tr class="separator:ga2c7e04a6763994275287550a730a63d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b02143ac9cfd29fbdb9524c76c77dc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8b02143ac9cfd29fbdb9524c76c77dc2">lsm6dso32_gy_hp_path_internal_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_hpm_g_t val)</td></tr>
<tr class="memdesc:ga8b02143ac9cfd29fbdb9524c76c77dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode.[set].  <a href="group___l_s_m6_d_s_o32.html#ga8b02143ac9cfd29fbdb9524c76c77dc2">More...</a><br /></td></tr>
<tr class="separator:ga8b02143ac9cfd29fbdb9524c76c77dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8af82bc96d7725821204d2e256a12c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa8af82bc96d7725821204d2e256a12c8">lsm6dso32_gy_hp_path_internal_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_hpm_g_t *val)</td></tr>
<tr class="memdesc:gaa8af82bc96d7725821204d2e256a12c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa8af82bc96d7725821204d2e256a12c8">More...</a><br /></td></tr>
<tr class="separator:gaa8af82bc96d7725821204d2e256a12c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad117ff82b07530599602b3d933cbdbe4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad117ff82b07530599602b3d933cbdbe4">lsm6dso32_int1_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_int1_pd_en_t val)</td></tr>
<tr class="memdesc:gad117ff82b07530599602b3d933cbdbe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect INT1 internal pull-down.[set].  <a href="group___l_s_m6_d_s_o32.html#gad117ff82b07530599602b3d933cbdbe4">More...</a><br /></td></tr>
<tr class="separator:gad117ff82b07530599602b3d933cbdbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab541fe76838a527422fd5cc24b0be5d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab541fe76838a527422fd5cc24b0be5d2">lsm6dso32_int1_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_int1_pd_en_t *val)</td></tr>
<tr class="memdesc:gab541fe76838a527422fd5cc24b0be5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect INT1 internal pull-down.[get].  <a href="group___l_s_m6_d_s_o32.html#gab541fe76838a527422fd5cc24b0be5d2">More...</a><br /></td></tr>
<tr class="separator:gab541fe76838a527422fd5cc24b0be5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bed4fe2bf8328ed5672efc928272d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga59bed4fe2bf8328ed5672efc928272d4">lsm6dso32_pin_int1_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__pin__int1__route__t.html">lsm6dso32_pin_int1_route_t</a> *val)</td></tr>
<tr class="memdesc:ga59bed4fe2bf8328ed5672efc928272d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int1 pad.[set].  <a href="group___l_s_m6_d_s_o32.html#ga59bed4fe2bf8328ed5672efc928272d4">More...</a><br /></td></tr>
<tr class="separator:ga59bed4fe2bf8328ed5672efc928272d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8449e4a9d70a65615b71ffb198d4fb1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8449e4a9d70a65615b71ffb198d4fb1f">lsm6dso32_pin_int1_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__pin__int1__route__t.html">lsm6dso32_pin_int1_route_t</a> *val)</td></tr>
<tr class="memdesc:ga8449e4a9d70a65615b71ffb198d4fb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int1 pad.[get].  <a href="group___l_s_m6_d_s_o32.html#ga8449e4a9d70a65615b71ffb198d4fb1f">More...</a><br /></td></tr>
<tr class="separator:ga8449e4a9d70a65615b71ffb198d4fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f30bfa474b2b8a69bd27174d55e8dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga81f30bfa474b2b8a69bd27174d55e8dd">lsm6dso32_pin_int2_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__pin__int2__route__t.html">lsm6dso32_pin_int2_route_t</a> *val)</td></tr>
<tr class="memdesc:ga81f30bfa474b2b8a69bd27174d55e8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int2 pad.[set].  <a href="group___l_s_m6_d_s_o32.html#ga81f30bfa474b2b8a69bd27174d55e8dd">More...</a><br /></td></tr>
<tr class="separator:ga81f30bfa474b2b8a69bd27174d55e8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339d4a6f54626d70a14c6a091d13a07e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga339d4a6f54626d70a14c6a091d13a07e">lsm6dso32_pin_int2_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__pin__int2__route__t.html">lsm6dso32_pin_int2_route_t</a> *val)</td></tr>
<tr class="memdesc:ga339d4a6f54626d70a14c6a091d13a07e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int2 pad.[get].  <a href="group___l_s_m6_d_s_o32.html#ga339d4a6f54626d70a14c6a091d13a07e">More...</a><br /></td></tr>
<tr class="separator:ga339d4a6f54626d70a14c6a091d13a07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56bf1653f40c605babfc7d9f233f402f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga56bf1653f40c605babfc7d9f233f402f">lsm6dso32_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_pp_od_t val)</td></tr>
<tr class="memdesc:ga56bf1653f40c605babfc7d9f233f402f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[set].  <a href="group___l_s_m6_d_s_o32.html#ga56bf1653f40c605babfc7d9f233f402f">More...</a><br /></td></tr>
<tr class="separator:ga56bf1653f40c605babfc7d9f233f402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aff12f8e29aab3af39740d76e4403c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5aff12f8e29aab3af39740d76e4403c5">lsm6dso32_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_pp_od_t *val)</td></tr>
<tr class="memdesc:ga5aff12f8e29aab3af39740d76e4403c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[get].  <a href="group___l_s_m6_d_s_o32.html#ga5aff12f8e29aab3af39740d76e4403c5">More...</a><br /></td></tr>
<tr class="separator:ga5aff12f8e29aab3af39740d76e4403c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34a8b4b20193a74976c5f6b033943f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab34a8b4b20193a74976c5f6b033943f3">lsm6dso32_pin_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_h_lactive_t val)</td></tr>
<tr class="memdesc:gab34a8b4b20193a74976c5f6b033943f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[set].  <a href="group___l_s_m6_d_s_o32.html#gab34a8b4b20193a74976c5f6b033943f3">More...</a><br /></td></tr>
<tr class="separator:gab34a8b4b20193a74976c5f6b033943f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990b9a11b5802e760abacf0a6a841840"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga990b9a11b5802e760abacf0a6a841840">lsm6dso32_pin_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_h_lactive_t *val)</td></tr>
<tr class="memdesc:ga990b9a11b5802e760abacf0a6a841840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[get].  <a href="group___l_s_m6_d_s_o32.html#ga990b9a11b5802e760abacf0a6a841840">More...</a><br /></td></tr>
<tr class="separator:ga990b9a11b5802e760abacf0a6a841840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc4b8c7c4f705be7baebecd61ae2ab3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaddc4b8c7c4f705be7baebecd61ae2ab3">lsm6dso32_all_on_int1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaddc4b8c7c4f705be7baebecd61ae2ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt signals become available on INT1 pin.[set].  <a href="group___l_s_m6_d_s_o32.html#gaddc4b8c7c4f705be7baebecd61ae2ab3">More...</a><br /></td></tr>
<tr class="separator:gaddc4b8c7c4f705be7baebecd61ae2ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc381762ad395701b45709aa4849ef6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gacc381762ad395701b45709aa4849ef6d">lsm6dso32_all_on_int1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gacc381762ad395701b45709aa4849ef6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt signals become available on INT1 pin.[get].  <a href="group___l_s_m6_d_s_o32.html#gacc381762ad395701b45709aa4849ef6d">More...</a><br /></td></tr>
<tr class="separator:gacc381762ad395701b45709aa4849ef6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fa718685b6af409f2f4408b0b4efea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaf2fa718685b6af409f2f4408b0b4efea">lsm6dso32_int_notification_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_lir_t val)</td></tr>
<tr class="memdesc:gaf2fa718685b6af409f2f4408b0b4efea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt notification mode.[set].  <a href="group___l_s_m6_d_s_o32.html#gaf2fa718685b6af409f2f4408b0b4efea">More...</a><br /></td></tr>
<tr class="separator:gaf2fa718685b6af409f2f4408b0b4efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fe9ac6712901f831feee935d10cfd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga44fe9ac6712901f831feee935d10cfd7">lsm6dso32_int_notification_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_lir_t *val)</td></tr>
<tr class="memdesc:ga44fe9ac6712901f831feee935d10cfd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt notification mode.[get].  <a href="group___l_s_m6_d_s_o32.html#ga44fe9ac6712901f831feee935d10cfd7">More...</a><br /></td></tr>
<tr class="separator:ga44fe9ac6712901f831feee935d10cfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d319650c33a34a6b2a7bcb50e99bed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad0d319650c33a34a6b2a7bcb50e99bed">lsm6dso32_wkup_ths_weight_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_wake_ths_w_t val)</td></tr>
<tr class="memdesc:gad0d319650c33a34a6b2a7bcb50e99bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of 1 LSB of wakeup threshold.[set] 0: 1 LSB =FS_XL / 64 1: 1 LSB = FS_XL / 256.  <a href="group___l_s_m6_d_s_o32.html#gad0d319650c33a34a6b2a7bcb50e99bed">More...</a><br /></td></tr>
<tr class="separator:gad0d319650c33a34a6b2a7bcb50e99bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3717e0dc59aaf1aa497a43d25b94bfa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga3717e0dc59aaf1aa497a43d25b94bfa6">lsm6dso32_wkup_ths_weight_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_wake_ths_w_t *val)</td></tr>
<tr class="memdesc:ga3717e0dc59aaf1aa497a43d25b94bfa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of 1 LSB of wakeup threshold.[get] 0: 1 LSB =FS_XL / 64 1: 1 LSB = FS_XL / 256.  <a href="group___l_s_m6_d_s_o32.html#ga3717e0dc59aaf1aa497a43d25b94bfa6">More...</a><br /></td></tr>
<tr class="separator:ga3717e0dc59aaf1aa497a43d25b94bfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad718d3a5a1ce0579234df5cb7a2849ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad718d3a5a1ce0579234df5cb7a2849ac">lsm6dso32_wkup_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gad718d3a5a1ce0579234df5cb7a2849ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR.[set].  <a href="group___l_s_m6_d_s_o32.html#gad718d3a5a1ce0579234df5cb7a2849ac">More...</a><br /></td></tr>
<tr class="separator:gad718d3a5a1ce0579234df5cb7a2849ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a1afce5cf6a9d49c639b3f19cc8375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga51a1afce5cf6a9d49c639b3f19cc8375">lsm6dso32_wkup_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga51a1afce5cf6a9d49c639b3f19cc8375"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR.[get].  <a href="group___l_s_m6_d_s_o32.html#ga51a1afce5cf6a9d49c639b3f19cc8375">More...</a><br /></td></tr>
<tr class="separator:ga51a1afce5cf6a9d49c639b3f19cc8375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2728f797fac64296689c9b617199694"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae2728f797fac64296689c9b617199694">lsm6dso32_xl_usr_offset_on_wkup_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gae2728f797fac64296689c9b617199694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[set] 1LSb = 1 / ODR.  <a href="group___l_s_m6_d_s_o32.html#gae2728f797fac64296689c9b617199694">More...</a><br /></td></tr>
<tr class="separator:gae2728f797fac64296689c9b617199694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd550d5351aced752d95fdce9eec6b7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gadd550d5351aced752d95fdce9eec6b7c">lsm6dso32_xl_usr_offset_on_wkup_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gadd550d5351aced752d95fdce9eec6b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[get] 1LSb = 1 / ODR.  <a href="group___l_s_m6_d_s_o32.html#gadd550d5351aced752d95fdce9eec6b7c">More...</a><br /></td></tr>
<tr class="separator:gadd550d5351aced752d95fdce9eec6b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086a442b17b0873dffed687c3455b476"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga086a442b17b0873dffed687c3455b476">lsm6dso32_wkup_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga086a442b17b0873dffed687c3455b476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[set] 1LSb = 1 / ODR.  <a href="group___l_s_m6_d_s_o32.html#ga086a442b17b0873dffed687c3455b476">More...</a><br /></td></tr>
<tr class="separator:ga086a442b17b0873dffed687c3455b476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416dec95ea4fba5973c00d17d4bf2e1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga416dec95ea4fba5973c00d17d4bf2e1d">lsm6dso32_wkup_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga416dec95ea4fba5973c00d17d4bf2e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[get] 1LSb = 1 / ODR.  <a href="group___l_s_m6_d_s_o32.html#ga416dec95ea4fba5973c00d17d4bf2e1d">More...</a><br /></td></tr>
<tr class="separator:ga416dec95ea4fba5973c00d17d4bf2e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5988d673096d827e05aaf694e5e3e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaec5988d673096d827e05aaf694e5e3e8">lsm6dso32_gy_sleep_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaec5988d673096d827e05aaf694e5e3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope Sleep mode.[set].  <a href="group___l_s_m6_d_s_o32.html#gaec5988d673096d827e05aaf694e5e3e8">More...</a><br /></td></tr>
<tr class="separator:gaec5988d673096d827e05aaf694e5e3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2934cf8366816b1158ede89228a37c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae2934cf8366816b1158ede89228a37c2">lsm6dso32_gy_sleep_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gae2934cf8366816b1158ede89228a37c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope Sleep mode.[get].  <a href="group___l_s_m6_d_s_o32.html#gae2934cf8366816b1158ede89228a37c2">More...</a><br /></td></tr>
<tr class="separator:gae2934cf8366816b1158ede89228a37c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791b9f99a924ccc03c6bd878a7f07660"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga791b9f99a924ccc03c6bd878a7f07660">lsm6dso32_act_pin_notification_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_sleep_status_on_int_t val)</td></tr>
<tr class="memdesc:ga791b9f99a924ccc03c6bd878a7f07660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drives the sleep status instead of sleep change on INT pins (only if INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled).[set].  <a href="group___l_s_m6_d_s_o32.html#ga791b9f99a924ccc03c6bd878a7f07660">More...</a><br /></td></tr>
<tr class="separator:ga791b9f99a924ccc03c6bd878a7f07660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be5cccebf009c1abc45754c8481bce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5be5cccebf009c1abc45754c8481bce9">lsm6dso32_act_pin_notification_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_sleep_status_on_int_t *val)</td></tr>
<tr class="memdesc:ga5be5cccebf009c1abc45754c8481bce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drives the sleep status instead of sleep change on INT pins (only if INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled).[get].  <a href="group___l_s_m6_d_s_o32.html#ga5be5cccebf009c1abc45754c8481bce9">More...</a><br /></td></tr>
<tr class="separator:ga5be5cccebf009c1abc45754c8481bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59fd3046e14f268fb8b9490769ff126f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga59fd3046e14f268fb8b9490769ff126f">lsm6dso32_act_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_inact_en_t val)</td></tr>
<tr class="memdesc:ga59fd3046e14f268fb8b9490769ff126f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable inactivity function.[set].  <a href="group___l_s_m6_d_s_o32.html#ga59fd3046e14f268fb8b9490769ff126f">More...</a><br /></td></tr>
<tr class="separator:ga59fd3046e14f268fb8b9490769ff126f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061e316ebcbc94e246f59094ca02ac82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga061e316ebcbc94e246f59094ca02ac82">lsm6dso32_act_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_inact_en_t *val)</td></tr>
<tr class="memdesc:ga061e316ebcbc94e246f59094ca02ac82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable inactivity function.[get].  <a href="group___l_s_m6_d_s_o32.html#ga061e316ebcbc94e246f59094ca02ac82">More...</a><br /></td></tr>
<tr class="separator:ga061e316ebcbc94e246f59094ca02ac82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5238c7c095907ddea9543fd5546a8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gadf5238c7c095907ddea9543fd5546a8d">lsm6dso32_act_sleep_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gadf5238c7c095907ddea9543fd5546a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration to go in sleep mode.[set] 1 LSb = 512 / ODR.  <a href="group___l_s_m6_d_s_o32.html#gadf5238c7c095907ddea9543fd5546a8d">More...</a><br /></td></tr>
<tr class="separator:gadf5238c7c095907ddea9543fd5546a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5628f67d7fe4a929adf5ff288440c0c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5628f67d7fe4a929adf5ff288440c0c4">lsm6dso32_act_sleep_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga5628f67d7fe4a929adf5ff288440c0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration to go in sleep mode.[get] 1 LSb = 512 / ODR.  <a href="group___l_s_m6_d_s_o32.html#ga5628f67d7fe4a929adf5ff288440c0c4">More...</a><br /></td></tr>
<tr class="separator:ga5628f67d7fe4a929adf5ff288440c0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00978993c9ee95739afd7b9de0a32986"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga00978993c9ee95739afd7b9de0a32986">lsm6dso32_tap_detection_on_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga00978993c9ee95739afd7b9de0a32986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Z direction in tap recognition.[set].  <a href="group___l_s_m6_d_s_o32.html#ga00978993c9ee95739afd7b9de0a32986">More...</a><br /></td></tr>
<tr class="separator:ga00978993c9ee95739afd7b9de0a32986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab441634be79a73e11fb1691616015134"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab441634be79a73e11fb1691616015134">lsm6dso32_tap_detection_on_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gab441634be79a73e11fb1691616015134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Z direction in tap recognition.[get].  <a href="group___l_s_m6_d_s_o32.html#gab441634be79a73e11fb1691616015134">More...</a><br /></td></tr>
<tr class="separator:gab441634be79a73e11fb1691616015134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8901dead2e5d9579ca10d8ec385deac0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8901dead2e5d9579ca10d8ec385deac0">lsm6dso32_tap_detection_on_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga8901dead2e5d9579ca10d8ec385deac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Y direction in tap recognition.[set].  <a href="group___l_s_m6_d_s_o32.html#ga8901dead2e5d9579ca10d8ec385deac0">More...</a><br /></td></tr>
<tr class="separator:ga8901dead2e5d9579ca10d8ec385deac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93be914173329e2320e10227e5fd4958"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga93be914173329e2320e10227e5fd4958">lsm6dso32_tap_detection_on_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga93be914173329e2320e10227e5fd4958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Y direction in tap recognition.[get].  <a href="group___l_s_m6_d_s_o32.html#ga93be914173329e2320e10227e5fd4958">More...</a><br /></td></tr>
<tr class="separator:ga93be914173329e2320e10227e5fd4958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc717b109910085913e9cd99d75cf84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7fc717b109910085913e9cd99d75cf84">lsm6dso32_tap_detection_on_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga7fc717b109910085913e9cd99d75cf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable X direction in tap recognition.[set].  <a href="group___l_s_m6_d_s_o32.html#ga7fc717b109910085913e9cd99d75cf84">More...</a><br /></td></tr>
<tr class="separator:ga7fc717b109910085913e9cd99d75cf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3c7cb237c50d38282ef2a809e725d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gabd3c7cb237c50d38282ef2a809e725d2">lsm6dso32_tap_detection_on_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gabd3c7cb237c50d38282ef2a809e725d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable X direction in tap recognition.[get].  <a href="group___l_s_m6_d_s_o32.html#gabd3c7cb237c50d38282ef2a809e725d2">More...</a><br /></td></tr>
<tr class="separator:gabd3c7cb237c50d38282ef2a809e725d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652b21d9c42c15d2ce77ec15e0641d90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga652b21d9c42c15d2ce77ec15e0641d90">lsm6dso32_tap_threshold_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga652b21d9c42c15d2ce77ec15e0641d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">X-axis tap recognition threshold.[set].  <a href="group___l_s_m6_d_s_o32.html#ga652b21d9c42c15d2ce77ec15e0641d90">More...</a><br /></td></tr>
<tr class="separator:ga652b21d9c42c15d2ce77ec15e0641d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66377a16878c0ea5b294c4474e2c24e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad66377a16878c0ea5b294c4474e2c24e">lsm6dso32_tap_threshold_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gad66377a16878c0ea5b294c4474e2c24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">X-axis tap recognition threshold.[get].  <a href="group___l_s_m6_d_s_o32.html#gad66377a16878c0ea5b294c4474e2c24e">More...</a><br /></td></tr>
<tr class="separator:gad66377a16878c0ea5b294c4474e2c24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea389e772a45cf5f99225d5876bea20e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaea389e772a45cf5f99225d5876bea20e">lsm6dso32_tap_axis_priority_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_tap_priority_t val)</td></tr>
<tr class="memdesc:gaea389e772a45cf5f99225d5876bea20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of axis priority for TAP detection.[set].  <a href="group___l_s_m6_d_s_o32.html#gaea389e772a45cf5f99225d5876bea20e">More...</a><br /></td></tr>
<tr class="separator:gaea389e772a45cf5f99225d5876bea20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ec5f8b9db039761058a7e09989c1bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab5ec5f8b9db039761058a7e09989c1bf">lsm6dso32_tap_axis_priority_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_tap_priority_t *val)</td></tr>
<tr class="memdesc:gab5ec5f8b9db039761058a7e09989c1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of axis priority for TAP detection.[get].  <a href="group___l_s_m6_d_s_o32.html#gab5ec5f8b9db039761058a7e09989c1bf">More...</a><br /></td></tr>
<tr class="separator:gab5ec5f8b9db039761058a7e09989c1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98d8c2b53605a837c3f620878db8e90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae98d8c2b53605a837c3f620878db8e90">lsm6dso32_tap_threshold_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gae98d8c2b53605a837c3f620878db8e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Y-axis tap recognition threshold.[set].  <a href="group___l_s_m6_d_s_o32.html#gae98d8c2b53605a837c3f620878db8e90">More...</a><br /></td></tr>
<tr class="separator:gae98d8c2b53605a837c3f620878db8e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903bcae74d4b5e1ede4b5ec60690a19d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga903bcae74d4b5e1ede4b5ec60690a19d">lsm6dso32_tap_threshold_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga903bcae74d4b5e1ede4b5ec60690a19d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Y-axis tap recognition threshold.[get].  <a href="group___l_s_m6_d_s_o32.html#ga903bcae74d4b5e1ede4b5ec60690a19d">More...</a><br /></td></tr>
<tr class="separator:ga903bcae74d4b5e1ede4b5ec60690a19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4727775b94bacbce54be702f6e4786"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8e4727775b94bacbce54be702f6e4786">lsm6dso32_tap_threshold_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga8e4727775b94bacbce54be702f6e4786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Z-axis recognition threshold.[set].  <a href="group___l_s_m6_d_s_o32.html#ga8e4727775b94bacbce54be702f6e4786">More...</a><br /></td></tr>
<tr class="separator:ga8e4727775b94bacbce54be702f6e4786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1aee12a4a699404fc17756e3c296e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gafbb1aee12a4a699404fc17756e3c296e">lsm6dso32_tap_threshold_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gafbb1aee12a4a699404fc17756e3c296e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Z-axis recognition threshold.[get].  <a href="group___l_s_m6_d_s_o32.html#gafbb1aee12a4a699404fc17756e3c296e">More...</a><br /></td></tr>
<tr class="separator:gafbb1aee12a4a699404fc17756e3c296e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05845415458478c0901ec720b46d4866"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga05845415458478c0901ec720b46d4866">lsm6dso32_tap_shock_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga05845415458478c0901ec720b46d4866"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum duration is the maximum time of an over threshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[set].  <a href="group___l_s_m6_d_s_o32.html#ga05845415458478c0901ec720b46d4866">More...</a><br /></td></tr>
<tr class="separator:ga05845415458478c0901ec720b46d4866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64ea35087e9ec5be68b1e6a244eb2f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae64ea35087e9ec5be68b1e6a244eb2f1">lsm6dso32_tap_shock_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gae64ea35087e9ec5be68b1e6a244eb2f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum duration is the maximum time of an over threshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[get].  <a href="group___l_s_m6_d_s_o32.html#gae64ea35087e9ec5be68b1e6a244eb2f1">More...</a><br /></td></tr>
<tr class="separator:gae64ea35087e9ec5be68b1e6a244eb2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08e560ad5032a6b6bd44af135303309"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gac08e560ad5032a6b6bd44af135303309">lsm6dso32_tap_quiet_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gac08e560ad5032a6b6bd44af135303309"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiet time is the time after the first detected tap in which there must not be any over threshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[set].  <a href="group___l_s_m6_d_s_o32.html#gac08e560ad5032a6b6bd44af135303309">More...</a><br /></td></tr>
<tr class="separator:gac08e560ad5032a6b6bd44af135303309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cd95b482e37adf5447dcd60519bb55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga66cd95b482e37adf5447dcd60519bb55">lsm6dso32_tap_quiet_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga66cd95b482e37adf5447dcd60519bb55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiet time is the time after the first detected tap in which there must not be any over threshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[get].  <a href="group___l_s_m6_d_s_o32.html#ga66cd95b482e37adf5447dcd60519bb55">More...</a><br /></td></tr>
<tr class="separator:ga66cd95b482e37adf5447dcd60519bb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77d410e77475d8cac7e1a50cfa704b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa77d410e77475d8cac7e1a50cfa704b4">lsm6dso32_tap_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaa77d410e77475d8cac7e1a50cfa704b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.[set].  <a href="group___l_s_m6_d_s_o32.html#gaa77d410e77475d8cac7e1a50cfa704b4">More...</a><br /></td></tr>
<tr class="separator:gaa77d410e77475d8cac7e1a50cfa704b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf2c766c6496a35e4b81f2d6d5d74af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gafaf2c766c6496a35e4b81f2d6d5d74af">lsm6dso32_tap_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gafaf2c766c6496a35e4b81f2d6d5d74af"><td class="mdescLeft">&#160;</td><td class="mdescRight">When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.[get].  <a href="group___l_s_m6_d_s_o32.html#gafaf2c766c6496a35e4b81f2d6d5d74af">More...</a><br /></td></tr>
<tr class="separator:gafaf2c766c6496a35e4b81f2d6d5d74af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd58bc59645c126f567a4ef11264128f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gabd58bc59645c126f567a4ef11264128f">lsm6dso32_tap_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_single_double_tap_t val)</td></tr>
<tr class="memdesc:gabd58bc59645c126f567a4ef11264128f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single/double-tap event enable.[set].  <a href="group___l_s_m6_d_s_o32.html#gabd58bc59645c126f567a4ef11264128f">More...</a><br /></td></tr>
<tr class="separator:gabd58bc59645c126f567a4ef11264128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13c0e98717428b26cef17cb5f5180d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa13c0e98717428b26cef17cb5f5180d8">lsm6dso32_tap_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_single_double_tap_t *val)</td></tr>
<tr class="memdesc:gaa13c0e98717428b26cef17cb5f5180d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single/double-tap event enable.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa13c0e98717428b26cef17cb5f5180d8">More...</a><br /></td></tr>
<tr class="separator:gaa13c0e98717428b26cef17cb5f5180d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3824345c82745dcf5dc50e8cc84a36dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga3824345c82745dcf5dc50e8cc84a36dc">lsm6dso32_6d_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_sixd_ths_t val)</td></tr>
<tr class="memdesc:ga3824345c82745dcf5dc50e8cc84a36dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for 4D/6D function.[set].  <a href="group___l_s_m6_d_s_o32.html#ga3824345c82745dcf5dc50e8cc84a36dc">More...</a><br /></td></tr>
<tr class="separator:ga3824345c82745dcf5dc50e8cc84a36dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9374a98fad202b086d46fb8d250374d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9374a98fad202b086d46fb8d250374d3">lsm6dso32_6d_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_sixd_ths_t *val)</td></tr>
<tr class="memdesc:ga9374a98fad202b086d46fb8d250374d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for 4D/6D function.[get].  <a href="group___l_s_m6_d_s_o32.html#ga9374a98fad202b086d46fb8d250374d3">More...</a><br /></td></tr>
<tr class="separator:ga9374a98fad202b086d46fb8d250374d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75989d916d8dd8656b6141311ebfb83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gac75989d916d8dd8656b6141311ebfb83">lsm6dso32_4d_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gac75989d916d8dd8656b6141311ebfb83"><td class="mdescLeft">&#160;</td><td class="mdescRight">4D orientation detection enable.[set]  <a href="group___l_s_m6_d_s_o32.html#gac75989d916d8dd8656b6141311ebfb83">More...</a><br /></td></tr>
<tr class="separator:gac75989d916d8dd8656b6141311ebfb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c5f6ea3e1e29ecb1c881a2ab3f8242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad9c5f6ea3e1e29ecb1c881a2ab3f8242">lsm6dso32_4d_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gad9c5f6ea3e1e29ecb1c881a2ab3f8242"><td class="mdescLeft">&#160;</td><td class="mdescRight">4D orientation detection enable.[get]  <a href="group___l_s_m6_d_s_o32.html#gad9c5f6ea3e1e29ecb1c881a2ab3f8242">More...</a><br /></td></tr>
<tr class="separator:gad9c5f6ea3e1e29ecb1c881a2ab3f8242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86af4ec4dff922b3d5f626f18be400"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4b86af4ec4dff922b3d5f626f18be400">lsm6dso32_ff_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_ff_ths_t val)</td></tr>
<tr class="memdesc:ga4b86af4ec4dff922b3d5f626f18be400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free fall threshold setting.[set].  <a href="group___l_s_m6_d_s_o32.html#ga4b86af4ec4dff922b3d5f626f18be400">More...</a><br /></td></tr>
<tr class="separator:ga4b86af4ec4dff922b3d5f626f18be400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8720c431c058cc344dc91a4b0960e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaae8720c431c058cc344dc91a4b0960e6">lsm6dso32_ff_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_ff_ths_t *val)</td></tr>
<tr class="memdesc:gaae8720c431c058cc344dc91a4b0960e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free fall threshold setting.[get].  <a href="group___l_s_m6_d_s_o32.html#gaae8720c431c058cc344dc91a4b0960e6">More...</a><br /></td></tr>
<tr class="separator:gaae8720c431c058cc344dc91a4b0960e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f894644e606956fb53e31a5051ede9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga45f894644e606956fb53e31a5051ede9">lsm6dso32_ff_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga45f894644e606956fb53e31a5051ede9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free-fall duration event.[set] 1LSb = 1 / ODR.  <a href="group___l_s_m6_d_s_o32.html#ga45f894644e606956fb53e31a5051ede9">More...</a><br /></td></tr>
<tr class="separator:ga45f894644e606956fb53e31a5051ede9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2868238d0711af5471840e5ae91f53ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2868238d0711af5471840e5ae91f53ef">lsm6dso32_ff_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga2868238d0711af5471840e5ae91f53ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free-fall duration event.[get] 1LSb = 1 / ODR.  <a href="group___l_s_m6_d_s_o32.html#ga2868238d0711af5471840e5ae91f53ef">More...</a><br /></td></tr>
<tr class="separator:ga2868238d0711af5471840e5ae91f53ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57b9e4d815991403675a7c0e7dae3e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae57b9e4d815991403675a7c0e7dae3e2">lsm6dso32_fifo_watermark_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> val)</td></tr>
<tr class="memdesc:gae57b9e4d815991403675a7c0e7dae3e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[set].  <a href="group___l_s_m6_d_s_o32.html#gae57b9e4d815991403675a7c0e7dae3e2">More...</a><br /></td></tr>
<tr class="separator:gae57b9e4d815991403675a7c0e7dae3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80428797213c5c1d98a06748153c5669"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga80428797213c5c1d98a06748153c5669">lsm6dso32_fifo_watermark_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *val)</td></tr>
<tr class="memdesc:ga80428797213c5c1d98a06748153c5669"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga80428797213c5c1d98a06748153c5669">More...</a><br /></td></tr>
<tr class="separator:ga80428797213c5c1d98a06748153c5669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad2530faf8fd363a7e7d31bf83e3d415c">lsm6dso32_compression_algo_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO compression feature initialization request [set].  <a href="group___l_s_m6_d_s_o32.html#gad2530faf8fd363a7e7d31bf83e3d415c">More...</a><br /></td></tr>
<tr class="separator:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada106a60f09bb26ede9efbe60635fdc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gada106a60f09bb26ede9efbe60635fdc8">lsm6dso32_compression_algo_init_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gada106a60f09bb26ede9efbe60635fdc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO compression feature initialization request [get].  <a href="group___l_s_m6_d_s_o32.html#gada106a60f09bb26ede9efbe60635fdc8">More...</a><br /></td></tr>
<tr class="separator:gada106a60f09bb26ede9efbe60635fdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga22faf1643b94fde7c9e27d951a7ac80d">lsm6dso32_compression_algo_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_uncoptr_rate_t val)</td></tr>
<tr class="memdesc:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and configure compression algo.[set].  <a href="group___l_s_m6_d_s_o32.html#ga22faf1643b94fde7c9e27d951a7ac80d">More...</a><br /></td></tr>
<tr class="separator:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cab541ac98eed01c548347749a2cd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gac7cab541ac98eed01c548347749a2cd4">lsm6dso32_compression_algo_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_uncoptr_rate_t *val)</td></tr>
<tr class="memdesc:gac7cab541ac98eed01c548347749a2cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and configure compression algo.[get].  <a href="group___l_s_m6_d_s_o32.html#gac7cab541ac98eed01c548347749a2cd4">More...</a><br /></td></tr>
<tr class="separator:gac7cab541ac98eed01c548347749a2cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bd98c25c875d52e070e2f3530c0159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga47bd98c25c875d52e070e2f3530c0159">lsm6dso32_fifo_virtual_sens_odr_chg_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga47bd98c25c875d52e070e2f3530c0159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables ODR CHANGE virtual sensor to be batched in FIFO.[set].  <a href="group___l_s_m6_d_s_o32.html#ga47bd98c25c875d52e070e2f3530c0159">More...</a><br /></td></tr>
<tr class="separator:ga47bd98c25c875d52e070e2f3530c0159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0000e08c1473ac8b721efbe88774629"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad0000e08c1473ac8b721efbe88774629">lsm6dso32_fifo_virtual_sens_odr_chg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gad0000e08c1473ac8b721efbe88774629"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables ODR CHANGE virtual sensor to be batched in FIFO.[get].  <a href="group___l_s_m6_d_s_o32.html#gad0000e08c1473ac8b721efbe88774629">More...</a><br /></td></tr>
<tr class="separator:gad0000e08c1473ac8b721efbe88774629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2ec3271d5c15a8947d383fbb1967c2fa">lsm6dso32_compression_algo_real_time_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables compression algorithm runtime.[set].  <a href="group___l_s_m6_d_s_o32.html#ga2ec3271d5c15a8947d383fbb1967c2fa">More...</a><br /></td></tr>
<tr class="separator:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536ff0c4991647b047ae7875dab787dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga536ff0c4991647b047ae7875dab787dc">lsm6dso32_compression_algo_real_time_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga536ff0c4991647b047ae7875dab787dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables compression algorithm runtime.[get].  <a href="group___l_s_m6_d_s_o32.html#ga536ff0c4991647b047ae7875dab787dc">More...</a><br /></td></tr>
<tr class="separator:ga536ff0c4991647b047ae7875dab787dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae041c2b2dad2ca4479b02337991edaaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae041c2b2dad2ca4479b02337991edaaf">lsm6dso32_fifo_stop_on_wtm_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gae041c2b2dad2ca4479b02337991edaaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[set].  <a href="group___l_s_m6_d_s_o32.html#gae041c2b2dad2ca4479b02337991edaaf">More...</a><br /></td></tr>
<tr class="separator:gae041c2b2dad2ca4479b02337991edaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7e245b31ea1c6c43ea289602b2f216"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gacd7e245b31ea1c6c43ea289602b2f216">lsm6dso32_fifo_stop_on_wtm_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gacd7e245b31ea1c6c43ea289602b2f216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[get].  <a href="group___l_s_m6_d_s_o32.html#gacd7e245b31ea1c6c43ea289602b2f216">More...</a><br /></td></tr>
<tr class="separator:gacd7e245b31ea1c6c43ea289602b2f216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga34ed9ab2ac419da6c8226a9d91a318a5">lsm6dso32_fifo_xl_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_bdr_xl_t val)</td></tr>
<tr class="memdesc:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[set].  <a href="group___l_s_m6_d_s_o32.html#ga34ed9ab2ac419da6c8226a9d91a318a5">More...</a><br /></td></tr>
<tr class="separator:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8f06e756ece7144d4f79f4afb8c31f7a">lsm6dso32_fifo_xl_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_bdr_xl_t *val)</td></tr>
<tr class="memdesc:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[get].  <a href="group___l_s_m6_d_s_o32.html#ga8f06e756ece7144d4f79f4afb8c31f7a">More...</a><br /></td></tr>
<tr class="separator:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gacca0e3ee21b04b8f6fc2245f69bf9150">lsm6dso32_fifo_gy_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_bdr_gy_t val)</td></tr>
<tr class="memdesc:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[set].  <a href="group___l_s_m6_d_s_o32.html#gacca0e3ee21b04b8f6fc2245f69bf9150">More...</a><br /></td></tr>
<tr class="separator:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2520dc9e0a1718307dd2dc40f426836e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2520dc9e0a1718307dd2dc40f426836e">lsm6dso32_fifo_gy_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_bdr_gy_t *val)</td></tr>
<tr class="memdesc:ga2520dc9e0a1718307dd2dc40f426836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[get].  <a href="group___l_s_m6_d_s_o32.html#ga2520dc9e0a1718307dd2dc40f426836e">More...</a><br /></td></tr>
<tr class="separator:ga2520dc9e0a1718307dd2dc40f426836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9badb71155858e51c48c9082b8e5e97a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9badb71155858e51c48c9082b8e5e97a">lsm6dso32_fifo_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fifo_mode_t val)</td></tr>
<tr class="memdesc:ga9badb71155858e51c48c9082b8e5e97a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[set].  <a href="group___l_s_m6_d_s_o32.html#ga9badb71155858e51c48c9082b8e5e97a">More...</a><br /></td></tr>
<tr class="separator:ga9badb71155858e51c48c9082b8e5e97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17290ac1f6610de65df52fb91c6cbe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gac17290ac1f6610de65df52fb91c6cbe3">lsm6dso32_fifo_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fifo_mode_t *val)</td></tr>
<tr class="memdesc:gac17290ac1f6610de65df52fb91c6cbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[get].  <a href="group___l_s_m6_d_s_o32.html#gac17290ac1f6610de65df52fb91c6cbe3">More...</a><br /></td></tr>
<tr class="separator:gac17290ac1f6610de65df52fb91c6cbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4ca001de4754a5ad7e8a8eacb2ec3f47">lsm6dso32_fifo_temp_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_t_batch_t val)</td></tr>
<tr class="memdesc:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[set].  <a href="group___l_s_m6_d_s_o32.html#ga4ca001de4754a5ad7e8a8eacb2ec3f47">More...</a><br /></td></tr>
<tr class="separator:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gafb4b9cce785e8e8922bc9fcde4d08d76">lsm6dso32_fifo_temp_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_t_batch_t *val)</td></tr>
<tr class="memdesc:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[get].  <a href="group___l_s_m6_d_s_o32.html#gafb4b9cce785e8e8922bc9fcde4d08d76">More...</a><br /></td></tr>
<tr class="separator:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c229474f184fa203d62977fa724f36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad3c229474f184fa203d62977fa724f36">lsm6dso32_fifo_timestamp_decimation_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_ts_batch_t val)</td></tr>
<tr class="memdesc:gad3c229474f184fa203d62977fa724f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[set].  <a href="group___l_s_m6_d_s_o32.html#gad3c229474f184fa203d62977fa724f36">More...</a><br /></td></tr>
<tr class="separator:gad3c229474f184fa203d62977fa724f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gac1dd0bbd6b3238e97a52e9be5e97e9c4">lsm6dso32_fifo_timestamp_decimation_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_ts_batch_t *val)</td></tr>
<tr class="memdesc:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[get].  <a href="group___l_s_m6_d_s_o32.html#gac1dd0bbd6b3238e97a52e9be5e97e9c4">More...</a><br /></td></tr>
<tr class="separator:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae0dd66493dd7fd05ea03cbc1a7e85b26">lsm6dso32_fifo_cnt_event_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_trig_counter_bdr_t val)</td></tr>
<tr class="memdesc:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the trigger for the internal counter of batching events between XL and gyro.[set].  <a href="group___l_s_m6_d_s_o32.html#gae0dd66493dd7fd05ea03cbc1a7e85b26">More...</a><br /></td></tr>
<tr class="separator:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd351b2573243322f8e174ffd2892659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gacd351b2573243322f8e174ffd2892659">lsm6dso32_fifo_cnt_event_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_trig_counter_bdr_t *val)</td></tr>
<tr class="memdesc:gacd351b2573243322f8e174ffd2892659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the trigger for the internal counter of batching events between XL and gyro.[get].  <a href="group___l_s_m6_d_s_o32.html#gacd351b2573243322f8e174ffd2892659">More...</a><br /></td></tr>
<tr class="separator:gacd351b2573243322f8e174ffd2892659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a288fffb407bc56cb4561288751c24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga67a288fffb407bc56cb4561288751c24">lsm6dso32_rst_batch_counter_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga67a288fffb407bc56cb4561288751c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the internal counter of batching vents for a single sensor. This bit is automatically reset to zero if it was set to 1.[set].  <a href="group___l_s_m6_d_s_o32.html#ga67a288fffb407bc56cb4561288751c24">More...</a><br /></td></tr>
<tr class="separator:ga67a288fffb407bc56cb4561288751c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga0bd32bd1f6619f352ee385f3a35cf14e">lsm6dso32_rst_batch_counter_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the internal counter of batching events for a single sensor. This bit is automatically reset to zero if it was set to 1.[get].  <a href="group___l_s_m6_d_s_o32.html#ga0bd32bd1f6619f352ee385f3a35cf14e">More...</a><br /></td></tr>
<tr class="separator:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d49964e007073dd0718633b920f6f33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga0d49964e007073dd0718633b920f6f33">lsm6dso32_batch_counter_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> val)</td></tr>
<tr class="memdesc:ga0d49964e007073dd0718633b920f6f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batch data rate counter.[set].  <a href="group___l_s_m6_d_s_o32.html#ga0d49964e007073dd0718633b920f6f33">More...</a><br /></td></tr>
<tr class="separator:ga0d49964e007073dd0718633b920f6f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc392afaea26dcca450b5779c5c63fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5bc392afaea26dcca450b5779c5c63fe">lsm6dso32_batch_counter_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *val)</td></tr>
<tr class="memdesc:ga5bc392afaea26dcca450b5779c5c63fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batch data rate counter.[get].  <a href="group___l_s_m6_d_s_o32.html#ga5bc392afaea26dcca450b5779c5c63fe">More...</a><br /></td></tr>
<tr class="separator:ga5bc392afaea26dcca450b5779c5c63fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438c9d57087e77476a0c3dccfe82d061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga438c9d57087e77476a0c3dccfe82d061">lsm6dso32_fifo_data_level_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *val)</td></tr>
<tr class="memdesc:ga438c9d57087e77476a0c3dccfe82d061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of unread sensor data(TAG + 6 bytes) stored in FIFO.[get].  <a href="group___l_s_m6_d_s_o32.html#ga438c9d57087e77476a0c3dccfe82d061">More...</a><br /></td></tr>
<tr class="separator:ga438c9d57087e77476a0c3dccfe82d061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3929e021512d61315c7eff37050526"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gabe3929e021512d61315c7eff37050526">lsm6dso32_fifo_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__fifo__status2__t.html">lsm6dso32_fifo_status2_t</a> *val)</td></tr>
<tr class="memdesc:gabe3929e021512d61315c7eff37050526"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO status.[get].  <a href="group___l_s_m6_d_s_o32.html#gabe3929e021512d61315c7eff37050526">More...</a><br /></td></tr>
<tr class="separator:gabe3929e021512d61315c7eff37050526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae833f30dabdc466eda2f6de3572567fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae833f30dabdc466eda2f6de3572567fb">lsm6dso32_fifo_full_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gae833f30dabdc466eda2f6de3572567fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart FIFO full status.[get].  <a href="group___l_s_m6_d_s_o32.html#gae833f30dabdc466eda2f6de3572567fb">More...</a><br /></td></tr>
<tr class="separator:gae833f30dabdc466eda2f6de3572567fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa48489f72136b6c91c5f346603909"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga41fa48489f72136b6c91c5f346603909">lsm6dso32_fifo_ovr_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga41fa48489f72136b6c91c5f346603909"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun status.[get].  <a href="group___l_s_m6_d_s_o32.html#ga41fa48489f72136b6c91c5f346603909">More...</a><br /></td></tr>
<tr class="separator:ga41fa48489f72136b6c91c5f346603909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad264897b5c3653ef82b711d0fc08bed2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad264897b5c3653ef82b711d0fc08bed2">lsm6dso32_fifo_wtm_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gad264897b5c3653ef82b711d0fc08bed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status.[get].  <a href="group___l_s_m6_d_s_o32.html#gad264897b5c3653ef82b711d0fc08bed2">More...</a><br /></td></tr>
<tr class="separator:gad264897b5c3653ef82b711d0fc08bed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9ce4400710cdf6e1ba04667fb42dd6f3">lsm6dso32_fifo_sensor_tag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fifo_tag_t *val)</td></tr>
<tr class="memdesc:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifies the sensor in FIFO_DATA_OUT.[get].  <a href="group___l_s_m6_d_s_o32.html#ga9ce4400710cdf6e1ba04667fb42dd6f3">More...</a><br /></td></tr>
<tr class="separator:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cecc86e648e0832cdcf59e7f906d60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga10cecc86e648e0832cdcf59e7f906d60">lsm6dso32_fifo_pedo_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga10cecc86e648e0832cdcf59e7f906d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">: Enable FIFO batching of pedometer embedded function values.[set]  <a href="group___l_s_m6_d_s_o32.html#ga10cecc86e648e0832cdcf59e7f906d60">More...</a><br /></td></tr>
<tr class="separator:ga10cecc86e648e0832cdcf59e7f906d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa282b25443ca8a669f173c995f851438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa282b25443ca8a669f173c995f851438">lsm6dso32_fifo_pedo_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gaa282b25443ca8a669f173c995f851438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching of pedometer embedded function values.[get].  <a href="group___l_s_m6_d_s_o32.html#gaa282b25443ca8a669f173c995f851438">More...</a><br /></td></tr>
<tr class="separator:gaa282b25443ca8a669f173c995f851438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5aa5c6a805d9b37dc70c56596bcf8199">lsm6dso32_sh_batch_slave_0_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of first slave.[set].  <a href="group___l_s_m6_d_s_o32.html#ga5aa5c6a805d9b37dc70c56596bcf8199">More...</a><br /></td></tr>
<tr class="separator:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba089d9e3e98fb3b5d27db0401efdda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gafba089d9e3e98fb3b5d27db0401efdda">lsm6dso32_sh_batch_slave_0_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gafba089d9e3e98fb3b5d27db0401efdda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of first slave.[get].  <a href="group___l_s_m6_d_s_o32.html#gafba089d9e3e98fb3b5d27db0401efdda">More...</a><br /></td></tr>
<tr class="separator:gafba089d9e3e98fb3b5d27db0401efdda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaae8f7bfafe4d67d1bba5c4bbd1680135">lsm6dso32_sh_batch_slave_1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of second slave.[set].  <a href="group___l_s_m6_d_s_o32.html#gaae8f7bfafe4d67d1bba5c4bbd1680135">More...</a><br /></td></tr>
<tr class="separator:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61149ff288b535addb0dc88d032292c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gac61149ff288b535addb0dc88d032292c">lsm6dso32_sh_batch_slave_1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gac61149ff288b535addb0dc88d032292c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of second slave.[get].  <a href="group___l_s_m6_d_s_o32.html#gac61149ff288b535addb0dc88d032292c">More...</a><br /></td></tr>
<tr class="separator:gac61149ff288b535addb0dc88d032292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9e6911c1c1af0c9f6f1132fcc0aaddeb">lsm6dso32_sh_batch_slave_2_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of third slave.[set].  <a href="group___l_s_m6_d_s_o32.html#ga9e6911c1c1af0c9f6f1132fcc0aaddeb">More...</a><br /></td></tr>
<tr class="separator:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae75bd0c36d1ec12ddd4e6ec58ffd27cb">lsm6dso32_sh_batch_slave_2_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of third slave.[get].  <a href="group___l_s_m6_d_s_o32.html#gae75bd0c36d1ec12ddd4e6ec58ffd27cb">More...</a><br /></td></tr>
<tr class="separator:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d">lsm6dso32_sh_batch_slave_3_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of fourth slave.[set].  <a href="group___l_s_m6_d_s_o32.html#gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d">More...</a><br /></td></tr>
<tr class="separator:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407f4d725de8161d16272b37cf22bd6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga407f4d725de8161d16272b37cf22bd6b">lsm6dso32_sh_batch_slave_3_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga407f4d725de8161d16272b37cf22bd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of fourth slave.[get].  <a href="group___l_s_m6_d_s_o32.html#ga407f4d725de8161d16272b37cf22bd6b">More...</a><br /></td></tr>
<tr class="separator:ga407f4d725de8161d16272b37cf22bd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7857ad9ccd11e7fde9ebf089b7b71d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2f7857ad9ccd11e7fde9ebf089b7b71d">lsm6dso32_den_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_den_mode_t val)</td></tr>
<tr class="memdesc:ga2f7857ad9ccd11e7fde9ebf089b7b71d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN functionality marking mode.[set].  <a href="group___l_s_m6_d_s_o32.html#ga2f7857ad9ccd11e7fde9ebf089b7b71d">More...</a><br /></td></tr>
<tr class="separator:ga2f7857ad9ccd11e7fde9ebf089b7b71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b13182c23726b47b52fbaeaee2ccd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga55b13182c23726b47b52fbaeaee2ccd0">lsm6dso32_den_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_den_mode_t *val)</td></tr>
<tr class="memdesc:ga55b13182c23726b47b52fbaeaee2ccd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN functionality marking mode.[get].  <a href="group___l_s_m6_d_s_o32.html#ga55b13182c23726b47b52fbaeaee2ccd0">More...</a><br /></td></tr>
<tr class="separator:ga55b13182c23726b47b52fbaeaee2ccd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42bcce74d4d30088b24b5a8e72aaec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaf42bcce74d4d30088b24b5a8e72aaec1">lsm6dso32_den_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_den_lh_t val)</td></tr>
<tr class="memdesc:gaf42bcce74d4d30088b24b5a8e72aaec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN active level configuration.[set].  <a href="group___l_s_m6_d_s_o32.html#gaf42bcce74d4d30088b24b5a8e72aaec1">More...</a><br /></td></tr>
<tr class="separator:gaf42bcce74d4d30088b24b5a8e72aaec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5a01856cfbc1a886060aed66aea100"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaeb5a01856cfbc1a886060aed66aea100">lsm6dso32_den_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_den_lh_t *val)</td></tr>
<tr class="memdesc:gaeb5a01856cfbc1a886060aed66aea100"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN active level configuration.[get].  <a href="group___l_s_m6_d_s_o32.html#gaeb5a01856cfbc1a886060aed66aea100">More...</a><br /></td></tr>
<tr class="separator:gaeb5a01856cfbc1a886060aed66aea100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed991147546c0c7f0767e467aa64a0b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaed991147546c0c7f0767e467aa64a0b1">lsm6dso32_den_enable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_den_xl_g_t val)</td></tr>
<tr class="memdesc:gaed991147546c0c7f0767e467aa64a0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN enable.[set].  <a href="group___l_s_m6_d_s_o32.html#gaed991147546c0c7f0767e467aa64a0b1">More...</a><br /></td></tr>
<tr class="separator:gaed991147546c0c7f0767e467aa64a0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a16b91c20c3979349746551ead610b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga65a16b91c20c3979349746551ead610b">lsm6dso32_den_enable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_den_xl_g_t *val)</td></tr>
<tr class="memdesc:ga65a16b91c20c3979349746551ead610b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN enable.[get].  <a href="group___l_s_m6_d_s_o32.html#ga65a16b91c20c3979349746551ead610b">More...</a><br /></td></tr>
<tr class="separator:ga65a16b91c20c3979349746551ead610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af307ff6324ca54f619a12df7ee02c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga1af307ff6324ca54f619a12df7ee02c1">lsm6dso32_den_mark_axis_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga1af307ff6324ca54f619a12df7ee02c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of X-axis.[set].  <a href="group___l_s_m6_d_s_o32.html#ga1af307ff6324ca54f619a12df7ee02c1">More...</a><br /></td></tr>
<tr class="separator:ga1af307ff6324ca54f619a12df7ee02c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf84b58438b5aa22538dd7ea3139cf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaadf84b58438b5aa22538dd7ea3139cf9">lsm6dso32_den_mark_axis_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gaadf84b58438b5aa22538dd7ea3139cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of X-axis.[get].  <a href="group___l_s_m6_d_s_o32.html#gaadf84b58438b5aa22538dd7ea3139cf9">More...</a><br /></td></tr>
<tr class="separator:gaadf84b58438b5aa22538dd7ea3139cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e997554f5ce0913b8ff67239023411a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4e997554f5ce0913b8ff67239023411a">lsm6dso32_den_mark_axis_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga4e997554f5ce0913b8ff67239023411a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Y-axis.[set].  <a href="group___l_s_m6_d_s_o32.html#ga4e997554f5ce0913b8ff67239023411a">More...</a><br /></td></tr>
<tr class="separator:ga4e997554f5ce0913b8ff67239023411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36bed04c706ce9920735c86261eaa43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gac36bed04c706ce9920735c86261eaa43">lsm6dso32_den_mark_axis_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gac36bed04c706ce9920735c86261eaa43"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Y-axis.[get].  <a href="group___l_s_m6_d_s_o32.html#gac36bed04c706ce9920735c86261eaa43">More...</a><br /></td></tr>
<tr class="separator:gac36bed04c706ce9920735c86261eaa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8fcf5bca079e9aaf1eac061e2e0f9fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaf8fcf5bca079e9aaf1eac061e2e0f9fd">lsm6dso32_den_mark_axis_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaf8fcf5bca079e9aaf1eac061e2e0f9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Z-axis.[set].  <a href="group___l_s_m6_d_s_o32.html#gaf8fcf5bca079e9aaf1eac061e2e0f9fd">More...</a><br /></td></tr>
<tr class="separator:gaf8fcf5bca079e9aaf1eac061e2e0f9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f6ee3190f948d4c102ce0b437a90bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga32f6ee3190f948d4c102ce0b437a90bc">lsm6dso32_den_mark_axis_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga32f6ee3190f948d4c102ce0b437a90bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Z-axis.[get].  <a href="group___l_s_m6_d_s_o32.html#ga32f6ee3190f948d4c102ce0b437a90bc">More...</a><br /></td></tr>
<tr class="separator:ga32f6ee3190f948d4c102ce0b437a90bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a994e4fd9edee45c5adfb8501708610"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4a994e4fd9edee45c5adfb8501708610">lsm6dso32_pedo_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_pedo_md_t val)</td></tr>
<tr class="memdesc:ga4a994e4fd9edee45c5adfb8501708610"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer algorithm.[set].  <a href="group___l_s_m6_d_s_o32.html#ga4a994e4fd9edee45c5adfb8501708610">More...</a><br /></td></tr>
<tr class="separator:ga4a994e4fd9edee45c5adfb8501708610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90c34ec58c9d8543d62d0b4815045a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab90c34ec58c9d8543d62d0b4815045a8">lsm6dso32_pedo_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_pedo_md_t *val)</td></tr>
<tr class="memdesc:gab90c34ec58c9d8543d62d0b4815045a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer algorithm.[get].  <a href="group___l_s_m6_d_s_o32.html#gab90c34ec58c9d8543d62d0b4815045a8">More...</a><br /></td></tr>
<tr class="separator:gab90c34ec58c9d8543d62d0b4815045a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2db2ac7deed6f76140c7a1a90209b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8f2db2ac7deed6f76140c7a1a90209b9">lsm6dso32_pedo_step_detect_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga8f2db2ac7deed6f76140c7a1a90209b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for step detection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga8f2db2ac7deed6f76140c7a1a90209b9">More...</a><br /></td></tr>
<tr class="separator:ga8f2db2ac7deed6f76140c7a1a90209b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada045feb52697309a1af61a650dcb8c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gada045feb52697309a1af61a650dcb8c7">lsm6dso32_pedo_debounce_steps_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gada045feb52697309a1af61a650dcb8c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer debounce configuration register (r/w).[set].  <a href="group___l_s_m6_d_s_o32.html#gada045feb52697309a1af61a650dcb8c7">More...</a><br /></td></tr>
<tr class="separator:gada045feb52697309a1af61a650dcb8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b9a3995a9ce394ba2449d531fc8f70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae1b9a3995a9ce394ba2449d531fc8f70">lsm6dso32_pedo_debounce_steps_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gae1b9a3995a9ce394ba2449d531fc8f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer debounce configuration register (r/w).[get].  <a href="group___l_s_m6_d_s_o32.html#gae1b9a3995a9ce394ba2449d531fc8f70">More...</a><br /></td></tr>
<tr class="separator:gae1b9a3995a9ce394ba2449d531fc8f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cda21a52dad33c6454da87cd1822ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9cda21a52dad33c6454da87cd1822ce6">lsm6dso32_pedo_steps_period_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga9cda21a52dad33c6454da87cd1822ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time period register for step detection on delta time (r/w).[set].  <a href="group___l_s_m6_d_s_o32.html#ga9cda21a52dad33c6454da87cd1822ce6">More...</a><br /></td></tr>
<tr class="separator:ga9cda21a52dad33c6454da87cd1822ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f12c98510068e5d30af3ca1add7773"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga06f12c98510068e5d30af3ca1add7773">lsm6dso32_pedo_steps_period_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga06f12c98510068e5d30af3ca1add7773"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time period register for step detection on delta time (r/w).[get].  <a href="group___l_s_m6_d_s_o32.html#ga06f12c98510068e5d30af3ca1add7773">More...</a><br /></td></tr>
<tr class="separator:ga06f12c98510068e5d30af3ca1add7773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1936c007bcf5dcef5272dd01351e2298"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga1936c007bcf5dcef5272dd01351e2298">lsm6dso32_pedo_int_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_carry_count_en_t val)</td></tr>
<tr class="memdesc:ga1936c007bcf5dcef5272dd01351e2298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when user wants to generate interrupt on count overflow event/every step.[set].  <a href="group___l_s_m6_d_s_o32.html#ga1936c007bcf5dcef5272dd01351e2298">More...</a><br /></td></tr>
<tr class="separator:ga1936c007bcf5dcef5272dd01351e2298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3976d319ff9919d8962e69fe5d62065"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad3976d319ff9919d8962e69fe5d62065">lsm6dso32_pedo_int_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_carry_count_en_t *val)</td></tr>
<tr class="memdesc:gad3976d319ff9919d8962e69fe5d62065"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when user wants to generate interrupt on count overflow event/every step.[get].  <a href="group___l_s_m6_d_s_o32.html#gad3976d319ff9919d8962e69fe5d62065">More...</a><br /></td></tr>
<tr class="separator:gad3976d319ff9919d8962e69fe5d62065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ed38112856cecaa12bf74e304fb593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga54ed38112856cecaa12bf74e304fb593">lsm6dso32_motion_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga54ed38112856cecaa12bf74e304fb593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable significant motion detection function.[set].  <a href="group___l_s_m6_d_s_o32.html#ga54ed38112856cecaa12bf74e304fb593">More...</a><br /></td></tr>
<tr class="separator:ga54ed38112856cecaa12bf74e304fb593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b32190d1e1b717287b8c304e160f79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga71b32190d1e1b717287b8c304e160f79">lsm6dso32_motion_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga71b32190d1e1b717287b8c304e160f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable significant motion detection function.[get].  <a href="group___l_s_m6_d_s_o32.html#ga71b32190d1e1b717287b8c304e160f79">More...</a><br /></td></tr>
<tr class="separator:ga71b32190d1e1b717287b8c304e160f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45421b396ca63d065745c983f92c86e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga45421b396ca63d065745c983f92c86e0">lsm6dso32_motion_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga45421b396ca63d065745c983f92c86e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for significant motion detection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga45421b396ca63d065745c983f92c86e0">More...</a><br /></td></tr>
<tr class="separator:ga45421b396ca63d065745c983f92c86e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ece368f2fc889d53bcaeabc909f286"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa9ece368f2fc889d53bcaeabc909f286">lsm6dso32_tilt_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaa9ece368f2fc889d53bcaeabc909f286"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tilt calculation.[set].  <a href="group___l_s_m6_d_s_o32.html#gaa9ece368f2fc889d53bcaeabc909f286">More...</a><br /></td></tr>
<tr class="separator:gaa9ece368f2fc889d53bcaeabc909f286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1775254e1ef81d55f26eaf0394c9403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae1775254e1ef81d55f26eaf0394c9403">lsm6dso32_tilt_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gae1775254e1ef81d55f26eaf0394c9403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tilt calculation.[get].  <a href="group___l_s_m6_d_s_o32.html#gae1775254e1ef81d55f26eaf0394c9403">More...</a><br /></td></tr>
<tr class="separator:gae1775254e1ef81d55f26eaf0394c9403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb4f4d0130ee50687d0fc39aa4db4f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8fb4f4d0130ee50687d0fc39aa4db4f3">lsm6dso32_tilt_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga8fb4f4d0130ee50687d0fc39aa4db4f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for tilt detection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga8fb4f4d0130ee50687d0fc39aa4db4f3">More...</a><br /></td></tr>
<tr class="separator:ga8fb4f4d0130ee50687d0fc39aa4db4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ec6c0a13e82b825bcc4b2ace4bf849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga40ec6c0a13e82b825bcc4b2ace4bf849">lsm6dso32_mag_sensitivity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga40ec6c0a13e82b825bcc4b2ace4bf849"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer sensitivity value register.[set].  <a href="group___l_s_m6_d_s_o32.html#ga40ec6c0a13e82b825bcc4b2ace4bf849">More...</a><br /></td></tr>
<tr class="separator:ga40ec6c0a13e82b825bcc4b2ace4bf849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d87fed06204a88cc6190b41f09f34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7c5d87fed06204a88cc6190b41f09f34">lsm6dso32_mag_sensitivity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga7c5d87fed06204a88cc6190b41f09f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer sensitivity value register.[get].  <a href="group___l_s_m6_d_s_o32.html#ga7c5d87fed06204a88cc6190b41f09f34">More...</a><br /></td></tr>
<tr class="separator:ga7c5d87fed06204a88cc6190b41f09f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121813f4d101a0d5bfaa11d6336fa2f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga121813f4d101a0d5bfaa11d6336fa2f0">lsm6dso32_mag_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga121813f4d101a0d5bfaa11d6336fa2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for hard-iron compensation register (r/w).[set].  <a href="group___l_s_m6_d_s_o32.html#ga121813f4d101a0d5bfaa11d6336fa2f0">More...</a><br /></td></tr>
<tr class="separator:ga121813f4d101a0d5bfaa11d6336fa2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283a88afd84c003daf3d0f91eb30fa20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga283a88afd84c003daf3d0f91eb30fa20">lsm6dso32_mag_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga283a88afd84c003daf3d0f91eb30fa20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for hard-iron compensation register (r/w).[get].  <a href="group___l_s_m6_d_s_o32.html#ga283a88afd84c003daf3d0f91eb30fa20">More...</a><br /></td></tr>
<tr class="separator:ga283a88afd84c003daf3d0f91eb30fa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcdf6a0dfaa05bfa3dd917ac0121454"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2dcdf6a0dfaa05bfa3dd917ac0121454">lsm6dso32_mag_soft_iron_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga2dcdf6a0dfaa05bfa3dd917ac0121454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft-iron (3x3 symmetric) matrix correction register (r/w). The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).[set].  <a href="group___l_s_m6_d_s_o32.html#ga2dcdf6a0dfaa05bfa3dd917ac0121454">More...</a><br /></td></tr>
<tr class="separator:ga2dcdf6a0dfaa05bfa3dd917ac0121454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958d2b5a6ae448c56edd36b173fad632"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga958d2b5a6ae448c56edd36b173fad632">lsm6dso32_mag_soft_iron_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga958d2b5a6ae448c56edd36b173fad632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft-iron (3x3 symmetric) matrix correction register (r/w). The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits.[get].  <a href="group___l_s_m6_d_s_o32.html#ga958d2b5a6ae448c56edd36b173fad632">More...</a><br /></td></tr>
<tr class="separator:ga958d2b5a6ae448c56edd36b173fad632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e20ac841ec2ad4fd751033bbd499af4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8e20ac841ec2ad4fd751033bbd499af4">lsm6dso32_mag_z_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_mag_z_axis_t val)</td></tr>
<tr class="memdesc:ga8e20ac841ec2ad4fd751033bbd499af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <a href="group___l_s_m6_d_s_o32.html#ga8e20ac841ec2ad4fd751033bbd499af4">More...</a><br /></td></tr>
<tr class="separator:ga8e20ac841ec2ad4fd751033bbd499af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777641630c39342dc485739c8e3c2f82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga777641630c39342dc485739c8e3c2f82">lsm6dso32_mag_z_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_mag_z_axis_t *val)</td></tr>
<tr class="memdesc:ga777641630c39342dc485739c8e3c2f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <a href="group___l_s_m6_d_s_o32.html#ga777641630c39342dc485739c8e3c2f82">More...</a><br /></td></tr>
<tr class="separator:ga777641630c39342dc485739c8e3c2f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7aeb00ef3095a365c92429f5159ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga3bf7aeb00ef3095a365c92429f5159ad">lsm6dso32_mag_y_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_mag_y_axis_t val)</td></tr>
<tr class="memdesc:ga3bf7aeb00ef3095a365c92429f5159ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <a href="group___l_s_m6_d_s_o32.html#ga3bf7aeb00ef3095a365c92429f5159ad">More...</a><br /></td></tr>
<tr class="separator:ga3bf7aeb00ef3095a365c92429f5159ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6982238082d2f76b334c7fada6d10872"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga6982238082d2f76b334c7fada6d10872">lsm6dso32_mag_y_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_mag_y_axis_t *val)</td></tr>
<tr class="memdesc:ga6982238082d2f76b334c7fada6d10872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <a href="group___l_s_m6_d_s_o32.html#ga6982238082d2f76b334c7fada6d10872">More...</a><br /></td></tr>
<tr class="separator:ga6982238082d2f76b334c7fada6d10872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8af2af4af5399211d4dfd5537ea61d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaf8af2af4af5399211d4dfd5537ea61d9">lsm6dso32_mag_x_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_mag_x_axis_t val)</td></tr>
<tr class="memdesc:gaf8af2af4af5399211d4dfd5537ea61d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <a href="group___l_s_m6_d_s_o32.html#gaf8af2af4af5399211d4dfd5537ea61d9">More...</a><br /></td></tr>
<tr class="separator:gaf8af2af4af5399211d4dfd5537ea61d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e67ccaf6bc188d73c2c699ad828ac70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga1e67ccaf6bc188d73c2c699ad828ac70">lsm6dso32_mag_x_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_mag_x_axis_t *val)</td></tr>
<tr class="memdesc:ga1e67ccaf6bc188d73c2c699ad828ac70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <a href="group___l_s_m6_d_s_o32.html#ga1e67ccaf6bc188d73c2c699ad828ac70">More...</a><br /></td></tr>
<tr class="separator:ga1e67ccaf6bc188d73c2c699ad828ac70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e264836ccf07d93fa577e3e10353f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga99e264836ccf07d93fa577e3e10353f3">lsm6dso32_long_cnt_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga99e264836ccf07d93fa577e3e10353f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for FSM long counter timeout interrupt event.[get].  <a href="group___l_s_m6_d_s_o32.html#ga99e264836ccf07d93fa577e3e10353f3">More...</a><br /></td></tr>
<tr class="separator:ga99e264836ccf07d93fa577e3e10353f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga25b7bfa25d74ff01fb6950ab1387063b">lsm6dso32_emb_fsm_en_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine global enable.[set].  <a href="group___l_s_m6_d_s_o32.html#ga25b7bfa25d74ff01fb6950ab1387063b">More...</a><br /></td></tr>
<tr class="separator:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb80a1d341c4b1fbacadb26842db366b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gadb80a1d341c4b1fbacadb26842db366b">lsm6dso32_emb_fsm_en_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gadb80a1d341c4b1fbacadb26842db366b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine global enable.[get].  <a href="group___l_s_m6_d_s_o32.html#gadb80a1d341c4b1fbacadb26842db366b">More...</a><br /></td></tr>
<tr class="separator:gadb80a1d341c4b1fbacadb26842db366b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cc0d8bd8735b65235ed5782b21894f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga24cc0d8bd8735b65235ed5782b21894f">lsm6dso32_fsm_enable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *val)</td></tr>
<tr class="memdesc:ga24cc0d8bd8735b65235ed5782b21894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine enable.[set].  <a href="group___l_s_m6_d_s_o32.html#ga24cc0d8bd8735b65235ed5782b21894f">More...</a><br /></td></tr>
<tr class="separator:ga24cc0d8bd8735b65235ed5782b21894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48eca728d5c2352577add2239a106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab48eca728d5c2352577add2239a106ec">lsm6dso32_fsm_enable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *val)</td></tr>
<tr class="memdesc:gab48eca728d5c2352577add2239a106ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine enable.[get].  <a href="group___l_s_m6_d_s_o32.html#gab48eca728d5c2352577add2239a106ec">More...</a><br /></td></tr>
<tr class="separator:gab48eca728d5c2352577add2239a106ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8832cb51cbb28fced9ca4c29580c31cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8832cb51cbb28fced9ca4c29580c31cd">lsm6dso32_long_cnt_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga8832cb51cbb28fced9ca4c29580c31cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[set].  <a href="group___l_s_m6_d_s_o32.html#ga8832cb51cbb28fced9ca4c29580c31cd">More...</a><br /></td></tr>
<tr class="separator:ga8832cb51cbb28fced9ca4c29580c31cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb3046fbb4552a778b5f33e3f7147a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaaeb3046fbb4552a778b5f33e3f7147a6">lsm6dso32_long_cnt_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gaaeb3046fbb4552a778b5f33e3f7147a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[get].  <a href="group___l_s_m6_d_s_o32.html#gaaeb3046fbb4552a778b5f33e3f7147a6">More...</a><br /></td></tr>
<tr class="separator:gaaeb3046fbb4552a778b5f33e3f7147a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga11382bdb57c1ed6122e1d84b2c94fa66">lsm6dso32_long_clr_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fsm_lc_clr_t val)</td></tr>
<tr class="memdesc:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[set].  <a href="group___l_s_m6_d_s_o32.html#ga11382bdb57c1ed6122e1d84b2c94fa66">More...</a><br /></td></tr>
<tr class="separator:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494a818bd9de0a9f422b18568111468a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga494a818bd9de0a9f422b18568111468a">lsm6dso32_long_clr_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fsm_lc_clr_t *val)</td></tr>
<tr class="memdesc:ga494a818bd9de0a9f422b18568111468a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[get].  <a href="group___l_s_m6_d_s_o32.html#ga494a818bd9de0a9f422b18568111468a">More...</a><br /></td></tr>
<tr class="separator:ga494a818bd9de0a9f422b18568111468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18e9d8ed55b95770fd477829524f698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gac18e9d8ed55b95770fd477829524f698">lsm6dso32_fsm_out_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__fsm__out__t.html">lsm6dso32_fsm_out_t</a> *val)</td></tr>
<tr class="memdesc:gac18e9d8ed55b95770fd477829524f698"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM output registers[get].  <a href="group___l_s_m6_d_s_o32.html#gac18e9d8ed55b95770fd477829524f698">More...</a><br /></td></tr>
<tr class="separator:gac18e9d8ed55b95770fd477829524f698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05180db10499e0a6c832034897ed5ce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga05180db10499e0a6c832034897ed5ce4">lsm6dso32_fsm_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fsm_odr_t val)</td></tr>
<tr class="memdesc:ga05180db10499e0a6c832034897ed5ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[set].  <a href="group___l_s_m6_d_s_o32.html#ga05180db10499e0a6c832034897ed5ce4">More...</a><br /></td></tr>
<tr class="separator:ga05180db10499e0a6c832034897ed5ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477e86c70778c41f599fc4bc99bb620e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga477e86c70778c41f599fc4bc99bb620e">lsm6dso32_fsm_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fsm_odr_t *val)</td></tr>
<tr class="memdesc:ga477e86c70778c41f599fc4bc99bb620e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[get].  <a href="group___l_s_m6_d_s_o32.html#ga477e86c70778c41f599fc4bc99bb620e">More...</a><br /></td></tr>
<tr class="separator:ga477e86c70778c41f599fc4bc99bb620e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e0a7af2d21c77b70864e0db257692c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga53e0a7af2d21c77b70864e0db257692c">lsm6dso32_fsm_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga53e0a7af2d21c77b70864e0db257692c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[set].  <a href="group___l_s_m6_d_s_o32.html#ga53e0a7af2d21c77b70864e0db257692c">More...</a><br /></td></tr>
<tr class="separator:ga53e0a7af2d21c77b70864e0db257692c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7a1eb2693d103c882634d2e5851ea0f7">lsm6dso32_fsm_init_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[get].  <a href="group___l_s_m6_d_s_o32.html#ga7a1eb2693d103c882634d2e5851ea0f7">More...</a><br /></td></tr>
<tr class="separator:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fc44a359be91d64a00307336f86066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga66fc44a359be91d64a00307336f86066">lsm6dso32_long_cnt_int_value_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga66fc44a359be91d64a00307336f86066"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[set].  <a href="group___l_s_m6_d_s_o32.html#ga66fc44a359be91d64a00307336f86066">More...</a><br /></td></tr>
<tr class="separator:ga66fc44a359be91d64a00307336f86066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb8e9a4bcf2c0765d76a9f3b68d81ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9cb8e9a4bcf2c0765d76a9f3b68d81ee">lsm6dso32_long_cnt_int_value_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga9cb8e9a4bcf2c0765d76a9f3b68d81ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[get].  <a href="group___l_s_m6_d_s_o32.html#ga9cb8e9a4bcf2c0765d76a9f3b68d81ee">More...</a><br /></td></tr>
<tr class="separator:ga9cb8e9a4bcf2c0765d76a9f3b68d81ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5a8eb5d3b76334cd284e7d05339ce786">lsm6dso32_fsm_number_of_programs_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[set].  <a href="group___l_s_m6_d_s_o32.html#ga5a8eb5d3b76334cd284e7d05339ce786">More...</a><br /></td></tr>
<tr class="separator:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4d10d59afcdcc14b723573c2f8ab1aeb">lsm6dso32_fsm_number_of_programs_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[get].  <a href="group___l_s_m6_d_s_o32.html#ga4d10d59afcdcc14b723573c2f8ab1aeb">More...</a><br /></td></tr>
<tr class="separator:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0261774bfb8b757c735155235b0ff97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad0261774bfb8b757c735155235b0ff97">lsm6dso32_fsm_start_address_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gad0261774bfb8b757c735155235b0ff97"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[set].  <a href="group___l_s_m6_d_s_o32.html#gad0261774bfb8b757c735155235b0ff97">More...</a><br /></td></tr>
<tr class="separator:gad0261774bfb8b757c735155235b0ff97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4033c686ae7dce4415a854eebb72725a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4033c686ae7dce4415a854eebb72725a">lsm6dso32_fsm_start_address_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga4033c686ae7dce4415a854eebb72725a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[get].  <a href="group___l_s_m6_d_s_o32.html#ga4033c686ae7dce4415a854eebb72725a">More...</a><br /></td></tr>
<tr class="separator:ga4033c686ae7dce4415a854eebb72725a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d1dc66f184c65b9b4158e0928186c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga98d1dc66f184c65b9b4158e0928186c7">lsm6dso32_sh_read_data_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__emb__sh__read__t.html">lsm6dso32_emb_sh_read_t</a> *val)</td></tr>
<tr class="memdesc:ga98d1dc66f184c65b9b4158e0928186c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub output registers.[get].  <a href="group___l_s_m6_d_s_o32.html#ga98d1dc66f184c65b9b4158e0928186c7">More...</a><br /></td></tr>
<tr class="separator:ga98d1dc66f184c65b9b4158e0928186c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636a80bf6d498caa02996b707e472b7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga636a80bf6d498caa02996b707e472b7a">lsm6dso32_sh_slave_connected_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_aux_sens_on_t val)</td></tr>
<tr class="memdesc:ga636a80bf6d498caa02996b707e472b7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of external sensors to be read by the sensor hub.[set].  <a href="group___l_s_m6_d_s_o32.html#ga636a80bf6d498caa02996b707e472b7a">More...</a><br /></td></tr>
<tr class="separator:ga636a80bf6d498caa02996b707e472b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160cad226e567cb29d17c28d42bf023c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga160cad226e567cb29d17c28d42bf023c">lsm6dso32_sh_slave_connected_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_aux_sens_on_t *val)</td></tr>
<tr class="memdesc:ga160cad226e567cb29d17c28d42bf023c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of external sensors to be read by the sensor hub.[get].  <a href="group___l_s_m6_d_s_o32.html#ga160cad226e567cb29d17c28d42bf023c">More...</a><br /></td></tr>
<tr class="separator:ga160cad226e567cb29d17c28d42bf023c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfedeb8ba46d9621a60e278844d9c3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga8dfedeb8ba46d9621a60e278844d9c3b">lsm6dso32_sh_master_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga8dfedeb8ba46d9621a60e278844d9c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub I2C master enable.[set].  <a href="group___l_s_m6_d_s_o32.html#ga8dfedeb8ba46d9621a60e278844d9c3b">More...</a><br /></td></tr>
<tr class="separator:ga8dfedeb8ba46d9621a60e278844d9c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18045bad2c6c4aa835ffcc769f913ad3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga18045bad2c6c4aa835ffcc769f913ad3">lsm6dso32_sh_master_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga18045bad2c6c4aa835ffcc769f913ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub I2C master enable.[get].  <a href="group___l_s_m6_d_s_o32.html#ga18045bad2c6c4aa835ffcc769f913ad3">More...</a><br /></td></tr>
<tr class="separator:ga18045bad2c6c4aa835ffcc769f913ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc081f9911acb20e00ceaf46458234d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gadc081f9911acb20e00ceaf46458234d1">lsm6dso32_sh_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_shub_pu_en_t val)</td></tr>
<tr class="memdesc:gadc081f9911acb20e00ceaf46458234d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master I2C pull-up enable.[set].  <a href="group___l_s_m6_d_s_o32.html#gadc081f9911acb20e00ceaf46458234d1">More...</a><br /></td></tr>
<tr class="separator:gadc081f9911acb20e00ceaf46458234d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d76a35165677fd6776e6d959806683"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga15d76a35165677fd6776e6d959806683">lsm6dso32_sh_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_shub_pu_en_t *val)</td></tr>
<tr class="memdesc:ga15d76a35165677fd6776e6d959806683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master I2C pull-up enable.[get].  <a href="group___l_s_m6_d_s_o32.html#ga15d76a35165677fd6776e6d959806683">More...</a><br /></td></tr>
<tr class="separator:ga15d76a35165677fd6776e6d959806683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2118c6b14d894fddb060a6e4e54bd4a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2118c6b14d894fddb060a6e4e54bd4a7">lsm6dso32_sh_pass_through_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga2118c6b14d894fddb060a6e4e54bd4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface pass-through.[set].  <a href="group___l_s_m6_d_s_o32.html#ga2118c6b14d894fddb060a6e4e54bd4a7">More...</a><br /></td></tr>
<tr class="separator:ga2118c6b14d894fddb060a6e4e54bd4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dabea1cfb025de8f2548eeae1b8a991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga6dabea1cfb025de8f2548eeae1b8a991">lsm6dso32_sh_pass_through_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga6dabea1cfb025de8f2548eeae1b8a991"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface pass-through.[get].  <a href="group___l_s_m6_d_s_o32.html#ga6dabea1cfb025de8f2548eeae1b8a991">More...</a><br /></td></tr>
<tr class="separator:ga6dabea1cfb025de8f2548eeae1b8a991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b2a515925e686aef431ec93e886de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga12b2a515925e686aef431ec93e886de0">lsm6dso32_sh_syncro_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_start_config_t val)</td></tr>
<tr class="memdesc:ga12b2a515925e686aef431ec93e886de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub trigger signal selection.[set].  <a href="group___l_s_m6_d_s_o32.html#ga12b2a515925e686aef431ec93e886de0">More...</a><br /></td></tr>
<tr class="separator:ga12b2a515925e686aef431ec93e886de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d24e28ac8c3911eccf782333a2330d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7d24e28ac8c3911eccf782333a2330d3">lsm6dso32_sh_syncro_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_start_config_t *val)</td></tr>
<tr class="memdesc:ga7d24e28ac8c3911eccf782333a2330d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub trigger signal selection.[get].  <a href="group___l_s_m6_d_s_o32.html#ga7d24e28ac8c3911eccf782333a2330d3">More...</a><br /></td></tr>
<tr class="separator:ga7d24e28ac8c3911eccf782333a2330d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254cdf8d93c0261e8ca2e0d65dc67b7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga254cdf8d93c0261e8ca2e0d65dc67b7f">lsm6dso32_sh_write_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_write_once_t val)</td></tr>
<tr class="memdesc:ga254cdf8d93c0261e8ca2e0d65dc67b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave 0 write operation is performed only at the first sensor hub cycle.[set].  <a href="group___l_s_m6_d_s_o32.html#ga254cdf8d93c0261e8ca2e0d65dc67b7f">More...</a><br /></td></tr>
<tr class="separator:ga254cdf8d93c0261e8ca2e0d65dc67b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9061f7b9c27f94959e6251c8de10954e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9061f7b9c27f94959e6251c8de10954e">lsm6dso32_sh_write_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_write_once_t *val)</td></tr>
<tr class="memdesc:ga9061f7b9c27f94959e6251c8de10954e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave 0 write operation is performed only at the first sensor hub cycle.[get].  <a href="group___l_s_m6_d_s_o32.html#ga9061f7b9c27f94959e6251c8de10954e">More...</a><br /></td></tr>
<tr class="separator:ga9061f7b9c27f94959e6251c8de10954e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0f6c5bb8488c7aac10d1c2b7de17eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9c0f6c5bb8488c7aac10d1c2b7de17eb">lsm6dso32_sh_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx)</td></tr>
<tr class="memdesc:ga9c0f6c5bb8488c7aac10d1c2b7de17eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Master logic and output registers.[set].  <a href="group___l_s_m6_d_s_o32.html#ga9c0f6c5bb8488c7aac10d1c2b7de17eb">More...</a><br /></td></tr>
<tr class="separator:ga9c0f6c5bb8488c7aac10d1c2b7de17eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a56c0af452dccd5fddf03965d5c2d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga99a56c0af452dccd5fddf03965d5c2d3">lsm6dso32_sh_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga99a56c0af452dccd5fddf03965d5c2d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Master logic and output registers.[get].  <a href="group___l_s_m6_d_s_o32.html#ga99a56c0af452dccd5fddf03965d5c2d3">More...</a><br /></td></tr>
<tr class="separator:ga99a56c0af452dccd5fddf03965d5c2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1007e60c4d7956ee18c43c655726db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga0b1007e60c4d7956ee18c43c655726db">lsm6dso32_sh_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_shub_odr_t val)</td></tr>
<tr class="memdesc:ga0b1007e60c4d7956ee18c43c655726db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rate at which the master communicates.[set].  <a href="group___l_s_m6_d_s_o32.html#ga0b1007e60c4d7956ee18c43c655726db">More...</a><br /></td></tr>
<tr class="separator:ga0b1007e60c4d7956ee18c43c655726db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03902c7ed6faf8694a4939a30be8e3b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga03902c7ed6faf8694a4939a30be8e3b8">lsm6dso32_sh_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_shub_odr_t *val)</td></tr>
<tr class="memdesc:ga03902c7ed6faf8694a4939a30be8e3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rate at which the master communicates.[get].  <a href="group___l_s_m6_d_s_o32.html#ga03902c7ed6faf8694a4939a30be8e3b8">More...</a><br /></td></tr>
<tr class="separator:ga03902c7ed6faf8694a4939a30be8e3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437297e16e00798f01545a69cd3a4f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga437297e16e00798f01545a69cd3a4f5e">lsm6dso32_sh_cfg_write</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__write__t.html">lsm6dso32_sh_cfg_write_t</a> *val)</td></tr>
<tr class="memdesc:ga437297e16e00798f01545a69cd3a4f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write.[set].  <a href="group___l_s_m6_d_s_o32.html#ga437297e16e00798f01545a69cd3a4f5e">More...</a><br /></td></tr>
<tr class="separator:ga437297e16e00798f01545a69cd3a4f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6786ce3212e9adb0b5970c2bd8ed1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gadd6786ce3212e9adb0b5970c2bd8ed1d">lsm6dso32_sh_slv0_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:gadd6786ce3212e9adb0b5970c2bd8ed1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a read.[set].  <a href="group___l_s_m6_d_s_o32.html#gadd6786ce3212e9adb0b5970c2bd8ed1d">More...</a><br /></td></tr>
<tr class="separator:gadd6786ce3212e9adb0b5970c2bd8ed1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32286e2efeb98073c70c0b437de28869"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga32286e2efeb98073c70c0b437de28869">lsm6dso32_sh_slv1_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga32286e2efeb98073c70c0b437de28869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <a href="group___l_s_m6_d_s_o32.html#ga32286e2efeb98073c70c0b437de28869">More...</a><br /></td></tr>
<tr class="separator:ga32286e2efeb98073c70c0b437de28869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e343a7932d1cff630cd9f61a34d4dc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga3e343a7932d1cff630cd9f61a34d4dc6">lsm6dso32_sh_slv2_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga3e343a7932d1cff630cd9f61a34d4dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <a href="group___l_s_m6_d_s_o32.html#ga3e343a7932d1cff630cd9f61a34d4dc6">More...</a><br /></td></tr>
<tr class="separator:ga3e343a7932d1cff630cd9f61a34d4dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30b3da44e2ffbddfd07b1f96063300d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaf30b3da44e2ffbddfd07b1f96063300d">lsm6dso32_sh_slv3_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:gaf30b3da44e2ffbddfd07b1f96063300d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <a href="group___l_s_m6_d_s_o32.html#gaf30b3da44e2ffbddfd07b1f96063300d">More...</a><br /></td></tr>
<tr class="separator:gaf30b3da44e2ffbddfd07b1f96063300d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7548f1eff4f285452bd8a33547976850"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7548f1eff4f285452bd8a33547976850">lsm6dso32_sh_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__status__master__t.html">lsm6dso32_status_master_t</a> *val)</td></tr>
<tr class="memdesc:ga7548f1eff4f285452bd8a33547976850"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub source register.[get].  <a href="group___l_s_m6_d_s_o32.html#ga7548f1eff4f285452bd8a33547976850">More...</a><br /></td></tr>
<tr class="separator:ga7548f1eff4f285452bd8a33547976850"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >This file provides a set of functions needed to drive the lsm6dso32 enhanced inertial module. </p>
<p >This section groups all the functions concerning main serial interface management (not auxiliary)</p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gad9c5f6ea3e1e29ecb1c881a2ab3f8242" name="gad9c5f6ea3e1e29ecb1c881a2ab3f8242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9c5f6ea3e1e29ecb1c881a2ab3f8242">&#9670;&nbsp;</a></span>lsm6dso32_4d_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_4d_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4D orientation detection enable.[get] </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of d4d_en in reg TAP_THS_6D </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac75989d916d8dd8656b6141311ebfb83" name="gac75989d916d8dd8656b6141311ebfb83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac75989d916d8dd8656b6141311ebfb83">&#9670;&nbsp;</a></span>lsm6dso32_4d_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_4d_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4D orientation detection enable.[set] </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of d4d_en in reg TAP_THS_6D </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9374a98fad202b086d46fb8d250374d3" name="ga9374a98fad202b086d46fb8d250374d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9374a98fad202b086d46fb8d250374d3">&#9670;&nbsp;</a></span>lsm6dso32_6d_threshold_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_6d_threshold_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_sixd_ths_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold for 4D/6D function.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of sixd_ths in reg TAP_THS_6D </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3824345c82745dcf5dc50e8cc84a36dc" name="ga3824345c82745dcf5dc50e8cc84a36dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3824345c82745dcf5dc50e8cc84a36dc">&#9670;&nbsp;</a></span>lsm6dso32_6d_threshold_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_6d_threshold_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_sixd_ths_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold for 4D/6D function.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sixd_ths in reg TAP_THS_6D </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa9099e54111fb3eb736cd3feb3394f40" name="gaa9099e54111fb3eb736cd3feb3394f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9099e54111fb3eb736cd3feb3394f40">&#9670;&nbsp;</a></span>lsm6dso32_acceleration_raw_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_acceleration_raw_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Linear acceleration output register. The value is expressed as a 16-bit word in twos complement.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga061e316ebcbc94e246f59094ca02ac82" name="ga061e316ebcbc94e246f59094ca02ac82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga061e316ebcbc94e246f59094ca02ac82">&#9670;&nbsp;</a></span>lsm6dso32_act_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_act_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_inact_en_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable inactivity function.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of inact_en in reg TAP_CFG2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga59fd3046e14f268fb8b9490769ff126f" name="ga59fd3046e14f268fb8b9490769ff126f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59fd3046e14f268fb8b9490769ff126f">&#9670;&nbsp;</a></span>lsm6dso32_act_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_act_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_inact_en_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable inactivity function.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of inact_en in reg TAP_CFG2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5be5cccebf009c1abc45754c8481bce9" name="ga5be5cccebf009c1abc45754c8481bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be5cccebf009c1abc45754c8481bce9">&#9670;&nbsp;</a></span>lsm6dso32_act_pin_notification_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_act_pin_notification_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_sleep_status_on_int_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Drives the sleep status instead of sleep change on INT pins (only if INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of sleep_status_on_int in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga791b9f99a924ccc03c6bd878a7f07660" name="ga791b9f99a924ccc03c6bd878a7f07660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga791b9f99a924ccc03c6bd878a7f07660">&#9670;&nbsp;</a></span>lsm6dso32_act_pin_notification_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_act_pin_notification_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_sleep_status_on_int_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Drives the sleep status instead of sleep change on INT pins (only if INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sleep_status_on_int in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5628f67d7fe4a929adf5ff288440c0c4" name="ga5628f67d7fe4a929adf5ff288440c0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5628f67d7fe4a929adf5ff288440c0c4">&#9670;&nbsp;</a></span>lsm6dso32_act_sleep_dur_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_act_sleep_dur_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Duration to go in sleep mode.[get] 1 LSb = 512 / ODR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sleep_dur in reg WAKE_UP_DUR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadf5238c7c095907ddea9543fd5546a8d" name="gadf5238c7c095907ddea9543fd5546a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf5238c7c095907ddea9543fd5546a8d">&#9670;&nbsp;</a></span>lsm6dso32_act_sleep_dur_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_act_sleep_dur_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Duration to go in sleep mode.[set] 1 LSb = 512 / ODR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sleep_dur in reg WAKE_UP_DUR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacc381762ad395701b45709aa4849ef6d" name="gacc381762ad395701b45709aa4849ef6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc381762ad395701b45709aa4849ef6d">&#9670;&nbsp;</a></span>lsm6dso32_all_on_int1_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_all_on_int1_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All interrupt signals become available on INT1 pin.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of int2_on_int1 in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaddc4b8c7c4f705be7baebecd61ae2ab3" name="gaddc4b8c7c4f705be7baebecd61ae2ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc4b8c7c4f705be7baebecd61ae2ab3">&#9670;&nbsp;</a></span>lsm6dso32_all_on_int1_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_all_on_int1_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All interrupt signals become available on INT1 pin.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of int2_on_int1 in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga93c3f8a721a7e705b71e55ca8bad0689" name="ga93c3f8a721a7e705b71e55ca8bad0689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93c3f8a721a7e705b71e55ca8bad0689">&#9670;&nbsp;</a></span>lsm6dso32_all_sources_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_all_sources_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__all__sources__t.html">lsm6dso32_all_sources_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read all the interrupt flag of the device.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>registers ALL_INT_SRC; WAKE_UP_SRC; TAP_SRC; D6D_SRC; STATUS_REG; EMB_FUNC_STATUS; FSM_STATUS_A/B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa7653536458a75abe119ea52c7a11812" name="gaa7653536458a75abe119ea52c7a11812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7653536458a75abe119ea52c7a11812">&#9670;&nbsp;</a></span>lsm6dso32_angular_rate_raw_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_angular_rate_raw_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Angular rate sensor. The value is expressed as a 16-bit word in twos complement.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9def5b875c5921034fcf3234f64aea91" name="ga9def5b875c5921034fcf3234f64aea91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9def5b875c5921034fcf3234f64aea91">&#9670;&nbsp;</a></span>lsm6dso32_auto_increment_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_auto_increment_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register address automatically incremented during a multiple byte access with a serial interface.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of if_inc in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab99a50057babb888d89599d2162b5040" name="gab99a50057babb888d89599d2162b5040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab99a50057babb888d89599d2162b5040">&#9670;&nbsp;</a></span>lsm6dso32_auto_increment_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_auto_increment_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register address automatically incremented during a multiple byte access with a serial interface.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of if_inc in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5bc392afaea26dcca450b5779c5c63fe" name="ga5bc392afaea26dcca450b5779c5c63fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bc392afaea26dcca450b5779c5c63fe">&#9670;&nbsp;</a></span>lsm6dso32_batch_counter_threshold_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_batch_counter_threshold_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Batch data rate counter.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of cnt_bdr_th in reg COUNTER_BDR_REG2 and COUNTER_BDR_REG1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0d49964e007073dd0718633b920f6f33" name="ga0d49964e007073dd0718633b920f6f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d49964e007073dd0718633b920f6f33">&#9670;&nbsp;</a></span>lsm6dso32_batch_counter_threshold_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_batch_counter_threshold_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Batch data rate counter.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of cnt_bdr_th in reg COUNTER_BDR_REG2 and COUNTER_BDR_REG1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacdbf783b21755c13b0360cc71b5e423f" name="gacdbf783b21755c13b0360cc71b5e423f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdbf783b21755c13b0360cc71b5e423f">&#9670;&nbsp;</a></span>lsm6dso32_block_data_update_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_block_data_update_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Block data update.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of bdu in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga30512a87983b4e5a07558e4303b2d275" name="ga30512a87983b4e5a07558e4303b2d275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30512a87983b4e5a07558e4303b2d275">&#9670;&nbsp;</a></span>lsm6dso32_block_data_update_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_block_data_update_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Block data update.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of bdu in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga74b97fef86103f0a73aebe451b18c973" name="ga74b97fef86103f0a73aebe451b18c973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74b97fef86103f0a73aebe451b18c973">&#9670;&nbsp;</a></span>lsm6dso32_boot_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_boot_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reboot memory content. Reload the calibration parameters.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of boot in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa1fdf93fb72c7cec70d7b20865f2fb4c" name="gaa1fdf93fb72c7cec70d7b20865f2fb4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1fdf93fb72c7cec70d7b20865f2fb4c">&#9670;&nbsp;</a></span>lsm6dso32_boot_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_boot_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reboot memory content. Reload the calibration parameters.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of boot in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac7cab541ac98eed01c548347749a2cd4" name="gac7cab541ac98eed01c548347749a2cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7cab541ac98eed01c548347749a2cd4">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_uncoptr_rate_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable and configure compression algo.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of uncoptr_rate in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gada106a60f09bb26ede9efbe60635fdc8" name="gada106a60f09bb26ede9efbe60635fdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada106a60f09bb26ede9efbe60635fdc8">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_init_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_init_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO compression feature initialization request [get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of FIFO_COMPR_INIT in reg EMB_FUNC_INIT_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad2530faf8fd363a7e7d31bf83e3d415c" name="gad2530faf8fd363a7e7d31bf83e3d415c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2530faf8fd363a7e7d31bf83e3d415c">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_init_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_init_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO compression feature initialization request [set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of FIFO_COMPR_INIT in reg EMB_FUNC_INIT_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga536ff0c4991647b047ae7875dab787dc" name="ga536ff0c4991647b047ae7875dab787dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga536ff0c4991647b047ae7875dab787dc">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_real_time_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_real_time_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables/Disables compression algorithm runtime.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_compr_rt_en in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ec3271d5c15a8947d383fbb1967c2fa" name="ga2ec3271d5c15a8947d383fbb1967c2fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec3271d5c15a8947d383fbb1967c2fa">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_real_time_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_real_time_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables/Disables compression algorithm runtime.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_compr_rt_en in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga22faf1643b94fde7c9e27d951a7ac80d" name="ga22faf1643b94fde7c9e27d951a7ac80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22faf1643b94fde7c9e27d951a7ac80d">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_uncoptr_rate_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable and configure compression algo.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of uncoptr_rate in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga931fedfcf1345b729b73102d776346b9" name="ga931fedfcf1345b729b73102d776346b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga931fedfcf1345b729b73102d776346b9">&#9670;&nbsp;</a></span>lsm6dso32_data_ready_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_data_ready_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_dataready_pulsed_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data-ready pulsed / letched mode.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of dataready_pulsed in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga76c3d444715005f00353488620e7c570" name="ga76c3d444715005f00353488620e7c570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76c3d444715005f00353488620e7c570">&#9670;&nbsp;</a></span>lsm6dso32_data_ready_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_data_ready_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_dataready_pulsed_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data-ready pulsed / letched mode.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of dataready_pulsed in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga65a16b91c20c3979349746551ead610b" name="ga65a16b91c20c3979349746551ead610b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a16b91c20c3979349746551ead610b">&#9670;&nbsp;</a></span>lsm6dso32_den_enable_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_enable_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_den_xl_g_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of den_xl_g in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaed991147546c0c7f0767e467aa64a0b1" name="gaed991147546c0c7f0767e467aa64a0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed991147546c0c7f0767e467aa64a0b1">&#9670;&nbsp;</a></span>lsm6dso32_den_enable_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_enable_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_den_xl_g_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_xl_g in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaadf84b58438b5aa22538dd7ea3139cf9" name="gaadf84b58438b5aa22538dd7ea3139cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadf84b58438b5aa22538dd7ea3139cf9">&#9670;&nbsp;</a></span>lsm6dso32_den_mark_axis_x_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_mark_axis_x_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN value stored in LSB of X-axis.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_z in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1af307ff6324ca54f619a12df7ee02c1" name="ga1af307ff6324ca54f619a12df7ee02c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1af307ff6324ca54f619a12df7ee02c1">&#9670;&nbsp;</a></span>lsm6dso32_den_mark_axis_x_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_mark_axis_x_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN value stored in LSB of X-axis.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_z in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac36bed04c706ce9920735c86261eaa43" name="gac36bed04c706ce9920735c86261eaa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac36bed04c706ce9920735c86261eaa43">&#9670;&nbsp;</a></span>lsm6dso32_den_mark_axis_y_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_mark_axis_y_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN value stored in LSB of Y-axis.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_y in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4e997554f5ce0913b8ff67239023411a" name="ga4e997554f5ce0913b8ff67239023411a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e997554f5ce0913b8ff67239023411a">&#9670;&nbsp;</a></span>lsm6dso32_den_mark_axis_y_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_mark_axis_y_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN value stored in LSB of Y-axis.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_y in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga32f6ee3190f948d4c102ce0b437a90bc" name="ga32f6ee3190f948d4c102ce0b437a90bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32f6ee3190f948d4c102ce0b437a90bc">&#9670;&nbsp;</a></span>lsm6dso32_den_mark_axis_z_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_mark_axis_z_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN value stored in LSB of Z-axis.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_x in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf8fcf5bca079e9aaf1eac061e2e0f9fd" name="gaf8fcf5bca079e9aaf1eac061e2e0f9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8fcf5bca079e9aaf1eac061e2e0f9fd">&#9670;&nbsp;</a></span>lsm6dso32_den_mark_axis_z_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_mark_axis_z_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN value stored in LSB of Z-axis.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_x in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga55b13182c23726b47b52fbaeaee2ccd0" name="ga55b13182c23726b47b52fbaeaee2ccd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b13182c23726b47b52fbaeaee2ccd0">&#9670;&nbsp;</a></span>lsm6dso32_den_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_den_mode_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN functionality marking mode.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of den_mode in reg CTRL6_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2f7857ad9ccd11e7fde9ebf089b7b71d" name="ga2f7857ad9ccd11e7fde9ebf089b7b71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f7857ad9ccd11e7fde9ebf089b7b71d">&#9670;&nbsp;</a></span>lsm6dso32_den_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_den_mode_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN functionality marking mode.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_mode in reg CTRL6_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeb5a01856cfbc1a886060aed66aea100" name="gaeb5a01856cfbc1a886060aed66aea100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5a01856cfbc1a886060aed66aea100">&#9670;&nbsp;</a></span>lsm6dso32_den_polarity_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_polarity_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_den_lh_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN active level configuration.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of den_lh in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf42bcce74d4d30088b24b5a8e72aaec1" name="gaf42bcce74d4d30088b24b5a8e72aaec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf42bcce74d4d30088b24b5a8e72aaec1">&#9670;&nbsp;</a></span>lsm6dso32_den_polarity_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_den_polarity_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_den_lh_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEN active level configuration.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of den_lh in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa4e742d20c530d462bad81bab6c714e4" name="gaa4e742d20c530d462bad81bab6c714e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4e742d20c530d462bad81bab6c714e4">&#9670;&nbsp;</a></span>lsm6dso32_device_id_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_device_id_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device "Who am I".[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadb80a1d341c4b1fbacadb26842db366b" name="gadb80a1d341c4b1fbacadb26842db366b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb80a1d341c4b1fbacadb26842db366b">&#9670;&nbsp;</a></span>lsm6dso32_emb_fsm_en_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_emb_fsm_en_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Final State Machine global enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">uint8_t</td><td>*: return the values of fsm_en in reg EMB_FUNC_EN_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga25b7bfa25d74ff01fb6950ab1387063b" name="ga25b7bfa25d74ff01fb6950ab1387063b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b7bfa25d74ff01fb6950ab1387063b">&#9670;&nbsp;</a></span>lsm6dso32_emb_fsm_en_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_emb_fsm_en_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Final State Machine global enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_en in reg EMB_FUNC_EN_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2868238d0711af5471840e5ae91f53ef" name="ga2868238d0711af5471840e5ae91f53ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2868238d0711af5471840e5ae91f53ef">&#9670;&nbsp;</a></span>lsm6dso32_ff_dur_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_ff_dur_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free-fall duration event.[get] 1LSb = 1 / ODR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of ff_dur in reg FREE_FALL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga45f894644e606956fb53e31a5051ede9" name="ga45f894644e606956fb53e31a5051ede9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45f894644e606956fb53e31a5051ede9">&#9670;&nbsp;</a></span>lsm6dso32_ff_dur_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_ff_dur_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free-fall duration event.[set] 1LSb = 1 / ODR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of ff_dur in reg FREE_FALL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaae8720c431c058cc344dc91a4b0960e6" name="gaae8720c431c058cc344dc91a4b0960e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8720c431c058cc344dc91a4b0960e6">&#9670;&nbsp;</a></span>lsm6dso32_ff_threshold_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_ff_threshold_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_ff_ths_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free fall threshold setting.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of ff_ths in reg FREE_FALL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4b86af4ec4dff922b3d5f626f18be400" name="ga4b86af4ec4dff922b3d5f626f18be400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b86af4ec4dff922b3d5f626f18be400">&#9670;&nbsp;</a></span>lsm6dso32_ff_threshold_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_ff_threshold_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_ff_ths_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free fall threshold setting.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of ff_ths in reg FREE_FALL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacd351b2573243322f8e174ffd2892659" name="gacd351b2573243322f8e174ffd2892659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd351b2573243322f8e174ffd2892659">&#9670;&nbsp;</a></span>lsm6dso32_fifo_cnt_event_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_cnt_event_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_trig_counter_bdr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the trigger for the internal counter of batching events between XL and gyro.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of trig_counter_bdr in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae0dd66493dd7fd05ea03cbc1a7e85b26" name="gae0dd66493dd7fd05ea03cbc1a7e85b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0dd66493dd7fd05ea03cbc1a7e85b26">&#9670;&nbsp;</a></span>lsm6dso32_fifo_cnt_event_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_cnt_event_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_trig_counter_bdr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the trigger for the internal counter of batching events between XL and gyro.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of trig_counter_bdr in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga438c9d57087e77476a0c3dccfe82d061" name="ga438c9d57087e77476a0c3dccfe82d061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga438c9d57087e77476a0c3dccfe82d061">&#9670;&nbsp;</a></span>lsm6dso32_fifo_data_level_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_data_level_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of unread sensor data(TAG + 6 bytes) stored in FIFO.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of diff_fifo in reg FIFO_STATUS1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae833f30dabdc466eda2f6de3572567fb" name="gae833f30dabdc466eda2f6de3572567fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae833f30dabdc466eda2f6de3572567fb">&#9670;&nbsp;</a></span>lsm6dso32_fifo_full_flag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_full_flag_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smart FIFO full status.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_full_ia in reg FIFO_STATUS2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2520dc9e0a1718307dd2dc40f426836e" name="ga2520dc9e0a1718307dd2dc40f426836e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2520dc9e0a1718307dd2dc40f426836e">&#9670;&nbsp;</a></span>lsm6dso32_fifo_gy_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_gy_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_bdr_gy_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of bdr_gy in reg FIFO_CTRL3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacca0e3ee21b04b8f6fc2245f69bf9150" name="gacca0e3ee21b04b8f6fc2245f69bf9150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacca0e3ee21b04b8f6fc2245f69bf9150">&#9670;&nbsp;</a></span>lsm6dso32_fifo_gy_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_gy_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_bdr_gy_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of bdr_gy in reg FIFO_CTRL3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac17290ac1f6610de65df52fb91c6cbe3" name="gac17290ac1f6610de65df52fb91c6cbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac17290ac1f6610de65df52fb91c6cbe3">&#9670;&nbsp;</a></span>lsm6dso32_fifo_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fifo_mode_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO mode selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fifo_mode in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9badb71155858e51c48c9082b8e5e97a" name="ga9badb71155858e51c48c9082b8e5e97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9badb71155858e51c48c9082b8e5e97a">&#9670;&nbsp;</a></span>lsm6dso32_fifo_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fifo_mode_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO mode selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_mode in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab41f053540cce14dcd872b539a848e7d" name="gab41f053540cce14dcd872b539a848e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab41f053540cce14dcd872b539a848e7d">&#9670;&nbsp;</a></span>lsm6dso32_fifo_out_raw_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_out_raw_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO data output [get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga41fa48489f72136b6c91c5f346603909" name="ga41fa48489f72136b6c91c5f346603909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41fa48489f72136b6c91c5f346603909">&#9670;&nbsp;</a></span>lsm6dso32_fifo_ovr_flag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_ovr_flag_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO overrun status.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_over_run_latched in reg FIFO_STATUS2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa282b25443ca8a669f173c995f851438" name="gaa282b25443ca8a669f173c995f851438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa282b25443ca8a669f173c995f851438">&#9670;&nbsp;</a></span>lsm6dso32_fifo_pedo_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_pedo_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching of pedometer embedded function values.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of pedo_fifo_en in reg LSM6DSO32_EMB_FUNC_FIFO_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga10cecc86e648e0832cdcf59e7f906d60" name="ga10cecc86e648e0832cdcf59e7f906d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cecc86e648e0832cdcf59e7f906d60">&#9670;&nbsp;</a></span>lsm6dso32_fifo_pedo_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_pedo_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>: Enable FIFO batching of pedometer embedded function values.[set] </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of gbias_fifo_en in reg LSM6DSO32_EMB_FUNC_FIFO_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9ce4400710cdf6e1ba04667fb42dd6f3" name="ga9ce4400710cdf6e1ba04667fb42dd6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ce4400710cdf6e1ba04667fb42dd6f3">&#9670;&nbsp;</a></span>lsm6dso32_fifo_sensor_tag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_sensor_tag_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fifo_tag_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Identifies the sensor in FIFO_DATA_OUT.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tag_sensor in reg FIFO_DATA_OUT_TAG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabe3929e021512d61315c7eff37050526" name="gabe3929e021512d61315c7eff37050526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe3929e021512d61315c7eff37050526">&#9670;&nbsp;</a></span>lsm6dso32_fifo_status_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_status_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__fifo__status2__t.html">lsm6dso32_fifo_status2_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO status.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>registers FIFO_STATUS2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacd7e245b31ea1c6c43ea289602b2f216" name="gacd7e245b31ea1c6c43ea289602b2f216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd7e245b31ea1c6c43ea289602b2f216">&#9670;&nbsp;</a></span>lsm6dso32_fifo_stop_on_wtm_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_stop_on_wtm_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensing chain FIFO stop values memorization at threshold level.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of stop_on_wtm in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae041c2b2dad2ca4479b02337991edaaf" name="gae041c2b2dad2ca4479b02337991edaaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae041c2b2dad2ca4479b02337991edaaf">&#9670;&nbsp;</a></span>lsm6dso32_fifo_stop_on_wtm_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_stop_on_wtm_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensing chain FIFO stop values memorization at threshold level.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of stop_on_wtm in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafb4b9cce785e8e8922bc9fcde4d08d76" name="gafb4b9cce785e8e8922bc9fcde4d08d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4b9cce785e8e8922bc9fcde4d08d76">&#9670;&nbsp;</a></span>lsm6dso32_fifo_temp_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_temp_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_t_batch_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of odr_t_batch in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4ca001de4754a5ad7e8a8eacb2ec3f47" name="ga4ca001de4754a5ad7e8a8eacb2ec3f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca001de4754a5ad7e8a8eacb2ec3f47">&#9670;&nbsp;</a></span>lsm6dso32_fifo_temp_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_temp_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_t_batch_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odr_t_batch in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1dd0bbd6b3238e97a52e9be5e97e9c4" name="gac1dd0bbd6b3238e97a52e9be5e97e9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1dd0bbd6b3238e97a52e9be5e97e9c4">&#9670;&nbsp;</a></span>lsm6dso32_fifo_timestamp_decimation_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_timestamp_decimation_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_ts_batch_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of odr_ts_batch in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3c229474f184fa203d62977fa724f36" name="gad3c229474f184fa203d62977fa724f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3c229474f184fa203d62977fa724f36">&#9670;&nbsp;</a></span>lsm6dso32_fifo_timestamp_decimation_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_timestamp_decimation_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_ts_batch_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odr_ts_batch in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0000e08c1473ac8b721efbe88774629" name="gad0000e08c1473ac8b721efbe88774629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0000e08c1473ac8b721efbe88774629">&#9670;&nbsp;</a></span>lsm6dso32_fifo_virtual_sens_odr_chg_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_virtual_sens_odr_chg_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables ODR CHANGE virtual sensor to be batched in FIFO.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odrchg_en in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga47bd98c25c875d52e070e2f3530c0159" name="ga47bd98c25c875d52e070e2f3530c0159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47bd98c25c875d52e070e2f3530c0159">&#9670;&nbsp;</a></span>lsm6dso32_fifo_virtual_sens_odr_chg_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_virtual_sens_odr_chg_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables ODR CHANGE virtual sensor to be batched in FIFO.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odrchg_en in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga80428797213c5c1d98a06748153c5669" name="ga80428797213c5c1d98a06748153c5669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80428797213c5c1d98a06748153c5669">&#9670;&nbsp;</a></span>lsm6dso32_fifo_watermark_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_watermark_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO watermark level selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wtm in reg FIFO_CTRL1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae57b9e4d815991403675a7c0e7dae3e2" name="gae57b9e4d815991403675a7c0e7dae3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae57b9e4d815991403675a7c0e7dae3e2">&#9670;&nbsp;</a></span>lsm6dso32_fifo_watermark_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_watermark_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO watermark level selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wtm in reg FIFO_CTRL1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad264897b5c3653ef82b711d0fc08bed2" name="gad264897b5c3653ef82b711d0fc08bed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad264897b5c3653ef82b711d0fc08bed2">&#9670;&nbsp;</a></span>lsm6dso32_fifo_wtm_flag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_wtm_flag_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO watermark status.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_wtm_ia in reg FIFO_STATUS2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8f06e756ece7144d4f79f4afb8c31f7a" name="ga8f06e756ece7144d4f79f4afb8c31f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f06e756ece7144d4f79f4afb8c31f7a">&#9670;&nbsp;</a></span>lsm6dso32_fifo_xl_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_xl_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_bdr_xl_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of bdr_xl in reg FIFO_CTRL3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga34ed9ab2ac419da6c8226a9d91a318a5" name="ga34ed9ab2ac419da6c8226a9d91a318a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34ed9ab2ac419da6c8226a9d91a318a5">&#9670;&nbsp;</a></span>lsm6dso32_fifo_xl_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_xl_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_bdr_xl_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of bdr_xl in reg FIFO_CTRL3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga94d4a4b2aacd73abb8347b349c989cf7" name="ga94d4a4b2aacd73abb8347b349c989cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d4a4b2aacd73abb8347b349c989cf7">&#9670;&nbsp;</a></span>lsm6dso32_filter_settling_mask_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_filter_settling_mask_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of drdy_mask in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacad07b896e4636588e467989ca3920b6" name="gacad07b896e4636588e467989ca3920b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad07b896e4636588e467989ca3920b6">&#9670;&nbsp;</a></span>lsm6dso32_filter_settling_mask_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_filter_settling_mask_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of drdy_mask in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga477e86c70778c41f599fc4bc99bb620e" name="ga477e86c70778c41f599fc4bc99bb620e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga477e86c70778c41f599fc4bc99bb620e">&#9670;&nbsp;</a></span>lsm6dso32_fsm_data_rate_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_data_rate_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fsm_odr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine ODR configuration.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fsm_odr in reg EMB_FUNC_ODR_CFG_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga05180db10499e0a6c832034897ed5ce4" name="ga05180db10499e0a6c832034897ed5ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05180db10499e0a6c832034897ed5ce4">&#9670;&nbsp;</a></span>lsm6dso32_fsm_data_rate_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_data_rate_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fsm_odr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine ODR configuration.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_odr in reg EMB_FUNC_ODR_CFG_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab48eca728d5c2352577add2239a106ec" name="gab48eca728d5c2352577add2239a106ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab48eca728d5c2352577add2239a106ec">&#9670;&nbsp;</a></span>lsm6dso32_fsm_enable_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_enable_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Final State Machine enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers from FSM_ENABLE_A to FSM_ENABLE_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga24cc0d8bd8735b65235ed5782b21894f" name="ga24cc0d8bd8735b65235ed5782b21894f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24cc0d8bd8735b65235ed5782b21894f">&#9670;&nbsp;</a></span>lsm6dso32_fsm_enable_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_enable_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Final State Machine enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers from FSM_ENABLE_A to FSM_ENABLE_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7a1eb2693d103c882634d2e5851ea0f7" name="ga7a1eb2693d103c882634d2e5851ea0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1eb2693d103c882634d2e5851ea0f7">&#9670;&nbsp;</a></span>lsm6dso32_fsm_init_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_init_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM initialization request.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_init in reg FSM_INIT </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga53e0a7af2d21c77b70864e0db257692c" name="ga53e0a7af2d21c77b70864e0db257692c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e0a7af2d21c77b70864e0db257692c">&#9670;&nbsp;</a></span>lsm6dso32_fsm_init_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_init_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM initialization request.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_init in reg FSM_INIT </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4d10d59afcdcc14b723573c2f8ab1aeb" name="ga4d10d59afcdcc14b723573c2f8ab1aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d10d59afcdcc14b723573c2f8ab1aeb">&#9670;&nbsp;</a></span>lsm6dso32_fsm_number_of_programs_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_number_of_programs_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM number of programs register.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5a8eb5d3b76334cd284e7d05339ce786" name="ga5a8eb5d3b76334cd284e7d05339ce786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a8eb5d3b76334cd284e7d05339ce786">&#9670;&nbsp;</a></span>lsm6dso32_fsm_number_of_programs_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_number_of_programs_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM number of programs register.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac18e9d8ed55b95770fd477829524f698" name="gac18e9d8ed55b95770fd477829524f698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac18e9d8ed55b95770fd477829524f698">&#9670;&nbsp;</a></span>lsm6dso32_fsm_out_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_out_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__fsm__out__t.html">lsm6dso32_fsm_out_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM output registers[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>struct of registers from FSM_OUTS1 to FSM_OUTS16 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4033c686ae7dce4415a854eebb72725a" name="ga4033c686ae7dce4415a854eebb72725a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4033c686ae7dce4415a854eebb72725a">&#9670;&nbsp;</a></span>lsm6dso32_fsm_start_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_start_address_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM start address register (r/w). First available address is 0x033C.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0261774bfb8b757c735155235b0ff97" name="gad0261774bfb8b757c735155235b0ff97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0261774bfb8b757c735155235b0ff97">&#9670;&nbsp;</a></span>lsm6dso32_fsm_start_address_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_start_address_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM start address register (r/w). First available address is 0x033C.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa0ea6fe82732ca29e4256fb141684603" name="gaa0ea6fe82732ca29e4256fb141684603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ea6fe82732ca29e4256fb141684603">&#9670;&nbsp;</a></span>lsm6dso32_gy_data_rate_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_data_rate_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_g_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gyroscope UI data rate selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of odr_g in reg CTRL2_G </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa75b7ca75f4735dc4c43d3e1d5f239f3" name="gaa75b7ca75f4735dc4c43d3e1d5f239f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa75b7ca75f4735dc4c43d3e1d5f239f3">&#9670;&nbsp;</a></span>lsm6dso32_gy_data_rate_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_data_rate_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_g_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gyroscope UI data rate selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odr_g in reg CTRL2_G </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4b852d3e609b19f4382561e62c40fd9b" name="ga4b852d3e609b19f4382561e62c40fd9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b852d3e609b19f4382561e62c40fd9b">&#9670;&nbsp;</a></span>lsm6dso32_gy_filter_lp1_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_filter_lp1_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE [2:0] in CTRL6_C (15h).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of lpf1_sel_g in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad810126e0de93d4296f0edc4d19f4ee2" name="gad810126e0de93d4296f0edc4d19f4ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad810126e0de93d4296f0edc4d19f4ee2">&#9670;&nbsp;</a></span>lsm6dso32_gy_filter_lp1_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_filter_lp1_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE [2:0] in CTRL6_C (15h).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of lpf1_sel_g in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7b77a358633297d7f4e1d009f55409fb" name="ga7b77a358633297d7f4e1d009f55409fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b77a358633297d7f4e1d009f55409fb">&#9670;&nbsp;</a></span>lsm6dso32_gy_flag_data_ready_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_flag_data_ready_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gyroscope new data available.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of gda in reg STATUS_REG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa67b3727da5b7592d9f1afcaa1d7c360" name="gaa67b3727da5b7592d9f1afcaa1d7c360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa67b3727da5b7592d9f1afcaa1d7c360">&#9670;&nbsp;</a></span>lsm6dso32_gy_full_scale_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_full_scale_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fs_g_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gyroscope UI chain full-scale selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fs_g in reg CTRL2_G </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga12b93457fed0a7e99562effc7e3471f8" name="ga12b93457fed0a7e99562effc7e3471f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12b93457fed0a7e99562effc7e3471f8">&#9670;&nbsp;</a></span>lsm6dso32_gy_full_scale_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_full_scale_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fs_g_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gyroscope UI chain full-scale selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fs_g in reg CTRL2_G </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa8af82bc96d7725821204d2e256a12c8" name="gaa8af82bc96d7725821204d2e256a12c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8af82bc96d7725821204d2e256a12c8">&#9670;&nbsp;</a></span>lsm6dso32_gy_hp_path_internal_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_hp_path_internal_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_hpm_g_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of hp_en_g and hp_en_g in reg CTRL7_G </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8b02143ac9cfd29fbdb9524c76c77dc2" name="ga8b02143ac9cfd29fbdb9524c76c77dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b02143ac9cfd29fbdb9524c76c77dc2">&#9670;&nbsp;</a></span>lsm6dso32_gy_hp_path_internal_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_hp_path_internal_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_hpm_g_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of hp_en_g and hp_en_g in reg CTRL7_G </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga89ea0c17fa55bb12de456323bf784d08" name="ga89ea0c17fa55bb12de456323bf784d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89ea0c17fa55bb12de456323bf784d08">&#9670;&nbsp;</a></span>lsm6dso32_gy_lp1_bandwidth_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_lp1_bandwidth_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_ftype_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gyroscope lp1 bandwidth.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of ftype in reg CTRL6_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacd083d2f44236fc7fbc53e06c14b4e92" name="gacd083d2f44236fc7fbc53e06c14b4e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd083d2f44236fc7fbc53e06c14b4e92">&#9670;&nbsp;</a></span>lsm6dso32_gy_lp1_bandwidth_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_lp1_bandwidth_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_ftype_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gyroscope lp1 bandwidth.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of ftype in reg CTRL6_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7ce599c6d658875103bdb189ae89f5aa" name="ga7ce599c6d658875103bdb189ae89f5aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ce599c6d658875103bdb189ae89f5aa">&#9670;&nbsp;</a></span>lsm6dso32_gy_self_test_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_self_test_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_st_g_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Angular rate sensor self-test enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of st_g in reg CTRL5_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6d5e8d0286f4d94faf00806f8fb1b1ff" name="ga6d5e8d0286f4d94faf00806f8fb1b1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d5e8d0286f4d94faf00806f8fb1b1ff">&#9670;&nbsp;</a></span>lsm6dso32_gy_self_test_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_self_test_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_st_g_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Angular rate sensor self-test enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of st_g in reg CTRL5_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae2934cf8366816b1158ede89228a37c2" name="gae2934cf8366816b1158ede89228a37c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2934cf8366816b1158ede89228a37c2">&#9670;&nbsp;</a></span>lsm6dso32_gy_sleep_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_sleep_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables gyroscope Sleep mode.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sleep_g in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaec5988d673096d827e05aaf694e5e3e8" name="gaec5988d673096d827e05aaf694e5e3e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec5988d673096d827e05aaf694e5e3e8">&#9670;&nbsp;</a></span>lsm6dso32_gy_sleep_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_gy_sleep_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables gyroscope Sleep mode.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sleep_g in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9f9deba6c72d2dd4bed9adea7c9aec4" name="gab9f9deba6c72d2dd4bed9adea7c9aec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f9deba6c72d2dd4bed9adea7c9aec4">&#9670;&nbsp;</a></span>lsm6dso32_i2c_interface_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_i2c_interface_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_i2c_disable_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable / Enable I2C interface.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of i2c_disable in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae8f0e689dcaaebeb4d7e23bd45521734" name="gae8f0e689dcaaebeb4d7e23bd45521734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8f0e689dcaaebeb4d7e23bd45521734">&#9670;&nbsp;</a></span>lsm6dso32_i2c_interface_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_i2c_interface_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_i2c_disable_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable / Enable I2C interface.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of i2c_disable in reg CTRL4_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9d6fd325813cec8d1f1ba7ecf1a43acb" name="ga9d6fd325813cec8d1f1ba7ecf1a43acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d6fd325813cec8d1f1ba7ecf1a43acb">&#9670;&nbsp;</a></span>lsm6dso32_i3c_disable_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_i3c_disable_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_i3c_disable_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I3C Enable/Disable communication protocol.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of i3c_disable in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga75f40018910a44efdd2ff1dd152d9050" name="ga75f40018910a44efdd2ff1dd152d9050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75f40018910a44efdd2ff1dd152d9050">&#9670;&nbsp;</a></span>lsm6dso32_i3c_disable_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_i3c_disable_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_i3c_disable_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I3C Enable/Disable communication protocol[.set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of i3c_disable in reg CTRL9_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab541fe76838a527422fd5cc24b0be5d2" name="gab541fe76838a527422fd5cc24b0be5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab541fe76838a527422fd5cc24b0be5d2">&#9670;&nbsp;</a></span>lsm6dso32_int1_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_int1_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_int1_pd_en_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Connect/Disconnect INT1 internal pull-down.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of pd_dis_int1 in reg I3C_BUS_AVB </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad117ff82b07530599602b3d933cbdbe4" name="gad117ff82b07530599602b3d933cbdbe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad117ff82b07530599602b3d933cbdbe4">&#9670;&nbsp;</a></span>lsm6dso32_int1_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_int1_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_int1_pd_en_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Connect/Disconnect INT1 internal pull-down.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of pd_dis_int1 in reg I3C_BUS_AVB </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga44fe9ac6712901f831feee935d10cfd7" name="ga44fe9ac6712901f831feee935d10cfd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44fe9ac6712901f831feee935d10cfd7">&#9670;&nbsp;</a></span>lsm6dso32_int_notification_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_int_notification_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_lir_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt notification mode.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of lir in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf2fa718685b6af409f2f4408b0b4efea" name="gaf2fa718685b6af409f2f4408b0b4efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2fa718685b6af409f2f4408b0b4efea">&#9670;&nbsp;</a></span>lsm6dso32_int_notification_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_int_notification_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_lir_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt notification mode.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of lir in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1e472ef1bfee2b46a3f02adb4081cd8e" name="ga1e472ef1bfee2b46a3f02adb4081cd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e472ef1bfee2b46a3f02adb4081cd8e">&#9670;&nbsp;</a></span>lsm6dso32_ln_pg_read_byte()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_ln_pg_read_byte </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a line(byte) in a page.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">uint8_t</td><td>address: page line address </td></tr>
    <tr><td class="paramname">val</td><td>read value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0789fd4aaf8ebfd3c8ee35db24714705" name="ga0789fd4aaf8ebfd3c8ee35db24714705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0789fd4aaf8ebfd3c8ee35db24714705">&#9670;&nbsp;</a></span>lsm6dso32_ln_pg_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_ln_pg_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write buffer in a page.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">uint8_t</td><td>address: page line address </td></tr>
    <tr><td class="paramname">uint8_t</td><td>*buf: buffer to write </td></tr>
    <tr><td class="paramname">uint8_t</td><td>len: buffer len </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadc6e8c70957d336f735bd1387690123f" name="gadc6e8c70957d336f735bd1387690123f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc6e8c70957d336f735bd1387690123f">&#9670;&nbsp;</a></span>lsm6dso32_ln_pg_write_byte()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_ln_pg_write_byte </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a line(byte) in a page.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">uint8_t</td><td>address: page line address </td></tr>
    <tr><td class="paramname">val</td><td>value to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga494a818bd9de0a9f422b18568111468a" name="ga494a818bd9de0a9f422b18568111468a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494a818bd9de0a9f422b18568111468a">&#9670;&nbsp;</a></span>lsm6dso32_long_clr_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_clr_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fsm_lc_clr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear FSM long counter value.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fsm_lc_clr in reg FSM_LONG_COUNTER_CLEAR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga11382bdb57c1ed6122e1d84b2c94fa66" name="ga11382bdb57c1ed6122e1d84b2c94fa66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11382bdb57c1ed6122e1d84b2c94fa66">&#9670;&nbsp;</a></span>lsm6dso32_long_clr_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_clr_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fsm_lc_clr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear FSM long counter value.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_lc_clr in reg FSM_LONG_COUNTER_CLEAR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga99e264836ccf07d93fa577e3e10353f3" name="ga99e264836ccf07d93fa577e3e10353f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99e264836ccf07d93fa577e3e10353f3">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_flag_data_ready_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_flag_data_ready_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status bit for FSM long counter timeout interrupt event.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of is_fsm_lc in reg EMB_FUNC_STATUS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaeb3046fbb4552a778b5f33e3f7147a6" name="gaaeb3046fbb4552a778b5f33e3f7147a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb3046fbb4552a778b5f33e3f7147a6">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9cb8e9a4bcf2c0765d76a9f3b68d81ee" name="ga9cb8e9a4bcf2c0765d76a9f3b68d81ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb8e9a4bcf2c0765d76a9f3b68d81ee">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_int_value_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_int_value_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga66fc44a359be91d64a00307336f86066" name="ga66fc44a359be91d64a00307336f86066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66fc44a359be91d64a00307336f86066">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_int_value_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_int_value_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8832cb51cbb28fced9ca4c29580c31cd" name="ga8832cb51cbb28fced9ca4c29580c31cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8832cb51cbb28fced9ca4c29580c31cd">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga283a88afd84c003daf3d0f91eb30fa20" name="ga283a88afd84c003daf3d0f91eb30fa20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga283a88afd84c003daf3d0f91eb30fa20">&#9670;&nbsp;</a></span>lsm6dso32_mag_offset_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_offset_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset for hard-iron compensation register (r/w).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga121813f4d101a0d5bfaa11d6336fa2f0" name="ga121813f4d101a0d5bfaa11d6336fa2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga121813f4d101a0d5bfaa11d6336fa2f0">&#9670;&nbsp;</a></span>lsm6dso32_mag_offset_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_offset_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset for hard-iron compensation register (r/w).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7c5d87fed06204a88cc6190b41f09f34" name="ga7c5d87fed06204a88cc6190b41f09f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c5d87fed06204a88cc6190b41f09f34">&#9670;&nbsp;</a></span>lsm6dso32_mag_sensitivity_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_sensitivity_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External magnetometer sensitivity value register.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga40ec6c0a13e82b825bcc4b2ace4bf849" name="ga40ec6c0a13e82b825bcc4b2ace4bf849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40ec6c0a13e82b825bcc4b2ace4bf849">&#9670;&nbsp;</a></span>lsm6dso32_mag_sensitivity_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_sensitivity_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External magnetometer sensitivity value register.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga958d2b5a6ae448c56edd36b173fad632" name="ga958d2b5a6ae448c56edd36b173fad632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga958d2b5a6ae448c56edd36b173fad632">&#9670;&nbsp;</a></span>lsm6dso32_mag_soft_iron_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_soft_iron_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Soft-iron (3x3 symmetric) matrix correction register (r/w). The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2dcdf6a0dfaa05bfa3dd917ac0121454" name="ga2dcdf6a0dfaa05bfa3dd917ac0121454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dcdf6a0dfaa05bfa3dd917ac0121454">&#9670;&nbsp;</a></span>lsm6dso32_mag_soft_iron_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_soft_iron_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Soft-iron (3x3 symmetric) matrix correction register (r/w). The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1e67ccaf6bc188d73c2c699ad828ac70" name="ga1e67ccaf6bc188d73c2c699ad828ac70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e67ccaf6bc188d73c2c699ad828ac70">&#9670;&nbsp;</a></span>lsm6dso32_mag_x_orient_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_x_orient_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_mag_x_axis_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of mag_x_axis in reg MAG_CFG_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf8af2af4af5399211d4dfd5537ea61d9" name="gaf8af2af4af5399211d4dfd5537ea61d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8af2af4af5399211d4dfd5537ea61d9">&#9670;&nbsp;</a></span>lsm6dso32_mag_x_orient_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_x_orient_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_mag_x_axis_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of mag_x_axis in reg MAG_CFG_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6982238082d2f76b334c7fada6d10872" name="ga6982238082d2f76b334c7fada6d10872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6982238082d2f76b334c7fada6d10872">&#9670;&nbsp;</a></span>lsm6dso32_mag_y_orient_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_y_orient_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_mag_y_axis_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of mag_y_axis in reg MAG_CFG_A </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3bf7aeb00ef3095a365c92429f5159ad" name="ga3bf7aeb00ef3095a365c92429f5159ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf7aeb00ef3095a365c92429f5159ad">&#9670;&nbsp;</a></span>lsm6dso32_mag_y_orient_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_y_orient_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_mag_y_axis_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of mag_y_axis in reg MAG_CFG_A </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga777641630c39342dc485739c8e3c2f82" name="ga777641630c39342dc485739c8e3c2f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga777641630c39342dc485739c8e3c2f82">&#9670;&nbsp;</a></span>lsm6dso32_mag_z_orient_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_z_orient_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_mag_z_axis_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of mag_z_axis in reg MAG_CFG_A </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8e20ac841ec2ad4fd751033bbd499af4" name="ga8e20ac841ec2ad4fd751033bbd499af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e20ac841ec2ad4fd751033bbd499af4">&#9670;&nbsp;</a></span>lsm6dso32_mag_z_orient_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mag_z_orient_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_mag_z_axis_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of mag_z_axis in reg MAG_CFG_A </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf44b5a25dfd2fefd595693fa6fe67ea2" name="gaf44b5a25dfd2fefd595693fa6fe67ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf44b5a25dfd2fefd595693fa6fe67ea2">&#9670;&nbsp;</a></span>lsm6dso32_mem_bank_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mem_bank_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_reg_access_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable access to the embedded functions/sensor hub configuration registers.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of reg_access in reg FUNC_CFG_ACCESS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga42e20a310b0f7a40c07b4dce8d758f1a" name="ga42e20a310b0f7a40c07b4dce8d758f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e20a310b0f7a40c07b4dce8d758f1a">&#9670;&nbsp;</a></span>lsm6dso32_mem_bank_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_mem_bank_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_reg_access_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable access to the embedded functions/sensor hub configuration registers.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of reg_access in reg FUNC_CFG_ACCESS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga45421b396ca63d065745c983f92c86e0" name="ga45421b396ca63d065745c983f92c86e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45421b396ca63d065745c983f92c86e0">&#9670;&nbsp;</a></span>lsm6dso32_motion_flag_data_ready_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_motion_flag_data_ready_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status bit for significant motion detection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of is_sigmot in reg EMB_FUNC_STATUS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga71b32190d1e1b717287b8c304e160f79" name="ga71b32190d1e1b717287b8c304e160f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b32190d1e1b717287b8c304e160f79">&#9670;&nbsp;</a></span>lsm6dso32_motion_sens_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_motion_sens_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable significant motion detection function.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sign_motion_en in reg EMB_FUNC_EN_A </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga54ed38112856cecaa12bf74e304fb593" name="ga54ed38112856cecaa12bf74e304fb593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54ed38112856cecaa12bf74e304fb593">&#9670;&nbsp;</a></span>lsm6dso32_motion_sens_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_motion_sens_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable significant motion detection function.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sign_motion_en in reg EMB_FUNC_EN_A </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8b27942d2c887d4cd76f6dc6214af686" name="ga8b27942d2c887d4cd76f6dc6214af686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b27942d2c887d4cd76f6dc6214af686">&#9670;&nbsp;</a></span>lsm6dso32_number_of_steps_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_number_of_steps_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Step counter output register.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7ba344d30bfc4e470d61681ad83ebefc" name="ga7ba344d30bfc4e470d61681ad83ebefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ba344d30bfc4e470d61681ad83ebefc">&#9670;&nbsp;</a></span>lsm6dso32_odr_cal_reg_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_odr_cal_reg_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Difference in percentage of the effective ODR(and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of freq_fine in reg INTERNAL_FREQ_FINE </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7dd72acbb5c4e8bb1643065f2f878150" name="ga7dd72acbb5c4e8bb1643065f2f878150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dd72acbb5c4e8bb1643065f2f878150">&#9670;&nbsp;</a></span>lsm6dso32_odr_cal_reg_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_odr_cal_reg_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Difference in percentage of the effective ODR(and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of freq_fine in reg INTERNAL_FREQ_FINE </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae1b9a3995a9ce394ba2449d531fc8f70" name="gae1b9a3995a9ce394ba2449d531fc8f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b9a3995a9ce394ba2449d531fc8f70">&#9670;&nbsp;</a></span>lsm6dso32_pedo_debounce_steps_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_debounce_steps_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pedometer debounce configuration register (r/w).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gada045feb52697309a1af61a650dcb8c7" name="gada045feb52697309a1af61a650dcb8c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada045feb52697309a1af61a650dcb8c7">&#9670;&nbsp;</a></span>lsm6dso32_pedo_debounce_steps_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_debounce_steps_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pedometer debounce configuration register (r/w).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3976d319ff9919d8962e69fe5d62065" name="gad3976d319ff9919d8962e69fe5d62065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3976d319ff9919d8962e69fe5d62065">&#9670;&nbsp;</a></span>lsm6dso32_pedo_int_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_int_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_carry_count_en_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set when user wants to generate interrupt on count overflow event/every step.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of carry_count_en in reg PEDO_CMD_REG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1936c007bcf5dcef5272dd01351e2298" name="ga1936c007bcf5dcef5272dd01351e2298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1936c007bcf5dcef5272dd01351e2298">&#9670;&nbsp;</a></span>lsm6dso32_pedo_int_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_int_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_carry_count_en_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set when user wants to generate interrupt on count overflow event/every step.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of carry_count_en in reg PEDO_CMD_REG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab90c34ec58c9d8543d62d0b4815045a8" name="gab90c34ec58c9d8543d62d0b4815045a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90c34ec58c9d8543d62d0b4815045a8">&#9670;&nbsp;</a></span>lsm6dso32_pedo_sens_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_sens_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_pedo_md_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable pedometer algorithm.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>turn on and configure pedometer </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a994e4fd9edee45c5adfb8501708610" name="ga4a994e4fd9edee45c5adfb8501708610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a994e4fd9edee45c5adfb8501708610">&#9670;&nbsp;</a></span>lsm6dso32_pedo_sens_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_sens_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_pedo_md_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable pedometer algorithm.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>turn on and configure pedometer </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8f2db2ac7deed6f76140c7a1a90209b9" name="ga8f2db2ac7deed6f76140c7a1a90209b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f2db2ac7deed6f76140c7a1a90209b9">&#9670;&nbsp;</a></span>lsm6dso32_pedo_step_detect_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_step_detect_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status bit for step detection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of is_step_det in reg EMB_FUNC_STATUS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga06f12c98510068e5d30af3ca1add7773" name="ga06f12c98510068e5d30af3ca1add7773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f12c98510068e5d30af3ca1add7773">&#9670;&nbsp;</a></span>lsm6dso32_pedo_steps_period_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_steps_period_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time period register for step detection on delta time (r/w).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9cda21a52dad33c6454da87cd1822ce6" name="ga9cda21a52dad33c6454da87cd1822ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cda21a52dad33c6454da87cd1822ce6">&#9670;&nbsp;</a></span>lsm6dso32_pedo_steps_period_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pedo_steps_period_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time period register for step detection on delta time (r/w).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8449e4a9d70a65615b71ffb198d4fb1f" name="ga8449e4a9d70a65615b71ffb198d4fb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8449e4a9d70a65615b71ffb198d4fb1f">&#9670;&nbsp;</a></span>lsm6dso32_pin_int1_route_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pin_int1_route_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__pin__int1__route__t.html">lsm6dso32_pin_int1_route_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the signal that need to route on int1 pad.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>struct of registers: INT1_CTRL, MD1_CFG, EMB_FUNC_INT1, FSM_INT1_A, FSM_INT1_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga59bed4fe2bf8328ed5672efc928272d4" name="ga59bed4fe2bf8328ed5672efc928272d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59bed4fe2bf8328ed5672efc928272d4">&#9670;&nbsp;</a></span>lsm6dso32_pin_int1_route_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pin_int1_route_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__pin__int1__route__t.html">lsm6dso32_pin_int1_route_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the signal that need to route on int1 pad.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>struct of registers: INT1_CTRL, MD1_CFG, EMB_FUNC_INT1, FSM_INT1_A, FSM_INT1_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga339d4a6f54626d70a14c6a091d13a07e" name="ga339d4a6f54626d70a14c6a091d13a07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga339d4a6f54626d70a14c6a091d13a07e">&#9670;&nbsp;</a></span>lsm6dso32_pin_int2_route_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pin_int2_route_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__pin__int2__route__t.html">lsm6dso32_pin_int2_route_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the signal that need to route on int2 pad.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers INT2_CTRL, MD2_CFG, EMB_FUNC_INT2, FSM_INT2_A, FSM_INT2_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga81f30bfa474b2b8a69bd27174d55e8dd" name="ga81f30bfa474b2b8a69bd27174d55e8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81f30bfa474b2b8a69bd27174d55e8dd">&#9670;&nbsp;</a></span>lsm6dso32_pin_int2_route_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pin_int2_route_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__pin__int2__route__t.html">lsm6dso32_pin_int2_route_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the signal that need to route on int2 pad.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers INT2_CTRL, MD2_CFG, EMB_FUNC_INT2, FSM_INT2_A, FSM_INT2_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5aff12f8e29aab3af39740d76e4403c5" name="ga5aff12f8e29aab3af39740d76e4403c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aff12f8e29aab3af39740d76e4403c5">&#9670;&nbsp;</a></span>lsm6dso32_pin_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pin_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_pp_od_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Push-pull/open drain selection on interrupt pads.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of pp_od in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga56bf1653f40c605babfc7d9f233f402f" name="ga56bf1653f40c605babfc7d9f233f402f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56bf1653f40c605babfc7d9f233f402f">&#9670;&nbsp;</a></span>lsm6dso32_pin_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pin_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_pp_od_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Push-pull/open drain selection on interrupt pads.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of pp_od in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga990b9a11b5802e760abacf0a6a841840" name="ga990b9a11b5802e760abacf0a6a841840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga990b9a11b5802e760abacf0a6a841840">&#9670;&nbsp;</a></span>lsm6dso32_pin_polarity_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pin_polarity_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_h_lactive_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt active-high/low.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of h_lactive in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab34a8b4b20193a74976c5f6b033943f3" name="gab34a8b4b20193a74976c5f6b033943f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab34a8b4b20193a74976c5f6b033943f3">&#9670;&nbsp;</a></span>lsm6dso32_pin_polarity_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_pin_polarity_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_h_lactive_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt active-high/low.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of h_lactive in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga623bb36e18ecd0f0da121f58f83bf2a1" name="ga623bb36e18ecd0f0da121f58f83bf2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga623bb36e18ecd0f0da121f58f83bf2a1">&#9670;&nbsp;</a></span>lsm6dso32_read_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_read_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read generic device register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions(ptr) </td></tr>
    <tr><td class="paramname">reg</td><td>register to read </td></tr>
    <tr><td class="paramname">data</td><td>pointer to buffer that store the data read(ptr) </td></tr>
    <tr><td class="paramname">len</td><td>number of consecutive register to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">interface</td><td>status (MANDATORY: return 0 -&gt; no Error) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2aca047ea6c5a83128e6270ef03686e3" name="ga2aca047ea6c5a83128e6270ef03686e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aca047ea6c5a83128e6270ef03686e3">&#9670;&nbsp;</a></span>lsm6dso32_reset_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_reset_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software reset. Restore the default values in user registers.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sw_reset in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga707b1b9bbf8f3b22de02fc3a9d4adcad" name="ga707b1b9bbf8f3b22de02fc3a9d4adcad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga707b1b9bbf8f3b22de02fc3a9d4adcad">&#9670;&nbsp;</a></span>lsm6dso32_reset_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_reset_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software reset. Restore the default values in user registers[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sw_reset in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga731c69087b6932c4a7c35cafaa190ecb" name="ga731c69087b6932c4a7c35cafaa190ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731c69087b6932c4a7c35cafaa190ecb">&#9670;&nbsp;</a></span>lsm6dso32_rounding_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_rounding_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_rounding_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gyroscope UI chain full-scale selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of rounding in reg CTRL5_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5c9dd15bfed2af64190ad32903a74e81" name="ga5c9dd15bfed2af64190ad32903a74e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c9dd15bfed2af64190ad32903a74e81">&#9670;&nbsp;</a></span>lsm6dso32_rounding_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_rounding_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_rounding_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Circular burst-mode (rounding) read of the output registers.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of rounding in reg CTRL5_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0bd32bd1f6619f352ee385f3a35cf14e" name="ga0bd32bd1f6619f352ee385f3a35cf14e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bd32bd1f6619f352ee385f3a35cf14e">&#9670;&nbsp;</a></span>lsm6dso32_rst_batch_counter_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_rst_batch_counter_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the internal counter of batching events for a single sensor. This bit is automatically reset to zero if it was set to 1.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of rst_counter_bdr in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga67a288fffb407bc56cb4561288751c24" name="ga67a288fffb407bc56cb4561288751c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a288fffb407bc56cb4561288751c24">&#9670;&nbsp;</a></span>lsm6dso32_rst_batch_counter_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_rst_batch_counter_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the internal counter of batching vents for a single sensor. This bit is automatically reset to zero if it was set to 1.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of rst_counter_bdr in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaecd7fb340b415a4d16a12a38f904eabb" name="gaecd7fb340b415a4d16a12a38f904eabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd7fb340b415a4d16a12a38f904eabb">&#9670;&nbsp;</a></span>lsm6dso32_sdo_sa0_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sdo_sa0_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_sdo_pu_en_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Connect/Disconnect SDO/SA0 internal pull-up.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of sdo_pu_en in reg PIN_CTRL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf36aed2e8002607fae7320855e6b992f" name="gaf36aed2e8002607fae7320855e6b992f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf36aed2e8002607fae7320855e6b992f">&#9670;&nbsp;</a></span>lsm6dso32_sdo_sa0_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sdo_sa0_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_sdo_pu_en_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Connect/Disconnect SDO/SA0 internal pull-up.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sdo_pu_en in reg PIN_CTRL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafba089d9e3e98fb3b5d27db0401efdda" name="gafba089d9e3e98fb3b5d27db0401efdda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafba089d9e3e98fb3b5d27db0401efdda">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_0_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_0_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of first slave.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_0_en in reg SLV0_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5aa5c6a805d9b37dc70c56596bcf8199" name="ga5aa5c6a805d9b37dc70c56596bcf8199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aa5c6a805d9b37dc70c56596bcf8199">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_0_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_0_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of first slave.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_0_en in reg SLV0_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac61149ff288b535addb0dc88d032292c" name="gac61149ff288b535addb0dc88d032292c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac61149ff288b535addb0dc88d032292c">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_1_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_1_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of second slave.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_1_en in reg SLV1_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaae8f7bfafe4d67d1bba5c4bbd1680135" name="gaae8f7bfafe4d67d1bba5c4bbd1680135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8f7bfafe4d67d1bba5c4bbd1680135">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_1_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_1_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of second slave.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_1_en in reg SLV1_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae75bd0c36d1ec12ddd4e6ec58ffd27cb" name="gae75bd0c36d1ec12ddd4e6ec58ffd27cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae75bd0c36d1ec12ddd4e6ec58ffd27cb">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_2_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_2_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of third slave.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_2_en in reg SLV2_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9e6911c1c1af0c9f6f1132fcc0aaddeb" name="ga9e6911c1c1af0c9f6f1132fcc0aaddeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6911c1c1af0c9f6f1132fcc0aaddeb">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_2_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_2_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of third slave.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_2_en in reg SLV2_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga407f4d725de8161d16272b37cf22bd6b" name="ga407f4d725de8161d16272b37cf22bd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407f4d725de8161d16272b37cf22bd6b">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_3_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_3_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of fourth slave.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_3_en in reg SLV3_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d" name="gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_3_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_3_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of fourth slave.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_3_en in reg SLV3_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga437297e16e00798f01545a69cd3a4f5e" name="ga437297e16e00798f01545a69cd3a4f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437297e16e00798f01545a69cd3a4f5e">&#9670;&nbsp;</a></span>lsm6dso32_sh_cfg_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_cfg_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__sh__cfg__write__t.html">lsm6dso32_sh_cfg_write_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure slave 0 for perform a write.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>a structure that contain<ul>
<li>uint8_t slv1_add; 8 bit i2c device address</li>
<li>uint8_t slv1_subadd; 8 bit register device address</li>
<li>uint8_t slv1_data; 8 bit data to write </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga03902c7ed6faf8694a4939a30be8e3b8" name="ga03902c7ed6faf8694a4939a30be8e3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03902c7ed6faf8694a4939a30be8e3b8">&#9670;&nbsp;</a></span>lsm6dso32_sh_data_rate_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_data_rate_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_shub_odr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rate at which the master communicates.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of shub_odr in reg slv1_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0b1007e60c4d7956ee18c43c655726db" name="ga0b1007e60c4d7956ee18c43c655726db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b1007e60c4d7956ee18c43c655726db">&#9670;&nbsp;</a></span>lsm6dso32_sh_data_rate_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_data_rate_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_shub_odr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rate at which the master communicates.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of shub_odr in reg slv1_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga18045bad2c6c4aa835ffcc769f913ad3" name="ga18045bad2c6c4aa835ffcc769f913ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18045bad2c6c4aa835ffcc769f913ad3">&#9670;&nbsp;</a></span>lsm6dso32_sh_master_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_master_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensor hub I2C master enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of master_on in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8dfedeb8ba46d9621a60e278844d9c3b" name="ga8dfedeb8ba46d9621a60e278844d9c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfedeb8ba46d9621a60e278844d9c3b">&#9670;&nbsp;</a></span>lsm6dso32_sh_master_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_master_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensor hub I2C master enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of master_on in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6dabea1cfb025de8f2548eeae1b8a991" name="ga6dabea1cfb025de8f2548eeae1b8a991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dabea1cfb025de8f2548eeae1b8a991">&#9670;&nbsp;</a></span>lsm6dso32_sh_pass_through_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_pass_through_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C interface pass-through.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of pass_through_mode in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2118c6b14d894fddb060a6e4e54bd4a7" name="ga2118c6b14d894fddb060a6e4e54bd4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2118c6b14d894fddb060a6e4e54bd4a7">&#9670;&nbsp;</a></span>lsm6dso32_sh_pass_through_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_pass_through_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C interface pass-through.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of pass_through_mode in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga15d76a35165677fd6776e6d959806683" name="ga15d76a35165677fd6776e6d959806683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15d76a35165677fd6776e6d959806683">&#9670;&nbsp;</a></span>lsm6dso32_sh_pin_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_pin_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_shub_pu_en_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master I2C pull-up enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of shub_pu_en in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadc081f9911acb20e00ceaf46458234d1" name="gadc081f9911acb20e00ceaf46458234d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc081f9911acb20e00ceaf46458234d1">&#9670;&nbsp;</a></span>lsm6dso32_sh_pin_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_pin_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_shub_pu_en_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master I2C pull-up enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of shub_pu_en in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga98d1dc66f184c65b9b4158e0928186c7" name="ga98d1dc66f184c65b9b4158e0928186c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d1dc66f184c65b9b4158e0928186c7">&#9670;&nbsp;</a></span>lsm6dso32_sh_read_data_raw_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_read_data_raw_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__emb__sh__read__t.html">lsm6dso32_emb_sh_read_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensor hub output registers.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers from SENSOR_HUB_1 to SENSOR_HUB_18 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga99a56c0af452dccd5fddf03965d5c2d3" name="ga99a56c0af452dccd5fddf03965d5c2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99a56c0af452dccd5fddf03965d5c2d3">&#9670;&nbsp;</a></span>lsm6dso32_sh_reset_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_reset_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Master logic and output registers.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of rst_master_regs in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9c0f6c5bb8488c7aac10d1c2b7de17eb" name="ga9c0f6c5bb8488c7aac10d1c2b7de17eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0f6c5bb8488c7aac10d1c2b7de17eb">&#9670;&nbsp;</a></span>lsm6dso32_sh_reset_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_reset_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Master logic and output registers.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga160cad226e567cb29d17c28d42bf023c" name="ga160cad226e567cb29d17c28d42bf023c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga160cad226e567cb29d17c28d42bf023c">&#9670;&nbsp;</a></span>lsm6dso32_sh_slave_connected_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_slave_connected_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_aux_sens_on_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of external sensors to be read by the sensor hub.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of aux_sens_on in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga636a80bf6d498caa02996b707e472b7a" name="ga636a80bf6d498caa02996b707e472b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636a80bf6d498caa02996b707e472b7a">&#9670;&nbsp;</a></span>lsm6dso32_sh_slave_connected_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_slave_connected_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_aux_sens_on_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of external sensors to be read by the sensor hub.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of aux_sens_on in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadd6786ce3212e9adb0b5970c2bd8ed1d" name="gadd6786ce3212e9adb0b5970c2bd8ed1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6786ce3212e9adb0b5970c2bd8ed1d">&#9670;&nbsp;</a></span>lsm6dso32_sh_slv0_cfg_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_slv0_cfg_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure slave 0 for perform a read.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Structure that contain<ul>
<li>uint8_t slv1_add; 8 bit i2c device address</li>
<li>uint8_t slv1_subadd; 8 bit register device address</li>
<li>uint8_t slv1_len; num of bit to read </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga32286e2efeb98073c70c0b437de28869" name="ga32286e2efeb98073c70c0b437de28869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32286e2efeb98073c70c0b437de28869">&#9670;&nbsp;</a></span>lsm6dso32_sh_slv1_cfg_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_slv1_cfg_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure slave 0 for perform a write/read.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Structure that contain<ul>
<li>uint8_t slv1_add; 8 bit i2c device address</li>
<li>uint8_t slv1_subadd; 8 bit register device address</li>
<li>uint8_t slv1_len; num of bit to read </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3e343a7932d1cff630cd9f61a34d4dc6" name="ga3e343a7932d1cff630cd9f61a34d4dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e343a7932d1cff630cd9f61a34d4dc6">&#9670;&nbsp;</a></span>lsm6dso32_sh_slv2_cfg_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_slv2_cfg_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure slave 0 for perform a write/read.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Structure that contain<ul>
<li>uint8_t slv2_add; 8 bit i2c device address</li>
<li>uint8_t slv2_subadd; 8 bit register device address</li>
<li>uint8_t slv2_len; num of bit to read </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf30b3da44e2ffbddfd07b1f96063300d" name="gaf30b3da44e2ffbddfd07b1f96063300d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30b3da44e2ffbddfd07b1f96063300d">&#9670;&nbsp;</a></span>lsm6dso32_sh_slv3_cfg_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_slv3_cfg_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure slave 0 for perform a write/read.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Structure that contain<ul>
<li>uint8_t slv3_add; 8 bit i2c device address</li>
<li>uint8_t slv3_subadd; 8 bit register device address</li>
<li>uint8_t slv3_len; num of bit to read </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7548f1eff4f285452bd8a33547976850" name="ga7548f1eff4f285452bd8a33547976850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7548f1eff4f285452bd8a33547976850">&#9670;&nbsp;</a></span>lsm6dso32_sh_status_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_status_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__status__master__t.html">lsm6dso32_status_master_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensor hub source register.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers from STATUS_MASTER to </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7d24e28ac8c3911eccf782333a2330d3" name="ga7d24e28ac8c3911eccf782333a2330d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d24e28ac8c3911eccf782333a2330d3">&#9670;&nbsp;</a></span>lsm6dso32_sh_syncro_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_syncro_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_start_config_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensor hub trigger signal selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of start_config in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga12b2a515925e686aef431ec93e886de0" name="ga12b2a515925e686aef431ec93e886de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12b2a515925e686aef431ec93e886de0">&#9670;&nbsp;</a></span>lsm6dso32_sh_syncro_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_syncro_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_start_config_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensor hub trigger signal selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of start_config in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9061f7b9c27f94959e6251c8de10954e" name="ga9061f7b9c27f94959e6251c8de10954e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9061f7b9c27f94959e6251c8de10954e">&#9670;&nbsp;</a></span>lsm6dso32_sh_write_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_write_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_write_once_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave 0 write operation is performed only at the first sensor hub cycle.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of write_once in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga254cdf8d93c0261e8ca2e0d65dc67b7f" name="ga254cdf8d93c0261e8ca2e0d65dc67b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga254cdf8d93c0261e8ca2e0d65dc67b7f">&#9670;&nbsp;</a></span>lsm6dso32_sh_write_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_write_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_write_once_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave 0 write operation is performed only at the first sensor hub cycle.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of write_once in reg MASTER_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad7dc99aef2b6d1ba5cbcc89eae21d32c" name="gad7dc99aef2b6d1ba5cbcc89eae21d32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7dc99aef2b6d1ba5cbcc89eae21d32c">&#9670;&nbsp;</a></span>lsm6dso32_spi_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_spi_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_sim_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Serial Interface Mode selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of sim in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad8fca6477623d090b15fa5d599ee8f72" name="gad8fca6477623d090b15fa5d599ee8f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8fca6477623d090b15fa5d599ee8f72">&#9670;&nbsp;</a></span>lsm6dso32_spi_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_spi_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_sim_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Serial Interface Mode selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of sim in reg CTRL3_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa8e34429698fde27bc100204d476e796" name="gaa8e34429698fde27bc100204d476e796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e34429698fde27bc100204d476e796">&#9670;&nbsp;</a></span>lsm6dso32_status_reg_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_status_reg_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__status__reg__t.html">lsm6dso32_status_reg_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The STATUS_REG register is read by the primary interface.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>register STATUS_REG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga55797d992dd342c8b9254cfbcf4e853b" name="ga55797d992dd342c8b9254cfbcf4e853b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55797d992dd342c8b9254cfbcf4e853b">&#9670;&nbsp;</a></span>lsm6dso32_steps_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_steps_reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset step counter register.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab5ec5f8b9db039761058a7e09989c1bf" name="gab5ec5f8b9db039761058a7e09989c1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5ec5f8b9db039761058a7e09989c1bf">&#9670;&nbsp;</a></span>lsm6dso32_tap_axis_priority_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_axis_priority_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_tap_priority_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selection of axis priority for TAP detection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of tap_priority in reg TAP_CFG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaea389e772a45cf5f99225d5876bea20e" name="gaea389e772a45cf5f99225d5876bea20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea389e772a45cf5f99225d5876bea20e">&#9670;&nbsp;</a></span>lsm6dso32_tap_axis_priority_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_axis_priority_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_tap_priority_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selection of axis priority for TAP detection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_priority in reg TAP_CFG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabd3c7cb237c50d38282ef2a809e725d2" name="gabd3c7cb237c50d38282ef2a809e725d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd3c7cb237c50d38282ef2a809e725d2">&#9670;&nbsp;</a></span>lsm6dso32_tap_detection_on_x_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_detection_on_x_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable X direction in tap recognition.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_x_en in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7fc717b109910085913e9cd99d75cf84" name="ga7fc717b109910085913e9cd99d75cf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc717b109910085913e9cd99d75cf84">&#9670;&nbsp;</a></span>lsm6dso32_tap_detection_on_x_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_detection_on_x_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable X direction in tap recognition.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_x_en in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga93be914173329e2320e10227e5fd4958" name="ga93be914173329e2320e10227e5fd4958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93be914173329e2320e10227e5fd4958">&#9670;&nbsp;</a></span>lsm6dso32_tap_detection_on_y_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_detection_on_y_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Y direction in tap recognition.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_y_en in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8901dead2e5d9579ca10d8ec385deac0" name="ga8901dead2e5d9579ca10d8ec385deac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8901dead2e5d9579ca10d8ec385deac0">&#9670;&nbsp;</a></span>lsm6dso32_tap_detection_on_y_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_detection_on_y_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Y direction in tap recognition.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_y_en in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab441634be79a73e11fb1691616015134" name="gab441634be79a73e11fb1691616015134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab441634be79a73e11fb1691616015134">&#9670;&nbsp;</a></span>lsm6dso32_tap_detection_on_z_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_detection_on_z_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Z direction in tap recognition.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_z_en in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga00978993c9ee95739afd7b9de0a32986" name="ga00978993c9ee95739afd7b9de0a32986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00978993c9ee95739afd7b9de0a32986">&#9670;&nbsp;</a></span>lsm6dso32_tap_detection_on_z_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_detection_on_z_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Z direction in tap recognition.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_z_en in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafaf2c766c6496a35e4b81f2d6d5d74af" name="gafaf2c766c6496a35e4b81f2d6d5d74af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaf2c766c6496a35e4b81f2d6d5d74af">&#9670;&nbsp;</a></span>lsm6dso32_tap_dur_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_dur_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of dur in reg INT_DUR2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa77d410e77475d8cac7e1a50cfa704b4" name="gaa77d410e77475d8cac7e1a50cfa704b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77d410e77475d8cac7e1a50cfa704b4">&#9670;&nbsp;</a></span>lsm6dso32_tap_dur_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_dur_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of dur in reg INT_DUR2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa13c0e98717428b26cef17cb5f5180d8" name="gaa13c0e98717428b26cef17cb5f5180d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa13c0e98717428b26cef17cb5f5180d8">&#9670;&nbsp;</a></span>lsm6dso32_tap_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_single_double_tap_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single/double-tap event enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of single_double_tap in reg WAKE_UP_THS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabd58bc59645c126f567a4ef11264128f" name="gabd58bc59645c126f567a4ef11264128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd58bc59645c126f567a4ef11264128f">&#9670;&nbsp;</a></span>lsm6dso32_tap_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_single_double_tap_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single/double-tap event enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of single_double_tap in reg WAKE_UP_THS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga66cd95b482e37adf5447dcd60519bb55" name="ga66cd95b482e37adf5447dcd60519bb55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66cd95b482e37adf5447dcd60519bb55">&#9670;&nbsp;</a></span>lsm6dso32_tap_quiet_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_quiet_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quiet time is the time after the first detected tap in which there must not be any over threshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of quiet in reg INT_DUR2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac08e560ad5032a6b6bd44af135303309" name="gac08e560ad5032a6b6bd44af135303309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08e560ad5032a6b6bd44af135303309">&#9670;&nbsp;</a></span>lsm6dso32_tap_quiet_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_quiet_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quiet time is the time after the first detected tap in which there must not be any over threshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of quiet in reg INT_DUR2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae64ea35087e9ec5be68b1e6a244eb2f1" name="gae64ea35087e9ec5be68b1e6a244eb2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae64ea35087e9ec5be68b1e6a244eb2f1">&#9670;&nbsp;</a></span>lsm6dso32_tap_shock_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_shock_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum duration is the maximum time of an over threshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of shock in reg INT_DUR2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga05845415458478c0901ec720b46d4866" name="ga05845415458478c0901ec720b46d4866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05845415458478c0901ec720b46d4866">&#9670;&nbsp;</a></span>lsm6dso32_tap_shock_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_shock_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum duration is the maximum time of an over threshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of shock in reg INT_DUR2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad66377a16878c0ea5b294c4474e2c24e" name="gad66377a16878c0ea5b294c4474e2c24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66377a16878c0ea5b294c4474e2c24e">&#9670;&nbsp;</a></span>lsm6dso32_tap_threshold_x_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_threshold_x_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>X-axis tap recognition threshold.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_ths_x in reg TAP_CFG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga652b21d9c42c15d2ce77ec15e0641d90" name="ga652b21d9c42c15d2ce77ec15e0641d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652b21d9c42c15d2ce77ec15e0641d90">&#9670;&nbsp;</a></span>lsm6dso32_tap_threshold_x_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_threshold_x_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>X-axis tap recognition threshold.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_ths_x in reg TAP_CFG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga903bcae74d4b5e1ede4b5ec60690a19d" name="ga903bcae74d4b5e1ede4b5ec60690a19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga903bcae74d4b5e1ede4b5ec60690a19d">&#9670;&nbsp;</a></span>lsm6dso32_tap_threshold_y_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_threshold_y_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Y-axis tap recognition threshold.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_ths_y in reg TAP_CFG2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae98d8c2b53605a837c3f620878db8e90" name="gae98d8c2b53605a837c3f620878db8e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae98d8c2b53605a837c3f620878db8e90">&#9670;&nbsp;</a></span>lsm6dso32_tap_threshold_y_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_threshold_y_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Y-axis tap recognition threshold.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_ths_y in reg TAP_CFG2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafbb1aee12a4a699404fc17756e3c296e" name="gafbb1aee12a4a699404fc17756e3c296e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1aee12a4a699404fc17756e3c296e">&#9670;&nbsp;</a></span>lsm6dso32_tap_threshold_z_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_threshold_z_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Z-axis recognition threshold.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_ths_z in reg TAP_THS_6D </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8e4727775b94bacbce54be702f6e4786" name="ga8e4727775b94bacbce54be702f6e4786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e4727775b94bacbce54be702f6e4786">&#9670;&nbsp;</a></span>lsm6dso32_tap_threshold_z_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tap_threshold_z_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Z-axis recognition threshold.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tap_ths_z in reg TAP_THS_6D </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9a41d50aa0d6fd56c063295d03e31ae8" name="ga9a41d50aa0d6fd56c063295d03e31ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a41d50aa0d6fd56c063295d03e31ae8">&#9670;&nbsp;</a></span>lsm6dso32_temp_flag_data_ready_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_temp_flag_data_ready_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temperature new data available.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tda in reg STATUS_REG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga102cc8f036f27ff6f60632c78a2178cb" name="ga102cc8f036f27ff6f60632c78a2178cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102cc8f036f27ff6f60632c78a2178cb">&#9670;&nbsp;</a></span>lsm6dso32_temperature_raw_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_temperature_raw_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temperature data output register (r). L and H registers together express a 16-bit word in twos complement.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8fb4f4d0130ee50687d0fc39aa4db4f3" name="ga8fb4f4d0130ee50687d0fc39aa4db4f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fb4f4d0130ee50687d0fc39aa4db4f3">&#9670;&nbsp;</a></span>lsm6dso32_tilt_flag_data_ready_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tilt_flag_data_ready_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status bit for tilt detection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of is_tilt in reg EMB_FUNC_STATUS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae1775254e1ef81d55f26eaf0394c9403" name="gae1775254e1ef81d55f26eaf0394c9403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1775254e1ef81d55f26eaf0394c9403">&#9670;&nbsp;</a></span>lsm6dso32_tilt_sens_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tilt_sens_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable tilt calculation.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tilt_en in reg EMB_FUNC_EN_A </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa9ece368f2fc889d53bcaeabc909f286" name="gaa9ece368f2fc889d53bcaeabc909f286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9ece368f2fc889d53bcaeabc909f286">&#9670;&nbsp;</a></span>lsm6dso32_tilt_sens_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_tilt_sens_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable tilt calculation.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tilt_en in reg EMB_FUNC_EN_A </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa7befb023f1e1431379c972010386e6d" name="gaa7befb023f1e1431379c972010386e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7befb023f1e1431379c972010386e6d">&#9670;&nbsp;</a></span>lsm6dso32_timestamp_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_timestamp_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables timestamp counter.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of timestamp_en in reg CTRL10_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0769471a9efd8efbf16c006e862f4bbc" name="ga0769471a9efd8efbf16c006e862f4bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0769471a9efd8efbf16c006e862f4bbc">&#9670;&nbsp;</a></span>lsm6dso32_timestamp_raw_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_timestamp_raw_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timestamp first data output register (r). The value is expressed as a 32-bit word and the bit resolution is 25 s.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3f3b7eba12abfa4c8045633240c8811f" name="ga3f3b7eba12abfa4c8045633240c8811f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3b7eba12abfa4c8045633240c8811f">&#9670;&nbsp;</a></span>lsm6dso32_timestamp_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_timestamp_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables timestamp counter.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of timestamp_en in reg CTRL10_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga416dec95ea4fba5973c00d17d4bf2e1d" name="ga416dec95ea4fba5973c00d17d4bf2e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga416dec95ea4fba5973c00d17d4bf2e1d">&#9670;&nbsp;</a></span>lsm6dso32_wkup_dur_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_wkup_dur_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wake up duration event.[get] 1LSb = 1 / ODR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wake_dur in reg WAKE_UP_DUR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga086a442b17b0873dffed687c3455b476" name="ga086a442b17b0873dffed687c3455b476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga086a442b17b0873dffed687c3455b476">&#9670;&nbsp;</a></span>lsm6dso32_wkup_dur_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_wkup_dur_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wake up duration event.[set] 1LSb = 1 / ODR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wake_dur in reg WAKE_UP_DUR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga51a1afce5cf6a9d49c639b3f19cc8375" name="ga51a1afce5cf6a9d49c639b3f19cc8375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51a1afce5cf6a9d49c639b3f19cc8375">&#9670;&nbsp;</a></span>lsm6dso32_wkup_threshold_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_wkup_threshold_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wk_ths in reg WAKE_UP_THS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad718d3a5a1ce0579234df5cb7a2849ac" name="gad718d3a5a1ce0579234df5cb7a2849ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad718d3a5a1ce0579234df5cb7a2849ac">&#9670;&nbsp;</a></span>lsm6dso32_wkup_threshold_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_wkup_threshold_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wk_ths in reg WAKE_UP_THS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3717e0dc59aaf1aa497a43d25b94bfa6" name="ga3717e0dc59aaf1aa497a43d25b94bfa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3717e0dc59aaf1aa497a43d25b94bfa6">&#9670;&nbsp;</a></span>lsm6dso32_wkup_ths_weight_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_wkup_ths_weight_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_wake_ths_w_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Weight of 1 LSB of wakeup threshold.[get] 0: 1 LSB =FS_XL / 64 1: 1 LSB = FS_XL / 256. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of wake_ths_w in reg WAKE_UP_DUR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0d319650c33a34a6b2a7bcb50e99bed" name="gad0d319650c33a34a6b2a7bcb50e99bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0d319650c33a34a6b2a7bcb50e99bed">&#9670;&nbsp;</a></span>lsm6dso32_wkup_ths_weight_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_wkup_ths_weight_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_wake_ths_w_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Weight of 1 LSB of wakeup threshold.[set] 0: 1 LSB =FS_XL / 64 1: 1 LSB = FS_XL / 256. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wake_ths_w in reg WAKE_UP_DUR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad69aa76575cfa6cc3949543b41b0a6df" name="gad69aa76575cfa6cc3949543b41b0a6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad69aa76575cfa6cc3949543b41b0a6df">&#9670;&nbsp;</a></span>lsm6dso32_write_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_write_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write generic device register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions(ptr) </td></tr>
    <tr><td class="paramname">reg</td><td>register to write </td></tr>
    <tr><td class="paramname">data</td><td>pointer to data to write in register reg(ptr) </td></tr>
    <tr><td class="paramname">len</td><td>number of consecutive register to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">interface</td><td>status (MANDATORY: return 0 -&gt; no Error) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga92969236ee0211ce4c726483d98ac33b" name="ga92969236ee0211ce4c726483d98ac33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92969236ee0211ce4c726483d98ac33b">&#9670;&nbsp;</a></span>lsm6dso32_xl_data_rate_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_data_rate_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_xl_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer UI data rate selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the data rate and the power mode of the accelerometer </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a207ff3be5517a47acab40953de7863" name="ga4a207ff3be5517a47acab40953de7863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a207ff3be5517a47acab40953de7863">&#9670;&nbsp;</a></span>lsm6dso32_xl_data_rate_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_data_rate_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_xl_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer UI data rate and power mode selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Change the data rate and the power mode of the accelerometer </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga158e746b34a73997c8f449d8e6351123" name="ga158e746b34a73997c8f449d8e6351123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga158e746b34a73997c8f449d8e6351123">&#9670;&nbsp;</a></span>lsm6dso32_xl_fast_settling_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_fast_settling_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fastsettl_mode_xl in reg CTRL8_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga284425d70a75d6baff84e38a257e4270" name="ga284425d70a75d6baff84e38a257e4270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga284425d70a75d6baff84e38a257e4270">&#9670;&nbsp;</a></span>lsm6dso32_xl_fast_settling_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_fast_settling_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fastsettl_mode_xl in reg CTRL8_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6613284412a8d411cb1ebde0cc5a9479" name="ga6613284412a8d411cb1ebde0cc5a9479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6613284412a8d411cb1ebde0cc5a9479">&#9670;&nbsp;</a></span>lsm6dso32_xl_filter_lp2_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_filter_lp2_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer output from LPF2 filtering stage selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of lpf2_xl_en in reg CTRL1_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga523c4ca3f51f19e481feab3f14989e43" name="ga523c4ca3f51f19e481feab3f14989e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga523c4ca3f51f19e481feab3f14989e43">&#9670;&nbsp;</a></span>lsm6dso32_xl_filter_lp2_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_filter_lp2_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer output from LPF2 filtering stage selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of lpf2_xl_en in reg CTRL1_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4405664ce229021a673a0a4382c3ee43" name="ga4405664ce229021a673a0a4382c3ee43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4405664ce229021a673a0a4382c3ee43">&#9670;&nbsp;</a></span>lsm6dso32_xl_flag_data_ready_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_flag_data_ready_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer new data available.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of xlda in reg STATUS_REG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5cb318d5c99f38320add2289aa447431" name="ga5cb318d5c99f38320add2289aa447431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb318d5c99f38320add2289aa447431">&#9670;&nbsp;</a></span>lsm6dso32_xl_full_scale_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_full_scale_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fs_xl_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer full-scale selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fs_xl in reg CTRL1_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga288aee4c8f26697016c0301b2deed9a1" name="ga288aee4c8f26697016c0301b2deed9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga288aee4c8f26697016c0301b2deed9a1">&#9670;&nbsp;</a></span>lsm6dso32_xl_full_scale_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_full_scale_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fs_xl_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer full-scale selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fs_xl in reg CTRL1_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2c7e04a6763994275287550a730a63d3" name="ga2c7e04a6763994275287550a730a63d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c7e04a6763994275287550a730a63d3">&#9670;&nbsp;</a></span>lsm6dso32_xl_hp_path_internal_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_hp_path_internal_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_slope_fds_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of slope_fds in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga689eb6a6b5df2a4153a2dacc699435f3" name="ga689eb6a6b5df2a4153a2dacc699435f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga689eb6a6b5df2a4153a2dacc699435f3">&#9670;&nbsp;</a></span>lsm6dso32_xl_hp_path_internal_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_hp_path_internal_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_slope_fds_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of slope_fds in reg TAP_CFG0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadadf3c44aeaf858b80055836d7f50eca" name="gadadf3c44aeaf858b80055836d7f50eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadadf3c44aeaf858b80055836d7f50eca">&#9670;&nbsp;</a></span>lsm6dso32_xl_hp_path_on_out_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_hp_path_on_out_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_hp_slope_xl_en_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer slope filter / high-pass filter selection on output.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of hp_slope_xl_en in reg CTRL8_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9683b818d72fecf004b269c6ad50c2ab" name="ga9683b818d72fecf004b269c6ad50c2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9683b818d72fecf004b269c6ad50c2ab">&#9670;&nbsp;</a></span>lsm6dso32_xl_hp_path_on_out_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_hp_path_on_out_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_hp_slope_xl_en_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer slope filter / high-pass filter selection on output.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of hp_slope_xl_en in reg CTRL8_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4b12f19e56dd61dde4b2c857bb5f1cd0" name="ga4b12f19e56dd61dde4b2c857bb5f1cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b12f19e56dd61dde4b2c857bb5f1cd0">&#9670;&nbsp;</a></span>lsm6dso32_xl_lp2_on_6d_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_lp2_on_6d_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low pass filter 2 on 6D function selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of low_pass_on_6d in reg CTRL8_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ce43e22755ce0b4a39f30d9fd637ed8" name="ga2ce43e22755ce0b4a39f30d9fd637ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce43e22755ce0b4a39f30d9fd637ed8">&#9670;&nbsp;</a></span>lsm6dso32_xl_lp2_on_6d_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_lp2_on_6d_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low pass filter 2 on 6D function selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of low_pass_on_6d in reg CTRL8_XL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga70bb40faba4d679cc6f6289ac8ea2bca" name="ga70bb40faba4d679cc6f6289ac8ea2bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70bb40faba4d679cc6f6289ac8ea2bca">&#9670;&nbsp;</a></span>lsm6dso32_xl_offset_weight_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_offset_weight_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_usr_off_w_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of usr_off_w in reg CTRL6_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2426edf9bb86527eb49573181a5350b7" name="ga2426edf9bb86527eb49573181a5350b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2426edf9bb86527eb49573181a5350b7">&#9670;&nbsp;</a></span>lsm6dso32_xl_offset_weight_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_offset_weight_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_usr_off_w_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of usr_off_w in reg CTRL6_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa2519d81127bf0a0c950f9d303c9c078" name="gaa2519d81127bf0a0c950f9d303c9c078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2519d81127bf0a0c950f9d303c9c078">&#9670;&nbsp;</a></span>lsm6dso32_xl_self_test_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_self_test_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_st_xl_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Linear acceleration sensor self-test enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of st_xl in reg CTRL5_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadcd69817cf56dcaa72f32b4046c891f6" name="gadcd69817cf56dcaa72f32b4046c891f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcd69817cf56dcaa72f32b4046c891f6">&#9670;&nbsp;</a></span>lsm6dso32_xl_self_test_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_self_test_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_st_xl_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Linear acceleration sensor self-test enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of st_xl in reg CTRL5_C </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga196e508640b9c4a5edb50d20a196b188" name="ga196e508640b9c4a5edb50d20a196b188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga196e508640b9c4a5edb50d20a196b188">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User offset on out flag.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>values of usr_off_on_out in reg CTRL7_G </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadd550d5351aced752d95fdce9eec6b7c" name="gadd550d5351aced752d95fdce9eec6b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd550d5351aced752d95fdce9eec6b7c">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_on_wkup_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_on_wkup_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wake up duration event.[get] 1LSb = 1 / ODR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of usr_off_on_wu in reg WAKE_UP_THS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae2728f797fac64296689c9b617199694" name="gae2728f797fac64296689c9b617199694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2728f797fac64296689c9b617199694">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_on_wkup_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_on_wkup_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wake up duration event.[set] 1LSb = 1 / ODR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of usr_off_on_wu in reg WAKE_UP_THS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae1cd2ce1f6f96122af733334b13b84d8" name="gae1cd2ce1f6f96122af733334b13b84d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1cd2ce1f6f96122af733334b13b84d8">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables user offset on out.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of usr_off_on_out in reg CTRL7_G </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga096a3da79f4ca8a6b19e0942c6c3c57e" name="ga096a3da79f4ca8a6b19e0942c6c3c57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga096a3da79f4ca8a6b19e0942c6c3c57e">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_x_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_x_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer X-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9a1f2830a6ad925a54dc359493a57719" name="ga9a1f2830a6ad925a54dc359493a57719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1f2830a6ad925a54dc359493a57719">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_x_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_x_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer X-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabc6c4e26fde2c0c9561b455c2a46471e" name="gabc6c4e26fde2c0c9561b455c2a46471e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc6c4e26fde2c0c9561b455c2a46471e">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_y_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_y_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer Y-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4ec9d28299b8e97b22afab95ba08ce39" name="ga4ec9d28299b8e97b22afab95ba08ce39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec9d28299b8e97b22afab95ba08ce39">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_y_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_y_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer Y-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga219a33c09522202c0e5aca2337137e95" name="ga219a33c09522202c0e5aca2337137e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga219a33c09522202c0e5aca2337137e95">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_z_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_z_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer Z-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3ee73f7a7372b236d2c64edc948faab2" name="ga3ee73f7a7372b236d2c64edc948faab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee73f7a7372b236d2c64edc948faab2">&#9670;&nbsp;</a></span>lsm6dso32_xl_usr_offset_z_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_xl_usr_offset_z_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accelerometer Z-axis user offset correction expressed in twos complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
