# VSDIATgrind
GitHub for my VSDIAT adventure!

[Sky130 DAY 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#sky130-day-1---inception-of-open-source-eda-openlane-and-sky130-pdk)
- [How to Talk to Computers](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#how-to-talk-to-computers)
    - [0 - Introduction to QFN-48 Package, chip pads, core, die and IPs](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#0---introduction-to-qfn-48-package-chip-pads-core-die-and-ips)
    - [1 - Introduction to RISC-V](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#1---introduction-to-risc-v)
    - [2 - From Software Applications to Hardware](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#2---from-software-applications-to-hardware)
- [SoC Design and OpenLANE](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#soc-design-and-openlane)
    - [3 - Introduction to all components of open-source digital asic design](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#3---introduction-to-all-components-of-open-source-digital-asic-design)
    - [4 - Simplified RTL2GDS flow](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#4---simplified-rtl2gds-flow)
    - [5 - Introduction to OpenLANE and Strive chipsets](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#5---introduction-to-openlane-and-strive-chipsets)
    - [6 - Introduction to OpenLANE detailed ASIC design flow](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#6---introduction-to-openlane-detailed-asic-design-flow)
- [Get Familiar to Open Source EDA Tools](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#get-familiar-to-open-source-eda-tools)
    - [7 - OpenLANE Directory in Detail](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#7---openlane-directory-structure-in-detail)
    - [8 - Design Preparation Step](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#8---design-preparation-step)
    - [9 - Review Files After Design Prep and Run Synthesis](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#9---review-files-after-design-prep-and-run-synthesis)
    - [10 - OpenLANE Project Git Link Description](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#10---openlane-project-git-link-description)
    - [11 - Steps to Characterize Synthesis Results](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%201.md#11---steps-to-characterize-synthesis-results)

[Sky130 DAY 2 - Good Floorplan vs Bad Floorplan and Introduction to Library Cells](https://github.com/PenguinDaBozo/VSDIATgrind/blob/main/DAY%202.md#sky130-day-2---good-floorplan-vs-bad-floorplan-and-introduction-to-library-cells)
- Chip Floor planning considerations
    - 12 - Utilization factor and aspect ratio
    - 13 - Concept of pre-placed cells
    - 14 - De-coupling capacitors
    - 15 - Power planning
    - 16-Pin placement and logical cell placement blockage
    - 17-Steps to run floorplan using OpenLANE
    - 18-Review floorplan files and steps to view floorplan
    - 19-Review floorplan layout in Magic
- Library Binding and Placement
    - 20-Netlist binding and initial place design
    - 21- Optimize placement using estimated wire-length and capacitance
    - 22-Final placement optimization
    - 23-Need for libraries and characterization
    - 24-Congestion aware placement using RePlAce
- Cell Design and Characterization Flows
    - 25-Inputs for cell design flow
    - 26-Circuit design step
    - 27-Layout design step
    - 28-Typical characterization flow
- General Timing Characterization Parameters
    - 29-Timing threshold definitions
    - 30-Propagation delay and transition time
