// Seed: 1107726940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wand id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_10 = -1'b0;
  wor module_0 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign id_6 = id_3[1];
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_2,
      id_6,
      id_6,
      id_5,
      id_6,
      id_2,
      id_6,
      id_6,
      id_2,
      id_2
  );
endmodule
