Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Mon Dec  9 01:40:47 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt final_impl_1.twr final_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {tnes/clk} -period 20.8333 [get_pins {tnes/osc/CLKHF }] 
[IGNORED:]create_generated_clock -name {clk} -source [get_pins the_pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins the_pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.576718%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
tnes/player1_input_7__I_22/Q            |          No required time
tnes/player1_input_7__I_21/Q            |          No required time
tnes/player1_input_7__I_19/Q            |          No required time
tnes/player1_input_7__I_20/Q            |          No required time
tnes/player2_input_7__I_23/Q            |          No required time
tnes/player2_input_7__I_24/Q            |          No required time
tnes/player2_input_7__I_25/Q            |          No required time
tnes/player2_input_7__I_26/Q            |          No required time
tnes/player1_input_7__I_0_2/Q           |          No required time
tnes/player2_input_7__I_0_2/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
the_vga/col_9__I_0/D                    |    No arrival or required
the_vga/col_9__I_0/SR                   |    No arrival or required
the_vga/col_9__I_10/D                   |    No arrival or required
the_vga/col_9__I_11/D                   |    No arrival or required
{the_vga/col_9__I_11/SR   the_vga/col_9__I_10/SR}                           
                                        |    No arrival or required
the_vga/col_9__I_12/D                   |    No arrival or required
the_vga/col_9__I_13/D                   |    No arrival or required
{the_vga/col_9__I_13/SR   the_vga/col_9__I_12/SR}                           
                                        |    No arrival or required
the_vga/col_9__I_14/D                   |    No arrival or required
the_vga/col_9__I_15/D                   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        52
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
nes2_in                                 |                     input
nes1_in                                 |                     input
ext_osc                                 |                     input
nes_clk_o                               |                    output
debug_tail                              |                    output
nes_latch                               |                    output
vsync                                   |                    output
hsync                                   |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        14
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
vsync_c_N_3067                          |        the_vga/i5_3_lut/Z
nes_clk_o_c                             |    tnes/nes_clk_o_c_I_0/Z
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None


1.6  Error/Warning Messages
============================
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {clk} -source [get_pins {the_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {the_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {the_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {the_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tnes/clk                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "tnes/clk"
=======================
create_clock -name {tnes/clk} -period 20.8333 [get_pins {tnes/osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock tnes/clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From tnes/clk                          |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
tnes/osc/CLKHF (MPW)                    |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock tnes/clk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tnes/player2_input_7__I_0_2/SP           |    5.263 ns 
{tnes/player2_input_7__I_25/SP   tnes/player2_input_7__I_26/SP}              
                                         |    5.263 ns 
{tnes/player2_input_7__I_23/SP   tnes/player2_input_7__I_24/SP}              
                                         |    5.263 ns 
{tnes/player1_input_7__I_22/SP   tnes/player1_input_7__I_21/SP}              
                                         |    5.858 ns 
tnes/player1_input_7__I_0_2/SP           |    6.453 ns 
{tnes/player1_input_7__I_19/SP   tnes/player1_input_7__I_20/SP}              
                                         |    7.048 ns 
tnes/counter_8__I_246/D                  |   10.480 ns 
tnes/counter_8__I_247/D                  |   10.757 ns 
tnes/counter_8__I_248/D                  |   11.589 ns 
tnes/counter_8__I_249/D                  |   11.866 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tnes/counter_8__I_248/Q  (SLICE_R9C30D)
Path End         : tnes/player2_input_7__I_0_2/SP  (SLICE_R11C14D)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 4
Delay Ratio      : 82.0% (route), 18.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.263 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  16      
tnes/clk                                                     NET DELAY           5.499                  5.499  16      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes/counter_8__I_248/CK->tnes/counter_8__I_248/Q
                                          SLICE_R9C30D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
tnes/NESCount[5]                                             NET DELAY           3.846                 10.733  3       
tnes/i3_4_lut/C->tnes/i3_4_lut/Z          SLICE_R14C31A      A0_TO_F0_DELAY      0.476                 11.209  2       
tnes/nes_clk_o_c_N_3070                                      NET DELAY           0.304                 11.513  2       
tnes/i1_2_lut/B->tnes/i1_2_lut/Z          SLICE_R14C31A      C1_TO_F1_DELAY      0.449                 11.962  1       
tnes/n6                                                      NET DELAY           2.168                 14.130  1       
tnes/i39284_4_lut/D->tnes/i39284_4_lut/Z  SLICE_R14C31B      D1_TO_F1_DELAY      0.449                 14.579  6       
tnes/player2_input_0__N_70                                   NET DELAY           6.292                 20.871  6       
tnes/player2_input_7__I_0_2/SP                                                   0.000                 20.871  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  16      
tnes/clk                                                     NET DELAY           5.499                 26.332  16      
tnes/player2_input_7__I_0_2/CK                                                   0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(20.870)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    5.263  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_248/Q  (SLICE_R9C30D)
Path End         : {tnes/player2_input_7__I_25/SP   tnes/player2_input_7__I_26/SP}  (SLICE_R17C7D)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 4
Delay Ratio      : 82.0% (route), 18.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.263 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  16      
tnes/clk                                                     NET DELAY           5.499                  5.499  16      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes/counter_8__I_248/CK->tnes/counter_8__I_248/Q
                                          SLICE_R9C30D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
tnes/NESCount[5]                                             NET DELAY           3.846                 10.733  3       
tnes/i3_4_lut/C->tnes/i3_4_lut/Z          SLICE_R14C31A      A0_TO_F0_DELAY      0.476                 11.209  2       
tnes/nes_clk_o_c_N_3070                                      NET DELAY           0.304                 11.513  2       
tnes/i1_2_lut/B->tnes/i1_2_lut/Z          SLICE_R14C31A      C1_TO_F1_DELAY      0.449                 11.962  1       
tnes/n6                                                      NET DELAY           2.168                 14.130  1       
tnes/i39284_4_lut/D->tnes/i39284_4_lut/Z  SLICE_R14C31B      D1_TO_F1_DELAY      0.449                 14.579  6       
tnes/player2_input_0__N_70                                   NET DELAY           6.292                 20.871  6       
{tnes/player2_input_7__I_25/SP   tnes/player2_input_7__I_26/SP}
                                                                                 0.000                 20.871  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  16      
tnes/clk                                                     NET DELAY           5.499                 26.332  16      
{tnes/player2_input_7__I_25/CK   tnes/player2_input_7__I_26/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(20.870)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    5.263  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_248/Q  (SLICE_R9C30D)
Path End         : {tnes/player2_input_7__I_23/SP   tnes/player2_input_7__I_24/SP}  (SLICE_R11C7C)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 4
Delay Ratio      : 82.0% (route), 18.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.263 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  16      
tnes/clk                                                     NET DELAY           5.499                  5.499  16      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes/counter_8__I_248/CK->tnes/counter_8__I_248/Q
                                          SLICE_R9C30D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
tnes/NESCount[5]                                             NET DELAY           3.846                 10.733  3       
tnes/i3_4_lut/C->tnes/i3_4_lut/Z          SLICE_R14C31A      A0_TO_F0_DELAY      0.476                 11.209  2       
tnes/nes_clk_o_c_N_3070                                      NET DELAY           0.304                 11.513  2       
tnes/i1_2_lut/B->tnes/i1_2_lut/Z          SLICE_R14C31A      C1_TO_F1_DELAY      0.449                 11.962  1       
tnes/n6                                                      NET DELAY           2.168                 14.130  1       
tnes/i39284_4_lut/D->tnes/i39284_4_lut/Z  SLICE_R14C31B      D1_TO_F1_DELAY      0.449                 14.579  6       
tnes/player2_input_0__N_70                                   NET DELAY           6.292                 20.871  6       
{tnes/player2_input_7__I_23/SP   tnes/player2_input_7__I_24/SP}
                                                                                 0.000                 20.871  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  16      
tnes/clk                                                     NET DELAY           5.499                 26.332  16      
{tnes/player2_input_7__I_23/CK   tnes/player2_input_7__I_24/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(20.870)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    5.263  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_248/Q  (SLICE_R9C30D)
Path End         : {tnes/player1_input_7__I_22/SP   tnes/player1_input_7__I_21/SP}  (SLICE_R16C14C)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 4
Delay Ratio      : 81.3% (route), 18.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.858 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  16      
tnes/clk                                                     NET DELAY           5.499                  5.499  16      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes/counter_8__I_248/CK->tnes/counter_8__I_248/Q
                                          SLICE_R9C30D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
tnes/NESCount[5]                                             NET DELAY           3.846                 10.733  3       
tnes/i3_4_lut/C->tnes/i3_4_lut/Z          SLICE_R14C31A      A0_TO_F0_DELAY      0.476                 11.209  2       
tnes/nes_clk_o_c_N_3070                                      NET DELAY           0.304                 11.513  2       
tnes/i1_2_lut/B->tnes/i1_2_lut/Z          SLICE_R14C31A      C1_TO_F1_DELAY      0.449                 11.962  1       
tnes/n6                                                      NET DELAY           2.168                 14.130  1       
tnes/i39284_4_lut/D->tnes/i39284_4_lut/Z  SLICE_R14C31B      D1_TO_F1_DELAY      0.449                 14.579  6       
tnes/player2_input_0__N_70                                   NET DELAY           5.697                 20.276  6       
{tnes/player1_input_7__I_22/SP   tnes/player1_input_7__I_21/SP}
                                                                                 0.000                 20.276  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  16      
tnes/clk                                                     NET DELAY           5.499                 26.332  16      
{tnes/player1_input_7__I_22/CK   tnes/player1_input_7__I_21/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(20.275)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    5.858  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_248/Q  (SLICE_R9C30D)
Path End         : tnes/player1_input_7__I_0_2/SP  (SLICE_R19C20B)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 4
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.453 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  16      
tnes/clk                                                     NET DELAY           5.499                  5.499  16      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes/counter_8__I_248/CK->tnes/counter_8__I_248/Q
                                          SLICE_R9C30D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
tnes/NESCount[5]                                             NET DELAY           3.846                 10.733  3       
tnes/i3_4_lut/C->tnes/i3_4_lut/Z          SLICE_R14C31A      A0_TO_F0_DELAY      0.476                 11.209  2       
tnes/nes_clk_o_c_N_3070                                      NET DELAY           0.304                 11.513  2       
tnes/i1_2_lut/B->tnes/i1_2_lut/Z          SLICE_R14C31A      C1_TO_F1_DELAY      0.449                 11.962  1       
tnes/n6                                                      NET DELAY           2.168                 14.130  1       
tnes/i39284_4_lut/D->tnes/i39284_4_lut/Z  SLICE_R14C31B      D1_TO_F1_DELAY      0.449                 14.579  6       
tnes/player2_input_0__N_70                                   NET DELAY           5.102                 19.681  6       
tnes/player1_input_7__I_0_2/SP                                                   0.000                 19.681  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  16      
tnes/clk                                                     NET DELAY           5.499                 26.332  16      
tnes/player1_input_7__I_0_2/CK                                                   0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.680)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.453  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_248/Q  (SLICE_R9C30D)
Path End         : {tnes/player1_input_7__I_19/SP   tnes/player1_input_7__I_20/SP}  (SLICE_R18C19D)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 4
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.048 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  16      
tnes/clk                                                     NET DELAY           5.499                  5.499  16      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tnes/counter_8__I_248/CK->tnes/counter_8__I_248/Q
                                          SLICE_R9C30D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
tnes/NESCount[5]                                             NET DELAY           3.846                 10.733  3       
tnes/i3_4_lut/C->tnes/i3_4_lut/Z          SLICE_R14C31A      A0_TO_F0_DELAY      0.476                 11.209  2       
tnes/nes_clk_o_c_N_3070                                      NET DELAY           0.304                 11.513  2       
tnes/i1_2_lut/B->tnes/i1_2_lut/Z          SLICE_R14C31A      C1_TO_F1_DELAY      0.449                 11.962  1       
tnes/n6                                                      NET DELAY           2.168                 14.130  1       
tnes/i39284_4_lut/D->tnes/i39284_4_lut/Z  SLICE_R14C31B      D1_TO_F1_DELAY      0.449                 14.579  6       
tnes/player2_input_0__N_70                                   NET DELAY           4.507                 19.086  6       
{tnes/player1_input_7__I_19/SP   tnes/player1_input_7__I_20/SP}
                                                                                 0.000                 19.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  16      
tnes/clk                                                     NET DELAY           5.499                 26.332  16      
{tnes/player1_input_7__I_19/CK   tnes/player1_input_7__I_20/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.085)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.048  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_979_1099__i1/Q  (SLICE_R9C29A)
Path End         : tnes/counter_8__I_246/D  (SLICE_R9C31A)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.480 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
tnes/clk                                                     NET DELAY               5.499                  5.499  16      
tnes/counter_979_1099__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tnes/counter_979_1099__i1/CK->tnes/counter_979_1099__i1/Q
                                          SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
tnes/n17                                                     NET DELAY               2.022                  8.909  1       
tnes/counter_979_1099_add_4_1/C1->tnes/counter_979_1099_add_4_1/CO1
                                          SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
tnes/n31503                                                  NET DELAY               0.000                  9.252  2       
tnes/counter_979_1099_add_4_3/CI0->tnes/counter_979_1099_add_4_3/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
tnes/n59434                                                  NET DELAY               0.000                  9.529  2       
tnes/counter_979_1099_add_4_3/CI1->tnes/counter_979_1099_add_4_3/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
tnes/n31505                                                  NET DELAY               0.000                  9.806  2       
tnes/counter_979_1099_add_4_5/CI0->tnes/counter_979_1099_add_4_5/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
tnes/n59437                                                  NET DELAY               0.000                 10.083  2       
tnes/counter_979_1099_add_4_5/CI1->tnes/counter_979_1099_add_4_5/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
tnes/n31507                                                  NET DELAY               0.000                 10.360  2       
tnes/counter_979_1099_add_4_7/CI0->tnes/counter_979_1099_add_4_7/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
tnes/n59440                                                  NET DELAY               0.000                 10.637  2       
tnes/counter_979_1099_add_4_7/CI1->tnes/counter_979_1099_add_4_7/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
tnes/n31509                                                  NET DELAY               0.555                 11.469  2       
tnes/counter_979_1099_add_4_9/CI0->tnes/counter_979_1099_add_4_9/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
tnes/n59443                                                  NET DELAY               0.000                 11.746  2       
tnes/counter_979_1099_add_4_9/CI1->tnes/counter_979_1099_add_4_9/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
tnes/n31511                                                  NET DELAY               0.000                 12.023  2       
tnes/counter_979_1099_add_4_11/CI0->tnes/counter_979_1099_add_4_11/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
tnes/n59446                                                  NET DELAY               0.000                 12.300  2       
tnes/counter_979_1099_add_4_11/CI1->tnes/counter_979_1099_add_4_11/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
tnes/n31513                                                  NET DELAY               0.000                 12.577  2       
tnes/counter_979_1099_add_4_13/CI0->tnes/counter_979_1099_add_4_13/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
tnes/n59449                                                  NET DELAY               0.000                 12.854  2       
tnes/counter_979_1099_add_4_13/CI1->tnes/counter_979_1099_add_4_13/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
tnes/n31515                                                  NET DELAY               0.000                 13.131  2       
tnes/counter_979_1099_add_4_15/CI0->tnes/counter_979_1099_add_4_15/CO0
                                          SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
tnes/n59452                                                  NET DELAY               0.000                 13.408  2       
tnes/counter_979_1099_add_4_15/CI1->tnes/counter_979_1099_add_4_15/CO1
                                          SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
tnes/n31517                                                  NET DELAY               0.555                 14.240  2       
tnes/counter_979_1099_add_4_17/CI0->tnes/counter_979_1099_add_4_17/CO0
                                          SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
tnes/n59455                                                  NET DELAY               0.661                 15.178  2       
tnes/counter_979_1099_add_4_17/D1->tnes/counter_979_1099_add_4_17/S1
                                          SLICE_R9C31A       D1_TO_F1_DELAY          0.476                 15.654  1       
tnes/counter_8__N_1794[16]                                   NET DELAY               0.000                 15.654  1       
tnes/counter_8__I_246/D                                                              0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
tnes/clk                                                     NET DELAY               5.499                 26.332  16      
{tnes/counter_8__I_247/CK   tnes/counter_8__I_246/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.480  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_979_1099__i1/Q  (SLICE_R9C29A)
Path End         : tnes/counter_8__I_247/D  (SLICE_R9C31A)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.757 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
tnes/clk                                                     NET DELAY               5.499                  5.499  16      
tnes/counter_979_1099__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tnes/counter_979_1099__i1/CK->tnes/counter_979_1099__i1/Q
                                          SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
tnes/n17                                                     NET DELAY               2.022                  8.909  1       
tnes/counter_979_1099_add_4_1/C1->tnes/counter_979_1099_add_4_1/CO1
                                          SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
tnes/n31503                                                  NET DELAY               0.000                  9.252  2       
tnes/counter_979_1099_add_4_3/CI0->tnes/counter_979_1099_add_4_3/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
tnes/n59434                                                  NET DELAY               0.000                  9.529  2       
tnes/counter_979_1099_add_4_3/CI1->tnes/counter_979_1099_add_4_3/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
tnes/n31505                                                  NET DELAY               0.000                  9.806  2       
tnes/counter_979_1099_add_4_5/CI0->tnes/counter_979_1099_add_4_5/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
tnes/n59437                                                  NET DELAY               0.000                 10.083  2       
tnes/counter_979_1099_add_4_5/CI1->tnes/counter_979_1099_add_4_5/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
tnes/n31507                                                  NET DELAY               0.000                 10.360  2       
tnes/counter_979_1099_add_4_7/CI0->tnes/counter_979_1099_add_4_7/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
tnes/n59440                                                  NET DELAY               0.000                 10.637  2       
tnes/counter_979_1099_add_4_7/CI1->tnes/counter_979_1099_add_4_7/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
tnes/n31509                                                  NET DELAY               0.555                 11.469  2       
tnes/counter_979_1099_add_4_9/CI0->tnes/counter_979_1099_add_4_9/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
tnes/n59443                                                  NET DELAY               0.000                 11.746  2       
tnes/counter_979_1099_add_4_9/CI1->tnes/counter_979_1099_add_4_9/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
tnes/n31511                                                  NET DELAY               0.000                 12.023  2       
tnes/counter_979_1099_add_4_11/CI0->tnes/counter_979_1099_add_4_11/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
tnes/n59446                                                  NET DELAY               0.000                 12.300  2       
tnes/counter_979_1099_add_4_11/CI1->tnes/counter_979_1099_add_4_11/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
tnes/n31513                                                  NET DELAY               0.000                 12.577  2       
tnes/counter_979_1099_add_4_13/CI0->tnes/counter_979_1099_add_4_13/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
tnes/n59449                                                  NET DELAY               0.000                 12.854  2       
tnes/counter_979_1099_add_4_13/CI1->tnes/counter_979_1099_add_4_13/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
tnes/n31515                                                  NET DELAY               0.000                 13.131  2       
tnes/counter_979_1099_add_4_15/CI0->tnes/counter_979_1099_add_4_15/CO0
                                          SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
tnes/n59452                                                  NET DELAY               0.000                 13.408  2       
tnes/counter_979_1099_add_4_15/CI1->tnes/counter_979_1099_add_4_15/CO1
                                          SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
tnes/n31517                                                  NET DELAY               1.216                 14.901  2       
tnes/counter_979_1099_add_4_17/D0->tnes/counter_979_1099_add_4_17/S0
                                          SLICE_R9C31A       D0_TO_F0_DELAY          0.476                 15.377  1       
tnes/counter_8__N_1794[15]                                   NET DELAY               0.000                 15.377  1       
tnes/counter_8__I_247/D                                                              0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
tnes/clk                                                     NET DELAY               5.499                 26.332  16      
{tnes/counter_8__I_247/CK   tnes/counter_8__I_246/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.757  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_979_1099__i1/Q  (SLICE_R9C29A)
Path End         : tnes/counter_8__I_248/D  (SLICE_R9C30D)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.589 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
tnes/clk                                                     NET DELAY               5.499                  5.499  16      
tnes/counter_979_1099__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tnes/counter_979_1099__i1/CK->tnes/counter_979_1099__i1/Q
                                          SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
tnes/n17                                                     NET DELAY               2.022                  8.909  1       
tnes/counter_979_1099_add_4_1/C1->tnes/counter_979_1099_add_4_1/CO1
                                          SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
tnes/n31503                                                  NET DELAY               0.000                  9.252  2       
tnes/counter_979_1099_add_4_3/CI0->tnes/counter_979_1099_add_4_3/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
tnes/n59434                                                  NET DELAY               0.000                  9.529  2       
tnes/counter_979_1099_add_4_3/CI1->tnes/counter_979_1099_add_4_3/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
tnes/n31505                                                  NET DELAY               0.000                  9.806  2       
tnes/counter_979_1099_add_4_5/CI0->tnes/counter_979_1099_add_4_5/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
tnes/n59437                                                  NET DELAY               0.000                 10.083  2       
tnes/counter_979_1099_add_4_5/CI1->tnes/counter_979_1099_add_4_5/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
tnes/n31507                                                  NET DELAY               0.000                 10.360  2       
tnes/counter_979_1099_add_4_7/CI0->tnes/counter_979_1099_add_4_7/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
tnes/n59440                                                  NET DELAY               0.000                 10.637  2       
tnes/counter_979_1099_add_4_7/CI1->tnes/counter_979_1099_add_4_7/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
tnes/n31509                                                  NET DELAY               0.555                 11.469  2       
tnes/counter_979_1099_add_4_9/CI0->tnes/counter_979_1099_add_4_9/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
tnes/n59443                                                  NET DELAY               0.000                 11.746  2       
tnes/counter_979_1099_add_4_9/CI1->tnes/counter_979_1099_add_4_9/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
tnes/n31511                                                  NET DELAY               0.000                 12.023  2       
tnes/counter_979_1099_add_4_11/CI0->tnes/counter_979_1099_add_4_11/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
tnes/n59446                                                  NET DELAY               0.000                 12.300  2       
tnes/counter_979_1099_add_4_11/CI1->tnes/counter_979_1099_add_4_11/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
tnes/n31513                                                  NET DELAY               0.000                 12.577  2       
tnes/counter_979_1099_add_4_13/CI0->tnes/counter_979_1099_add_4_13/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
tnes/n59449                                                  NET DELAY               0.000                 12.854  2       
tnes/counter_979_1099_add_4_13/CI1->tnes/counter_979_1099_add_4_13/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
tnes/n31515                                                  NET DELAY               0.000                 13.131  2       
tnes/counter_979_1099_add_4_15/CI0->tnes/counter_979_1099_add_4_15/CO0
                                          SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
tnes/n59452                                                  NET DELAY               0.661                 14.069  2       
tnes/counter_979_1099_add_4_15/D1->tnes/counter_979_1099_add_4_15/S1
                                          SLICE_R9C30D       D1_TO_F1_DELAY          0.476                 14.545  1       
tnes/counter_8__N_1794[14]                                   NET DELAY               0.000                 14.545  1       
tnes/counter_8__I_248/D                                                              0.000                 14.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
tnes/clk                                                     NET DELAY               5.499                 26.332  16      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(14.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.589  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_979_1099__i1/Q  (SLICE_R9C29A)
Path End         : tnes/counter_8__I_249/D  (SLICE_R9C30D)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.866 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  16      
tnes/clk                                                     NET DELAY               5.499                  5.499  16      
tnes/counter_979_1099__i1/CK                                                         0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tnes/counter_979_1099__i1/CK->tnes/counter_979_1099__i1/Q
                                          SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
tnes/n17                                                     NET DELAY               2.022                  8.909  1       
tnes/counter_979_1099_add_4_1/C1->tnes/counter_979_1099_add_4_1/CO1
                                          SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
tnes/n31503                                                  NET DELAY               0.000                  9.252  2       
tnes/counter_979_1099_add_4_3/CI0->tnes/counter_979_1099_add_4_3/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
tnes/n59434                                                  NET DELAY               0.000                  9.529  2       
tnes/counter_979_1099_add_4_3/CI1->tnes/counter_979_1099_add_4_3/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
tnes/n31505                                                  NET DELAY               0.000                  9.806  2       
tnes/counter_979_1099_add_4_5/CI0->tnes/counter_979_1099_add_4_5/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
tnes/n59437                                                  NET DELAY               0.000                 10.083  2       
tnes/counter_979_1099_add_4_5/CI1->tnes/counter_979_1099_add_4_5/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
tnes/n31507                                                  NET DELAY               0.000                 10.360  2       
tnes/counter_979_1099_add_4_7/CI0->tnes/counter_979_1099_add_4_7/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
tnes/n59440                                                  NET DELAY               0.000                 10.637  2       
tnes/counter_979_1099_add_4_7/CI1->tnes/counter_979_1099_add_4_7/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
tnes/n31509                                                  NET DELAY               0.555                 11.469  2       
tnes/counter_979_1099_add_4_9/CI0->tnes/counter_979_1099_add_4_9/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
tnes/n59443                                                  NET DELAY               0.000                 11.746  2       
tnes/counter_979_1099_add_4_9/CI1->tnes/counter_979_1099_add_4_9/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
tnes/n31511                                                  NET DELAY               0.000                 12.023  2       
tnes/counter_979_1099_add_4_11/CI0->tnes/counter_979_1099_add_4_11/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
tnes/n59446                                                  NET DELAY               0.000                 12.300  2       
tnes/counter_979_1099_add_4_11/CI1->tnes/counter_979_1099_add_4_11/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
tnes/n31513                                                  NET DELAY               0.000                 12.577  2       
tnes/counter_979_1099_add_4_13/CI0->tnes/counter_979_1099_add_4_13/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
tnes/n59449                                                  NET DELAY               0.000                 12.854  2       
tnes/counter_979_1099_add_4_13/CI1->tnes/counter_979_1099_add_4_13/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
tnes/n31515                                                  NET DELAY               0.661                 13.792  2       
tnes/counter_979_1099_add_4_15/D0->tnes/counter_979_1099_add_4_15/S0
                                          SLICE_R9C30D       D0_TO_F0_DELAY          0.476                 14.268  1       
tnes/counter_8__N_1794[13]                                   NET DELAY               0.000                 14.268  1       
tnes/counter_8__I_249/D                                                              0.000                 14.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  16      
tnes/clk                                                     NET DELAY               5.499                 26.332  16      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(14.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.866  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tnes/counter_979_1099__i8/D              |    1.913 ns 
tnes/counter_8__I_0/D                    |    1.913 ns 
tnes/counter_8__I_253/D                  |    1.913 ns 
tnes/counter_8__I_252/D                  |    1.913 ns 
tnes/counter_8__I_251/D                  |    1.913 ns 
tnes/counter_8__I_250/D                  |    1.913 ns 
tnes/counter_8__I_249/D                  |    1.913 ns 
tnes/counter_8__I_248/D                  |    1.913 ns 
tnes/counter_8__I_247/D                  |    1.913 ns 
tnes/counter_8__I_246/D                  |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tnes/counter_979_1099__i8/Q  (SLICE_R9C30A)
Path End         : tnes/counter_979_1099__i8/D  (SLICE_R9C30A)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_979_1099__i8/CK   tnes/counter_8__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_979_1099__i8/CK->tnes/counter_979_1099__i8/Q
                                          SLICE_R9C30A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
tnes/n10                                                     NET DELAY        0.882                  4.745  1       
tnes/counter_979_1099_add_4_9/C0->tnes/counter_979_1099_add_4_9/S0
                                          SLICE_R9C30A       C0_TO_F0_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[7]                                    NET DELAY        0.000                  4.997  1       
tnes/counter_979_1099__i8/D                                                   0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_979_1099__i8/CK   tnes/counter_8__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_0/Q  (SLICE_R9C30A)
Path End         : tnes/counter_8__I_0/D  (SLICE_R9C30A)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_979_1099__i8/CK   tnes/counter_8__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_0/CK->tnes/counter_8__I_0/Q
                                          SLICE_R9C30A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
tnes/counter[8]                                              NET DELAY        0.882                  4.745  2       
tnes/counter_979_1099_add_4_9/C1->tnes/counter_979_1099_add_4_9/S1
                                          SLICE_R9C30A       C1_TO_F1_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[8]                                    NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_0/D                                                         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_979_1099__i8/CK   tnes/counter_8__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_253/Q  (SLICE_R9C30B)
Path End         : tnes/counter_8__I_253/D  (SLICE_R9C30B)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_253/CK   tnes/counter_8__I_252/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_253/CK->tnes/counter_8__I_253/Q
                                          SLICE_R9C30B       CLK_TO_Q0_DELAY  0.779                  3.863  3       
tnes/NESCount[0]                                             NET DELAY        0.882                  4.745  3       
tnes/counter_979_1099_add_4_11/C0->tnes/counter_979_1099_add_4_11/S0
                                          SLICE_R9C30B       C0_TO_F0_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[9]                                    NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_253/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_253/CK   tnes/counter_8__I_252/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_252/Q  (SLICE_R9C30B)
Path End         : tnes/counter_8__I_252/D  (SLICE_R9C30B)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_253/CK   tnes/counter_8__I_252/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_252/CK->tnes/counter_8__I_252/Q
                                          SLICE_R9C30B       CLK_TO_Q1_DELAY  0.779                  3.863  3       
tnes/NESCount[1]                                             NET DELAY        0.882                  4.745  3       
tnes/counter_979_1099_add_4_11/C1->tnes/counter_979_1099_add_4_11/S1
                                          SLICE_R9C30B       C1_TO_F1_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[10]                                   NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_252/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_253/CK   tnes/counter_8__I_252/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_251/Q  (SLICE_R9C30C)
Path End         : tnes/counter_8__I_251/D  (SLICE_R9C30C)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_251/CK   tnes/counter_8__I_250/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_251/CK->tnes/counter_8__I_251/Q
                                          SLICE_R9C30C       CLK_TO_Q0_DELAY  0.779                  3.863  3       
tnes/NESCount[2]                                             NET DELAY        0.882                  4.745  3       
tnes/counter_979_1099_add_4_13/C0->tnes/counter_979_1099_add_4_13/S0
                                          SLICE_R9C30C       C0_TO_F0_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[11]                                   NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_251/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_251/CK   tnes/counter_8__I_250/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_250/Q  (SLICE_R9C30C)
Path End         : tnes/counter_8__I_250/D  (SLICE_R9C30C)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_251/CK   tnes/counter_8__I_250/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_250/CK->tnes/counter_8__I_250/Q
                                          SLICE_R9C30C       CLK_TO_Q1_DELAY  0.779                  3.863  4       
tnes/NESCount[3]                                             NET DELAY        0.882                  4.745  4       
tnes/counter_979_1099_add_4_13/C1->tnes/counter_979_1099_add_4_13/S1
                                          SLICE_R9C30C       C1_TO_F1_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[12]                                   NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_250/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_251/CK   tnes/counter_8__I_250/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_249/Q  (SLICE_R9C30D)
Path End         : tnes/counter_8__I_249/D  (SLICE_R9C30D)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_249/CK->tnes/counter_8__I_249/Q
                                          SLICE_R9C30D       CLK_TO_Q0_DELAY  0.779                  3.863  3       
tnes/NESCount[4]                                             NET DELAY        0.882                  4.745  3       
tnes/counter_979_1099_add_4_15/C0->tnes/counter_979_1099_add_4_15/S0
                                          SLICE_R9C30D       C0_TO_F0_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[13]                                   NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_249/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_248/Q  (SLICE_R9C30D)
Path End         : tnes/counter_8__I_248/D  (SLICE_R9C30D)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_248/CK->tnes/counter_8__I_248/Q
                                          SLICE_R9C30D       CLK_TO_Q1_DELAY  0.779                  3.863  3       
tnes/NESCount[5]                                             NET DELAY        0.882                  4.745  3       
tnes/counter_979_1099_add_4_15/C1->tnes/counter_979_1099_add_4_15/S1
                                          SLICE_R9C30D       C1_TO_F1_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[14]                                   NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_248/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_249/CK   tnes/counter_8__I_248/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_247/Q  (SLICE_R9C31A)
Path End         : tnes/counter_8__I_247/D  (SLICE_R9C31A)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_247/CK   tnes/counter_8__I_246/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_247/CK->tnes/counter_8__I_247/Q
                                          SLICE_R9C31A       CLK_TO_Q0_DELAY  0.779                  3.863  3       
tnes/NESCount[6]                                             NET DELAY        0.882                  4.745  3       
tnes/counter_979_1099_add_4_17/C0->tnes/counter_979_1099_add_4_17/S0
                                          SLICE_R9C31A       C0_TO_F0_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[15]                                   NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_247/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_247/CK   tnes/counter_8__I_246/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tnes/counter_8__I_246/Q  (SLICE_R9C31A)
Path End         : tnes/counter_8__I_246/D  (SLICE_R9C31A)
Source Clock     : tnes/clk (R)
Destination Clock: tnes/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_247/CK   tnes/counter_8__I_246/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tnes/counter_8__I_246/CK->tnes/counter_8__I_246/Q
                                          SLICE_R9C31A       CLK_TO_Q1_DELAY  0.779                  3.863  3       
tnes/NESCount[7]                                             NET DELAY        0.882                  4.745  3       
tnes/counter_979_1099_add_4_17/C1->tnes/counter_979_1099_add_4_17/S1
                                          SLICE_R9C31A       C1_TO_F1_DELAY   0.252                  4.997  1       
tnes/counter_8__N_1794[16]                                   NET DELAY        0.000                  4.997  1       
tnes/counter_8__I_246/D                                                       0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tnes.osc/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  17      
tnes/clk                                                     NET DELAY        3.084                  3.084  17      
{tnes/counter_8__I_247/CK   tnes/counter_8__I_246/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



