
MAX30102.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08006108  08006108  00016108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062ac  080062ac  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080062ac  080062ac  000162ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062b4  080062b4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062b4  080062b4  000162b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062b8  080062b8  000162b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080062bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002c04  20000074  08006330  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002c78  08006330  00022c78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015993  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e21  00000000  00000000  00035a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  00038858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f90  00000000  00000000  000398f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002793b  00000000  00000000  0003a888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012eb5  00000000  00000000  000621c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee415  00000000  00000000  00075078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016348d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047ec  00000000  00000000  001634e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080060f0 	.word	0x080060f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080060f0 	.word	0x080060f0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <UART2_SendString>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void UART2_SendString(char *s) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) s, strlen(s), 1000);
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f7ff fe25 	bl	80001d0 <strlen>
 8000586:	4603      	mov	r3, r0
 8000588:	b29a      	uxth	r2, r3
 800058a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058e:	6879      	ldr	r1, [r7, #4]
 8000590:	4803      	ldr	r0, [pc, #12]	; (80005a0 <UART2_SendString+0x28>)
 8000592:	f003 fa44 	bl	8003a1e <HAL_UART_Transmit>
}
 8000596:	bf00      	nop
 8000598:	3708      	adds	r7, #8
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	200018e0 	.word	0x200018e0

080005a4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005a4:	b598      	push	{r3, r4, r7, lr}
 80005a6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005a8:	f000 fd1d 	bl	8000fe6 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005ac:	f000 f85a 	bl	8000664 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005b0:	f000 f980 	bl	80008b4 <MX_GPIO_Init>
	MX_SPI2_Init();
 80005b4:	f000 f910 	bl	80007d8 <MX_SPI2_Init>
	MX_I2C3_Init();
 80005b8:	f000 f8ce 	bl	8000758 <MX_I2C3_Init>
	MX_USART1_UART_Init();
 80005bc:	f000 f94a 	bl	8000854 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */

	UART2_SendString("MY OWN STRING\n\r");
 80005c0:	481c      	ldr	r0, [pc, #112]	; (8000634 <main+0x90>)
 80005c2:	f7ff ffd9 	bl	8000578 <UART2_SendString>

	/* Hand-over function pointer for sensor communication */
	max30102_configs.comm.read = max30102_read;
 80005c6:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <main+0x94>)
 80005c8:	4a1c      	ldr	r2, [pc, #112]	; (800063c <main+0x98>)
 80005ca:	605a      	str	r2, [r3, #4]
	max30102_configs.comm.write = max30102_write;
 80005cc:	4b1a      	ldr	r3, [pc, #104]	; (8000638 <main+0x94>)
 80005ce:	4a1c      	ldr	r2, [pc, #112]	; (8000640 <main+0x9c>)
 80005d0:	601a      	str	r2, [r3, #0]
	max30102_configs.comm.readInterruptPin = max30102_readInterruptPin;
 80005d2:	4b19      	ldr	r3, [pc, #100]	; (8000638 <main+0x94>)
 80005d4:	4a1b      	ldr	r2, [pc, #108]	; (8000644 <main+0xa0>)
 80005d6:	609a      	str	r2, [r3, #8]

	sx1508b_configs.comm.read = sx1508b_read;
 80005d8:	4b1b      	ldr	r3, [pc, #108]	; (8000648 <main+0xa4>)
 80005da:	4a1c      	ldr	r2, [pc, #112]	; (800064c <main+0xa8>)
 80005dc:	605a      	str	r2, [r3, #4]
	sx1508b_configs.comm.write = sx1508b_write;
 80005de:	4b1a      	ldr	r3, [pc, #104]	; (8000648 <main+0xa4>)
 80005e0:	4a1b      	ldr	r2, [pc, #108]	; (8000650 <main+0xac>)
 80005e2:	601a      	str	r2, [r3, #0]

	/* setup max30102 heart rate sensor */
	max30102_setup_communication(&max30102_configs);
 80005e4:	4814      	ldr	r0, [pc, #80]	; (8000638 <main+0x94>)
 80005e6:	f005 f8d7 	bl	8005798 <max30102_setup_communication>

	/* setup sx1508b gipo extender and check all configs */
	sx1508b_setup_communication(&sx1508b_configs);
 80005ea:	4817      	ldr	r0, [pc, #92]	; (8000648 <main+0xa4>)
 80005ec:	f005 f8e8 	bl	80057c0 <sx1508b_setup_communication>
	sx1508b_configure();
 80005f0:	f000 fa58 	bl	8000aa4 <sx1508b_configure>

	flashLED(100);
 80005f4:	2064      	movs	r0, #100	; 0x64
 80005f6:	f000 fa3b 	bl	8000a70 <flashLED>
//	}
//
//	 // TODO: convert data to heartrate count
//	 // TODO: put sensor back to sleep mode

	Max30102_Init(&hi2c3);
 80005fa:	4816      	ldr	r0, [pc, #88]	; (8000654 <main+0xb0>)
 80005fc:	f004 f9d0 	bl	80049a0 <Max30102_Init>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		Max30102_Task();
 8000600:	f004 f918 	bl	8004834 <Max30102_Task>
		sprintf(UartBuffer, "%c[2J%c[H", 27, 27);
 8000604:	231b      	movs	r3, #27
 8000606:	221b      	movs	r2, #27
 8000608:	4913      	ldr	r1, [pc, #76]	; (8000658 <main+0xb4>)
 800060a:	4814      	ldr	r0, [pc, #80]	; (800065c <main+0xb8>)
 800060c:	f005 f950 	bl	80058b0 <siprintf>
		UART2_SendString(UartBuffer);
 8000610:	4812      	ldr	r0, [pc, #72]	; (800065c <main+0xb8>)
 8000612:	f7ff ffb1 	bl	8000578 <UART2_SendString>

		sprintf(UartBuffer, "HR: %d\n\rSpO2: %d\n\r", Max30102_GetHeartRate(), Max30102_GetSpO2Value());
 8000616:	f004 f8f5 	bl	8004804 <Max30102_GetHeartRate>
 800061a:	4604      	mov	r4, r0
 800061c:	f004 f8fe 	bl	800481c <Max30102_GetSpO2Value>
 8000620:	4603      	mov	r3, r0
 8000622:	4622      	mov	r2, r4
 8000624:	490e      	ldr	r1, [pc, #56]	; (8000660 <main+0xbc>)
 8000626:	480d      	ldr	r0, [pc, #52]	; (800065c <main+0xb8>)
 8000628:	f005 f942 	bl	80058b0 <siprintf>
		UART2_SendString(UartBuffer);
 800062c:	480b      	ldr	r0, [pc, #44]	; (800065c <main+0xb8>)
 800062e:	f7ff ffa3 	bl	8000578 <UART2_SendString>
	while (1) {
 8000632:	e7e5      	b.n	8000600 <main+0x5c>
 8000634:	08006108 	.word	0x08006108
 8000638:	200018b4 	.word	0x200018b4
 800063c:	08000b5d 	.word	0x08000b5d
 8000640:	08000bad 	.word	0x08000bad
 8000644:	08000b89 	.word	0x08000b89
 8000648:	20001964 	.word	0x20001964
 800064c:	08000bd9 	.word	0x08000bd9
 8000650:	08000c05 	.word	0x08000c05
 8000654:	20001804 	.word	0x20001804
 8000658:	08006118 	.word	0x08006118
 800065c:	200018c0 	.word	0x200018c0
 8000660:	08006124 	.word	0x08006124

08000664 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000664:	b580      	push	{r7, lr}
 8000666:	b0b8      	sub	sp, #224	; 0xe0
 8000668:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800066a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800066e:	2244      	movs	r2, #68	; 0x44
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f005 f914 	bl	80058a0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000678:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000688:	463b      	mov	r3, r7
 800068a:	2288      	movs	r2, #136	; 0x88
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f005 f906 	bl	80058a0 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000694:	2310      	movs	r3, #16
 8000696:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800069a:	2301      	movs	r3, #1
 800069c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80006a0:	2300      	movs	r3, #0
 80006a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006a6:	2360      	movs	r3, #96	; 0x60
 80006a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ac:	2302      	movs	r3, #2
 80006ae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006b2:	2301      	movs	r3, #1
 80006b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 40;
 80006be:	2328      	movs	r3, #40	; 0x28
 80006c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006c4:	2307      	movs	r3, #7
 80006c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006d0:	2302      	movs	r3, #2
 80006d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80006d6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 fe06 	bl	80022ec <HAL_RCC_OscConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x86>
		Error_Handler();
 80006e6:	f000 faa3 	bl	8000c30 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006ea:	230f      	movs	r3, #15
 80006ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f0:	2303      	movs	r3, #3
 80006f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8000708:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800070c:	2104      	movs	r1, #4
 800070e:	4618      	mov	r0, r3
 8000710:	f002 f9d2 	bl	8002ab8 <HAL_RCC_ClockConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0xba>
		Error_Handler();
 800071a:	f000 fa89 	bl	8000c30 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 800071e:	f240 1301 	movw	r3, #257	; 0x101
 8000722:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_I2C3;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000724:	2300      	movs	r3, #0
 8000726:	63bb      	str	r3, [r7, #56]	; 0x38
	PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000728:	2300      	movs	r3, #0
 800072a:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800072c:	463b      	mov	r3, r7
 800072e:	4618      	mov	r0, r3
 8000730:	f002 fbc8 	bl	8002ec4 <HAL_RCCEx_PeriphCLKConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xda>
		Error_Handler();
 800073a:	f000 fa79 	bl	8000c30 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 800073e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000742:	f001 fd6d 	bl	8002220 <HAL_PWREx_ControlVoltageScaling>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0xec>
			!= HAL_OK) {
		Error_Handler();
 800074c:	f000 fa70 	bl	8000c30 <Error_Handler>
	}
}
 8000750:	bf00      	nop
 8000752:	37e0      	adds	r7, #224	; 0xe0
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 800075c:	4b1b      	ldr	r3, [pc, #108]	; (80007cc <MX_I2C3_Init+0x74>)
 800075e:	4a1c      	ldr	r2, [pc, #112]	; (80007d0 <MX_I2C3_Init+0x78>)
 8000760:	601a      	str	r2, [r3, #0]
	hi2c3.Init.Timing = 0x10909CEC;
 8000762:	4b1a      	ldr	r3, [pc, #104]	; (80007cc <MX_I2C3_Init+0x74>)
 8000764:	4a1b      	ldr	r2, [pc, #108]	; (80007d4 <MX_I2C3_Init+0x7c>)
 8000766:	605a      	str	r2, [r3, #4]
	hi2c3.Init.OwnAddress1 = 0;
 8000768:	4b18      	ldr	r3, [pc, #96]	; (80007cc <MX_I2C3_Init+0x74>)
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800076e:	4b17      	ldr	r3, [pc, #92]	; (80007cc <MX_I2C3_Init+0x74>)
 8000770:	2201      	movs	r2, #1
 8000772:	60da      	str	r2, [r3, #12]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000774:	4b15      	ldr	r3, [pc, #84]	; (80007cc <MX_I2C3_Init+0x74>)
 8000776:	2200      	movs	r2, #0
 8000778:	611a      	str	r2, [r3, #16]
	hi2c3.Init.OwnAddress2 = 0;
 800077a:	4b14      	ldr	r3, [pc, #80]	; (80007cc <MX_I2C3_Init+0x74>)
 800077c:	2200      	movs	r2, #0
 800077e:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000780:	4b12      	ldr	r3, [pc, #72]	; (80007cc <MX_I2C3_Init+0x74>)
 8000782:	2200      	movs	r2, #0
 8000784:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000786:	4b11      	ldr	r3, [pc, #68]	; (80007cc <MX_I2C3_Init+0x74>)
 8000788:	2200      	movs	r2, #0
 800078a:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800078c:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <MX_I2C3_Init+0x74>)
 800078e:	2200      	movs	r2, #0
 8000790:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 8000792:	480e      	ldr	r0, [pc, #56]	; (80007cc <MX_I2C3_Init+0x74>)
 8000794:	f000 ffc4 	bl	8001720 <HAL_I2C_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_I2C3_Init+0x4a>
		Error_Handler();
 800079e:	f000 fa47 	bl	8000c30 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE)
 80007a2:	2100      	movs	r1, #0
 80007a4:	4809      	ldr	r0, [pc, #36]	; (80007cc <MX_I2C3_Init+0x74>)
 80007a6:	f001 fc95 	bl	80020d4 <HAL_I2CEx_ConfigAnalogFilter>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_I2C3_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 80007b0:	f000 fa3e 	bl	8000c30 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 80007b4:	2100      	movs	r1, #0
 80007b6:	4805      	ldr	r0, [pc, #20]	; (80007cc <MX_I2C3_Init+0x74>)
 80007b8:	f001 fcd7 	bl	800216a <HAL_I2CEx_ConfigDigitalFilter>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_I2C3_Init+0x6e>
		Error_Handler();
 80007c2:	f000 fa35 	bl	8000c30 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20001804 	.word	0x20001804
 80007d0:	40005c00 	.word	0x40005c00
 80007d4:	10909cec 	.word	0x10909cec

080007d8 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80007dc:	4b1b      	ldr	r3, [pc, #108]	; (800084c <MX_SPI2_Init+0x74>)
 80007de:	4a1c      	ldr	r2, [pc, #112]	; (8000850 <MX_SPI2_Init+0x78>)
 80007e0:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80007e2:	4b1a      	ldr	r3, [pc, #104]	; (800084c <MX_SPI2_Init+0x74>)
 80007e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007e8:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80007ea:	4b18      	ldr	r3, [pc, #96]	; (800084c <MX_SPI2_Init+0x74>)
 80007ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80007f0:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80007f2:	4b16      	ldr	r3, [pc, #88]	; (800084c <MX_SPI2_Init+0x74>)
 80007f4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80007f8:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80007fa:	4b14      	ldr	r3, [pc, #80]	; (800084c <MX_SPI2_Init+0x74>)
 80007fc:	2202      	movs	r2, #2
 80007fe:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000800:	4b12      	ldr	r3, [pc, #72]	; (800084c <MX_SPI2_Init+0x74>)
 8000802:	2201      	movs	r2, #1
 8000804:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000806:	4b11      	ldr	r3, [pc, #68]	; (800084c <MX_SPI2_Init+0x74>)
 8000808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800080c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800080e:	4b0f      	ldr	r3, [pc, #60]	; (800084c <MX_SPI2_Init+0x74>)
 8000810:	2218      	movs	r2, #24
 8000812:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000814:	4b0d      	ldr	r3, [pc, #52]	; (800084c <MX_SPI2_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800081a:	4b0c      	ldr	r3, [pc, #48]	; (800084c <MX_SPI2_Init+0x74>)
 800081c:	2200      	movs	r2, #0
 800081e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000820:	4b0a      	ldr	r3, [pc, #40]	; (800084c <MX_SPI2_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_SPI2_Init+0x74>)
 8000828:	2207      	movs	r2, #7
 800082a:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800082c:	4b07      	ldr	r3, [pc, #28]	; (800084c <MX_SPI2_Init+0x74>)
 800082e:	2200      	movs	r2, #0
 8000830:	631a      	str	r2, [r3, #48]	; 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <MX_SPI2_Init+0x74>)
 8000834:	2200      	movs	r2, #0
 8000836:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8000838:	4804      	ldr	r0, [pc, #16]	; (800084c <MX_SPI2_Init+0x74>)
 800083a:	f002 ffff 	bl	800383c <HAL_SPI_Init>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_SPI2_Init+0x70>
		Error_Handler();
 8000844:	f000 f9f4 	bl	8000c30 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20001850 	.word	0x20001850
 8000850:	40003800 	.word	0x40003800

08000854 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000858:	4b14      	ldr	r3, [pc, #80]	; (80008ac <MX_USART1_UART_Init+0x58>)
 800085a:	4a15      	ldr	r2, [pc, #84]	; (80008b0 <MX_USART1_UART_Init+0x5c>)
 800085c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800085e:	4b13      	ldr	r3, [pc, #76]	; (80008ac <MX_USART1_UART_Init+0x58>)
 8000860:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000864:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000866:	4b11      	ldr	r3, [pc, #68]	; (80008ac <MX_USART1_UART_Init+0x58>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800086c:	4b0f      	ldr	r3, [pc, #60]	; (80008ac <MX_USART1_UART_Init+0x58>)
 800086e:	2200      	movs	r2, #0
 8000870:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000872:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <MX_USART1_UART_Init+0x58>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000878:	4b0c      	ldr	r3, [pc, #48]	; (80008ac <MX_USART1_UART_Init+0x58>)
 800087a:	220c      	movs	r2, #12
 800087c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800087e:	4b0b      	ldr	r3, [pc, #44]	; (80008ac <MX_USART1_UART_Init+0x58>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000884:	4b09      	ldr	r3, [pc, #36]	; (80008ac <MX_USART1_UART_Init+0x58>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800088a:	4b08      	ldr	r3, [pc, #32]	; (80008ac <MX_USART1_UART_Init+0x58>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000890:	4b06      	ldr	r3, [pc, #24]	; (80008ac <MX_USART1_UART_Init+0x58>)
 8000892:	2200      	movs	r2, #0
 8000894:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000896:	4805      	ldr	r0, [pc, #20]	; (80008ac <MX_USART1_UART_Init+0x58>)
 8000898:	f003 f873 	bl	8003982 <HAL_UART_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_USART1_UART_Init+0x52>
		Error_Handler();
 80008a2:	f000 f9c5 	bl	8000c30 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	200018e0 	.word	0x200018e0
 80008b0:	40013800 	.word	0x40013800

080008b4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b08a      	sub	sp, #40	; 0x28
 80008b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80008ba:	f107 0314 	add.w	r3, r7, #20
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]
 80008c8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80008ca:	4b63      	ldr	r3, [pc, #396]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ce:	4a62      	ldr	r2, [pc, #392]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 80008d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d6:	4b60      	ldr	r3, [pc, #384]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]
	HAL_PWREx_EnableVddIO2();
 80008e2:	f001 fcf3 	bl	80022cc <HAL_PWREx_EnableVddIO2>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80008e6:	4b5c      	ldr	r3, [pc, #368]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ea:	4a5b      	ldr	r2, [pc, #364]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 80008ec:	f043 0302 	orr.w	r3, r3, #2
 80008f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008f2:	4b59      	ldr	r3, [pc, #356]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80008fe:	4b56      	ldr	r3, [pc, #344]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	4a55      	ldr	r2, [pc, #340]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 8000904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800090a:	4b53      	ldr	r3, [pc, #332]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	4b50      	ldr	r3, [pc, #320]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	4a4f      	ldr	r2, [pc, #316]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 800091c:	f043 0304 	orr.w	r3, r3, #4
 8000920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000922:	4b4d      	ldr	r3, [pc, #308]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	f003 0304 	and.w	r3, r3, #4
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	4b4a      	ldr	r3, [pc, #296]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	4a49      	ldr	r2, [pc, #292]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800093a:	4b47      	ldr	r3, [pc, #284]	; (8000a58 <MX_GPIO_Init+0x1a4>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800094c:	4843      	ldr	r0, [pc, #268]	; (8000a5c <MX_GPIO_Init+0x1a8>)
 800094e:	f000 fecf 	bl	80016f0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(BLUE_RST_GPIO_Port, BLUE_RST_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2101      	movs	r1, #1
 8000956:	4842      	ldr	r0, [pc, #264]	; (8000a60 <MX_GPIO_Init+0x1ac>)
 8000958:	f000 feca 	bl	80016f0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, CS_AG_Pin | BLUE_CS_Pin | CS_M_Pin, GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	f241 0106 	movw	r1, #4102	; 0x1006
 8000962:	4840      	ldr	r0, [pc, #256]	; (8000a64 <MX_GPIO_Init+0x1b0>)
 8000964:	f000 fec4 	bl	80016f0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_P_GPIO_Port, CS_P_Pin, GPIO_PIN_SET);
 8000968:	2201      	movs	r2, #1
 800096a:	2108      	movs	r1, #8
 800096c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000970:	f000 febe 	bl	80016f0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_A_GPIO_Port, CS_A_Pin, GPIO_PIN_SET);
 8000974:	2201      	movs	r2, #1
 8000976:	2110      	movs	r1, #16
 8000978:	483b      	ldr	r0, [pc, #236]	; (8000a68 <MX_GPIO_Init+0x1b4>)
 800097a:	f000 feb9 	bl	80016f0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 800097e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000982:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000984:	2301      	movs	r3, #1
 8000986:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098c:	2300      	movs	r3, #0
 800098e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000990:	f107 0314 	add.w	r3, r7, #20
 8000994:	4619      	mov	r1, r3
 8000996:	4831      	ldr	r0, [pc, #196]	; (8000a5c <MX_GPIO_Init+0x1a8>)
 8000998:	f000 fd00 	bl	800139c <HAL_GPIO_Init>

	/*Configure GPIO pin : BLUE_RST_Pin */
	GPIO_InitStruct.Pin = BLUE_RST_Pin;
 800099c:	2301      	movs	r3, #1
 800099e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a0:	2301      	movs	r3, #1
 80009a2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(BLUE_RST_GPIO_Port, &GPIO_InitStruct);
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	4619      	mov	r1, r3
 80009b2:	482b      	ldr	r0, [pc, #172]	; (8000a60 <MX_GPIO_Init+0x1ac>)
 80009b4:	f000 fcf2 	bl	800139c <HAL_GPIO_Init>

	/*Configure GPIO pin : USER_BUTTON_Pin */
	GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 80009b8:	2304      	movs	r3, #4
 80009ba:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009bc:	4b2b      	ldr	r3, [pc, #172]	; (8000a6c <MX_GPIO_Init+0x1b8>)
 80009be:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c0:	2301      	movs	r3, #1
 80009c2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4619      	mov	r1, r3
 80009ca:	4827      	ldr	r0, [pc, #156]	; (8000a68 <MX_GPIO_Init+0x1b4>)
 80009cc:	f000 fce6 	bl	800139c <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_AG_Pin BLUE_CS_Pin CS_M_Pin */
	GPIO_InitStruct.Pin = CS_AG_Pin | BLUE_CS_Pin | CS_M_Pin;
 80009d0:	f241 0306 	movw	r3, #4102	; 0x1006
 80009d4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d6:	2301      	movs	r3, #1
 80009d8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009de:	2300      	movs	r3, #0
 80009e0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e2:	f107 0314 	add.w	r3, r7, #20
 80009e6:	4619      	mov	r1, r3
 80009e8:	481e      	ldr	r0, [pc, #120]	; (8000a64 <MX_GPIO_Init+0x1b0>)
 80009ea:	f000 fcd7 	bl	800139c <HAL_GPIO_Init>

	/*Configure GPIO pin : CS_P_Pin */
	GPIO_InitStruct.Pin = CS_P_Pin;
 80009ee:	2308      	movs	r3, #8
 80009f0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f2:	2301      	movs	r3, #1
 80009f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(CS_P_GPIO_Port, &GPIO_InitStruct);
 80009fe:	f107 0314 	add.w	r3, r7, #20
 8000a02:	4619      	mov	r1, r3
 8000a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a08:	f000 fcc8 	bl	800139c <HAL_GPIO_Init>

	/*Configure GPIO pin : BLUE_IRQ_Pin */
	GPIO_InitStruct.Pin = BLUE_IRQ_Pin;
 8000a0c:	2320      	movs	r3, #32
 8000a0e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a10:	4b16      	ldr	r3, [pc, #88]	; (8000a6c <MX_GPIO_Init+0x1b8>)
 8000a12:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(BLUE_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4812      	ldr	r0, [pc, #72]	; (8000a68 <MX_GPIO_Init+0x1b4>)
 8000a20:	f000 fcbc 	bl	800139c <HAL_GPIO_Init>

	/*Configure GPIO pin : CS_A_Pin */
	GPIO_InitStruct.Pin = CS_A_Pin;
 8000a24:	2310      	movs	r3, #16
 8000a26:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(CS_A_GPIO_Port, &GPIO_InitStruct);
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	4619      	mov	r1, r3
 8000a3a:	480b      	ldr	r0, [pc, #44]	; (8000a68 <MX_GPIO_Init+0x1b4>)
 8000a3c:	f000 fcae 	bl	800139c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a40:	2200      	movs	r2, #0
 8000a42:	2100      	movs	r1, #0
 8000a44:	2017      	movs	r0, #23
 8000a46:	f000 fc42 	bl	80012ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a4a:	2017      	movs	r0, #23
 8000a4c:	f000 fc5b 	bl	8001306 <HAL_NVIC_EnableIRQ>

}
 8000a50:	bf00      	nop
 8000a52:	3728      	adds	r7, #40	; 0x28
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	48001800 	.word	0x48001800
 8000a60:	48001c00 	.word	0x48001c00
 8000a64:	48000400 	.word	0x48000400
 8000a68:	48000800 	.word	0x48000800
 8000a6c:	10110000 	.word	0x10110000

08000a70 <flashLED>:

/**
 * activates the LED for the specified amount of ms
 * @param duration		the duration of the LED to be ON, in ms
 */
void flashLED(uint32_t duration) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000a78:	2201      	movs	r2, #1
 8000a7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a7e:	4808      	ldr	r0, [pc, #32]	; (8000aa0 <flashLED+0x30>)
 8000a80:	f000 fe36 	bl	80016f0 <HAL_GPIO_WritePin>
	HAL_Delay(duration);
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f000 fb23 	bl	80010d0 <HAL_Delay>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a90:	4803      	ldr	r0, [pc, #12]	; (8000aa0 <flashLED+0x30>)
 8000a92:	f000 fe2d 	bl	80016f0 <HAL_GPIO_WritePin>
}
 8000a96:	bf00      	nop
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	48001800 	.word	0x48001800

08000aa4 <sx1508b_configure>:

/**
 * configure the GPIO extender here
 */
void sx1508b_configure() {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0

	uint8_t reg;

	// direction register -- set all gpio pins as outputs
	reg = 0x00;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	71fb      	strb	r3, [r7, #7]
	sx1508b_write(SX1508B_REG_DIR, &reg, 1);
 8000aae:	1dfb      	adds	r3, r7, #7
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	2007      	movs	r0, #7
 8000ab6:	f000 f8a5 	bl	8000c04 <sx1508b_write>

	// activate PWM
//	sx1508b_configure_clock(0b0100);
//	sx1508b_configure_pwm(0b100);
}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <i2c_read>:
 * @param uint8_t reg: sensor register address from which the data will be read
 * @param uint8_t* buf: pointer to the buffer in which read data will be written
 * @param uint8_t* bytes: number of bytes which will be read
 */
HAL_StatusTypeDef i2c_read(uint8_t dev, uint8_t reg, uint8_t *buf,
		uint8_t bytes) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b088      	sub	sp, #32
 8000ac8:	af04      	add	r7, sp, #16
 8000aca:	603a      	str	r2, [r7, #0]
 8000acc:	461a      	mov	r2, r3
 8000ace:	4603      	mov	r3, r0
 8000ad0:	71fb      	strb	r3, [r7, #7]
 8000ad2:	460b      	mov	r3, r1
 8000ad4:	71bb      	strb	r3, [r7, #6]
 8000ad6:	4613      	mov	r3, r2
 8000ad8:	717b      	strb	r3, [r7, #5]

	// convert 7 bit device address to 16 bit address
	uint16_t DEVICE_ADDR = ((uint16_t) dev) << 1;
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	81fb      	strh	r3, [r7, #14]

	// read data from device memory
	return HAL_I2C_Mem_Read(&hi2c3, DEVICE_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buf,
 8000ae2:	79bb      	ldrb	r3, [r7, #6]
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	797b      	ldrb	r3, [r7, #5]
 8000ae8:	b29b      	uxth	r3, r3
 8000aea:	89f9      	ldrh	r1, [r7, #14]
 8000aec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000af0:	9002      	str	r0, [sp, #8]
 8000af2:	9301      	str	r3, [sp, #4]
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	9300      	str	r3, [sp, #0]
 8000af8:	2301      	movs	r3, #1
 8000afa:	4804      	ldr	r0, [pc, #16]	; (8000b0c <i2c_read+0x48>)
 8000afc:	f000 ffb4 	bl	8001a68 <HAL_I2C_Mem_Read>
 8000b00:	4603      	mov	r3, r0
			bytes, 1000);
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20001804 	.word	0x20001804

08000b10 <i2c_write>:
 * @param uint8_t reg: sensor register address to which the buffer will be written
 * @param uint8_t* buf: pointer to the buffer which contains the writing data
 * @param uint8_t* bytes: number of bytes which will be written
 */
HAL_StatusTypeDef i2c_write(uint8_t dev, uint8_t reg, uint8_t *buf,
		uint8_t bytes) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b088      	sub	sp, #32
 8000b14:	af04      	add	r7, sp, #16
 8000b16:	603a      	str	r2, [r7, #0]
 8000b18:	461a      	mov	r2, r3
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
 8000b1e:	460b      	mov	r3, r1
 8000b20:	71bb      	strb	r3, [r7, #6]
 8000b22:	4613      	mov	r3, r2
 8000b24:	717b      	strb	r3, [r7, #5]

	// convert 7 bit device address to 16 bit address
	uint16_t DEVICE_ADDR = ((uint16_t) dev) << 1;
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	b29b      	uxth	r3, r3
 8000b2a:	005b      	lsls	r3, r3, #1
 8000b2c:	81fb      	strh	r3, [r7, #14]

	// write data to device memory
	return HAL_I2C_Mem_Write(&hi2c3, DEVICE_ADDR, reg, I2C_MEMADD_SIZE_8BIT,
 8000b2e:	79bb      	ldrb	r3, [r7, #6]
 8000b30:	b29a      	uxth	r2, r3
 8000b32:	797b      	ldrb	r3, [r7, #5]
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	89f9      	ldrh	r1, [r7, #14]
 8000b38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b3c:	9002      	str	r0, [sp, #8]
 8000b3e:	9301      	str	r3, [sp, #4]
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	9300      	str	r3, [sp, #0]
 8000b44:	2301      	movs	r3, #1
 8000b46:	4804      	ldr	r0, [pc, #16]	; (8000b58 <i2c_write+0x48>)
 8000b48:	f000 fe7a 	bl	8001840 <HAL_I2C_Mem_Write>
 8000b4c:	4603      	mov	r3, r0
			buf, bytes, 1000);

}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20001804 	.word	0x20001804

08000b5c <max30102_read>:
 * @brief User-defined i2c read function for MAX30102
 * @param uint8_t reg: 	gpio extender register address to which the buffer will be written
 * @param uint8_t* buf: 	pointer to the buffer in which read data will be written
 * @retval None
 */
void max30102_read(uint8_t reg, uint8_t *buf, uint8_t bytes) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	6039      	str	r1, [r7, #0]
 8000b66:	71fb      	strb	r3, [r7, #7]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	71bb      	strb	r3, [r7, #6]

	HAL_StatusTypeDef err = HAL_OK;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	73fb      	strb	r3, [r7, #15]
	err = i2c_read(MAX30102_ADDRESS_BASE, reg, buf, bytes);
 8000b70:	79bb      	ldrb	r3, [r7, #6]
 8000b72:	79f9      	ldrb	r1, [r7, #7]
 8000b74:	683a      	ldr	r2, [r7, #0]
 8000b76:	2057      	movs	r0, #87	; 0x57
 8000b78:	f7ff ffa4 	bl	8000ac4 <i2c_read>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	73fb      	strb	r3, [r7, #15]

	if (err != HAL_OK) {
		// TODO
	}

}
 8000b80:	bf00      	nop
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <max30102_readInterruptPin>:
/**
 * reads the value of the interrupt pin for the MAX30102 sensor
 *
 * @param buf	the buffer where the pin value is written to
 */
void max30102_readInterruptPin(uint8_t *buf) {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	// TODO: uncomment once sx1508b driver is added
	sx1508b_read_pin(MX30102_PIN_INTERRUPT, buf);
 8000b90:	4b05      	ldr	r3, [pc, #20]	; (8000ba8 <max30102_readInterruptPin+0x20>)
 8000b92:	881b      	ldrh	r3, [r3, #0]
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	6879      	ldr	r1, [r7, #4]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f004 fe25 	bl	80057e8 <sx1508b_read_pin>
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000000 	.word	0x20000000

08000bac <max30102_write>:
 * @brief User-defined i2c write function for MAX30102
 * @param uint8_t reg: 	gpio extender register address to which the buffer will be written
 * @param uint8_t* buf: 	pointer to the buffer which contains the writing data
 * @retval None
 */
void max30102_write(uint8_t reg, uint8_t *buf, uint8_t bytes) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	6039      	str	r1, [r7, #0]
 8000bb6:	71fb      	strb	r3, [r7, #7]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	71bb      	strb	r3, [r7, #6]

	HAL_StatusTypeDef err = HAL_OK;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	73fb      	strb	r3, [r7, #15]
	err = i2c_write(MAX30102_ADDRESS_BASE, reg, buf, bytes);
 8000bc0:	79bb      	ldrb	r3, [r7, #6]
 8000bc2:	79f9      	ldrb	r1, [r7, #7]
 8000bc4:	683a      	ldr	r2, [r7, #0]
 8000bc6:	2057      	movs	r0, #87	; 0x57
 8000bc8:	f7ff ffa2 	bl	8000b10 <i2c_write>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	73fb      	strb	r3, [r7, #15]

	if (err != HAL_OK) {
		// TODO
	}

}
 8000bd0:	bf00      	nop
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <sx1508b_read>:
 * @brief User-defined i2c read function for SX1508B
 * @param uint8_t reg: 	gpio extender register address to which the buffer will be written
 * @param uint8_t* buf: 	pointer to the buffer in which read data will be written
 * @retval None
 */
void sx1508b_read(uint8_t reg, uint8_t *buf, uint8_t bytes) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	6039      	str	r1, [r7, #0]
 8000be2:	71fb      	strb	r3, [r7, #7]
 8000be4:	4613      	mov	r3, r2
 8000be6:	71bb      	strb	r3, [r7, #6]

	HAL_StatusTypeDef err = HAL_OK;
 8000be8:	2300      	movs	r3, #0
 8000bea:	73fb      	strb	r3, [r7, #15]
	err = i2c_read(SX1508B_ADDRESS_BASE << 2 | 0b00, reg, buf, bytes);
 8000bec:	79bb      	ldrb	r3, [r7, #6]
 8000bee:	79f9      	ldrb	r1, [r7, #7]
 8000bf0:	683a      	ldr	r2, [r7, #0]
 8000bf2:	2020      	movs	r0, #32
 8000bf4:	f7ff ff66 	bl	8000ac4 <i2c_read>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	73fb      	strb	r3, [r7, #15]

	if (err != HAL_OK) {
		// TODO
	}

}
 8000bfc:	bf00      	nop
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <sx1508b_write>:
 * @brief User-defined i2c write function for SX1508B
 * @param uint8_t reg: 	gpio extender register address to which the buffer will be written
 * @param uint8_t* buf: 	pointer to the buffer which contains the writing data
 * @retval None
 */
void sx1508b_write(uint8_t reg, uint8_t *buf, uint8_t bytes) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	6039      	str	r1, [r7, #0]
 8000c0e:	71fb      	strb	r3, [r7, #7]
 8000c10:	4613      	mov	r3, r2
 8000c12:	71bb      	strb	r3, [r7, #6]

	HAL_StatusTypeDef err = HAL_OK;
 8000c14:	2300      	movs	r3, #0
 8000c16:	73fb      	strb	r3, [r7, #15]
	err = i2c_write(SX1508B_ADDRESS_BASE << 2 | 0b00, reg, buf, bytes);
 8000c18:	79bb      	ldrb	r3, [r7, #6]
 8000c1a:	79f9      	ldrb	r1, [r7, #7]
 8000c1c:	683a      	ldr	r2, [r7, #0]
 8000c1e:	2020      	movs	r0, #32
 8000c20:	f7ff ff76 	bl	8000b10 <i2c_write>
 8000c24:	4603      	mov	r3, r0
 8000c26:	73fb      	strb	r3, [r7, #15]

	if (err != HAL_OK) {
		// TODO
	}

}
 8000c28:	bf00      	nop
 8000c2a:	3710      	adds	r7, #16
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c34:	b672      	cpsid	i
}
 8000c36:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000c38:	e7fe      	b.n	8000c38 <Error_Handler+0x8>
	...

08000c3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c42:	4b0f      	ldr	r3, [pc, #60]	; (8000c80 <HAL_MspInit+0x44>)
 8000c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c46:	4a0e      	ldr	r2, [pc, #56]	; (8000c80 <HAL_MspInit+0x44>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	6613      	str	r3, [r2, #96]	; 0x60
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	; (8000c80 <HAL_MspInit+0x44>)
 8000c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5a:	4b09      	ldr	r3, [pc, #36]	; (8000c80 <HAL_MspInit+0x44>)
 8000c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c5e:	4a08      	ldr	r2, [pc, #32]	; (8000c80 <HAL_MspInit+0x44>)
 8000c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c64:	6593      	str	r3, [r2, #88]	; 0x58
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <HAL_MspInit+0x44>)
 8000c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6e:	603b      	str	r3, [r7, #0]
 8000c70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c72:	bf00      	nop
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	40021000 	.word	0x40021000

08000c84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	; 0x28
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a17      	ldr	r2, [pc, #92]	; (8000d00 <HAL_I2C_MspInit+0x7c>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d127      	bne.n	8000cf6 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca6:	4b17      	ldr	r3, [pc, #92]	; (8000d04 <HAL_I2C_MspInit+0x80>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000caa:	4a16      	ldr	r2, [pc, #88]	; (8000d04 <HAL_I2C_MspInit+0x80>)
 8000cac:	f043 0304 	orr.w	r3, r3, #4
 8000cb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cb2:	4b14      	ldr	r3, [pc, #80]	; (8000d04 <HAL_I2C_MspInit+0x80>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cb6:	f003 0304 	and.w	r3, r3, #4
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC1     ------> I2C3_SDA
    PC0     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cc2:	2312      	movs	r3, #18
 8000cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000cce:	2304      	movs	r3, #4
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd2:	f107 0314 	add.w	r3, r7, #20
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480b      	ldr	r0, [pc, #44]	; (8000d08 <HAL_I2C_MspInit+0x84>)
 8000cda:	f000 fb5f 	bl	800139c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000cde:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <HAL_I2C_MspInit+0x80>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ce2:	4a08      	ldr	r2, [pc, #32]	; (8000d04 <HAL_I2C_MspInit+0x80>)
 8000ce4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ce8:	6593      	str	r3, [r2, #88]	; 0x58
 8000cea:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_I2C_MspInit+0x80>)
 8000cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8000cf6:	bf00      	nop
 8000cf8:	3728      	adds	r7, #40	; 0x28
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40005c00 	.word	0x40005c00
 8000d04:	40021000 	.word	0x40021000
 8000d08:	48000800 	.word	0x48000800

08000d0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	; 0x28
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d14:	f107 0314 	add.w	r3, r7, #20
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
 8000d20:	60da      	str	r2, [r3, #12]
 8000d22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a17      	ldr	r2, [pc, #92]	; (8000d88 <HAL_SPI_MspInit+0x7c>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d128      	bne.n	8000d80 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d2e:	4b17      	ldr	r3, [pc, #92]	; (8000d8c <HAL_SPI_MspInit+0x80>)
 8000d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d32:	4a16      	ldr	r2, [pc, #88]	; (8000d8c <HAL_SPI_MspInit+0x80>)
 8000d34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d38:	6593      	str	r3, [r2, #88]	; 0x58
 8000d3a:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <HAL_SPI_MspInit+0x80>)
 8000d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d46:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <HAL_SPI_MspInit+0x80>)
 8000d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d4a:	4a10      	ldr	r2, [pc, #64]	; (8000d8c <HAL_SPI_MspInit+0x80>)
 8000d4c:	f043 0302 	orr.w	r3, r3, #2
 8000d50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d52:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <HAL_SPI_MspInit+0x80>)
 8000d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d56:	f003 0302 	and.w	r3, r3, #2
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB15     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = SPI_DATA_Pin|SPI_SCK_Pin;
 8000d5e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000d62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	2302      	movs	r3, #2
 8000d66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d70:	2305      	movs	r3, #5
 8000d72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4805      	ldr	r0, [pc, #20]	; (8000d90 <HAL_SPI_MspInit+0x84>)
 8000d7c:	f000 fb0e 	bl	800139c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000d80:	bf00      	nop
 8000d82:	3728      	adds	r7, #40	; 0x28
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40003800 	.word	0x40003800
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	48000400 	.word	0x48000400

08000d94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	; 0x28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a26      	ldr	r2, [pc, #152]	; (8000e4c <HAL_UART_MspInit+0xb8>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d146      	bne.n	8000e44 <HAL_UART_MspInit+0xb0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000db6:	4b26      	ldr	r3, [pc, #152]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dba:	4a25      	ldr	r2, [pc, #148]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000dbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dc0:	6613      	str	r3, [r2, #96]	; 0x60
 8000dc2:	4b23      	ldr	r3, [pc, #140]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dce:	4b20      	ldr	r3, [pc, #128]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd2:	4a1f      	ldr	r2, [pc, #124]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000dd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dda:	4b1d      	ldr	r3, [pc, #116]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 8000de6:	f001 fa71 	bl	80022cc <HAL_PWREx_EnableVddIO2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dea:	4b19      	ldr	r3, [pc, #100]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dee:	4a18      	ldr	r2, [pc, #96]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000df0:	f043 0302 	orr.w	r3, r3, #2
 8000df4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000df6:	4b16      	ldr	r3, [pc, #88]	; (8000e50 <HAL_UART_MspInit+0xbc>)
 8000df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfa:	f003 0302 	and.w	r3, r3, #2
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PG9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e10:	2303      	movs	r3, #3
 8000e12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e14:	2307      	movs	r3, #7
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e18:	f107 0314 	add.w	r3, r7, #20
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	480d      	ldr	r0, [pc, #52]	; (8000e54 <HAL_UART_MspInit+0xc0>)
 8000e20:	f000 fabc 	bl	800139c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e24:	2380      	movs	r3, #128	; 0x80
 8000e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e30:	2303      	movs	r3, #3
 8000e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e34:	2307      	movs	r3, #7
 8000e36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4806      	ldr	r0, [pc, #24]	; (8000e58 <HAL_UART_MspInit+0xc4>)
 8000e40:	f000 faac 	bl	800139c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000e44:	bf00      	nop
 8000e46:	3728      	adds	r7, #40	; 0x28
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40013800 	.word	0x40013800
 8000e50:	40021000 	.word	0x40021000
 8000e54:	48001800 	.word	0x48001800
 8000e58:	48000400 	.word	0x48000400

08000e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e60:	e7fe      	b.n	8000e60 <NMI_Handler+0x4>

08000e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e66:	e7fe      	b.n	8000e66 <HardFault_Handler+0x4>

08000e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e6c:	e7fe      	b.n	8000e6c <MemManage_Handler+0x4>

08000e6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e72:	e7fe      	b.n	8000e72 <BusFault_Handler+0x4>

08000e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e78:	e7fe      	b.n	8000e78 <UsageFault_Handler+0x4>

08000e7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e96:	b480      	push	{r7}
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea8:	f000 f8f2 	bl	8001090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_5);
 8000eb4:	4802      	ldr	r0, [pc, #8]	; (8000ec0 <EXTI9_5_IRQHandler+0x10>)
 8000eb6:	f000 fa41 	bl	800133c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200017fc 	.word	0x200017fc

08000ec4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b086      	sub	sp, #24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ecc:	4a14      	ldr	r2, [pc, #80]	; (8000f20 <_sbrk+0x5c>)
 8000ece:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <_sbrk+0x60>)
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ed8:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <_sbrk+0x64>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d102      	bne.n	8000ee6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <_sbrk+0x64>)
 8000ee2:	4a12      	ldr	r2, [pc, #72]	; (8000f2c <_sbrk+0x68>)
 8000ee4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ee6:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <_sbrk+0x64>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d207      	bcs.n	8000f04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ef4:	f004 fc9c 	bl	8005830 <__errno>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	220c      	movs	r2, #12
 8000efc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000efe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f02:	e009      	b.n	8000f18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <_sbrk+0x64>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f0a:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <_sbrk+0x64>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	4a05      	ldr	r2, [pc, #20]	; (8000f28 <_sbrk+0x64>)
 8000f14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f16:	68fb      	ldr	r3, [r7, #12]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3718      	adds	r7, #24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20018000 	.word	0x20018000
 8000f24:	00000400 	.word	0x00000400
 8000f28:	20000090 	.word	0x20000090
 8000f2c:	20002c78 	.word	0x20002c78

08000f30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <SystemInit+0x5c>)
 8000f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f3a:	4a14      	ldr	r2, [pc, #80]	; (8000f8c <SystemInit+0x5c>)
 8000f3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f44:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <SystemInit+0x60>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a11      	ldr	r2, [pc, #68]	; (8000f90 <SystemInit+0x60>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000f50:	4b0f      	ldr	r3, [pc, #60]	; (8000f90 <SystemInit+0x60>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000f56:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <SystemInit+0x60>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a0d      	ldr	r2, [pc, #52]	; (8000f90 <SystemInit+0x60>)
 8000f5c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000f60:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000f64:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <SystemInit+0x60>)
 8000f68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f6c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f6e:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <SystemInit+0x60>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a07      	ldr	r2, [pc, #28]	; (8000f90 <SystemInit+0x60>)
 8000f74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f78:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <SystemInit+0x60>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	619a      	str	r2, [r3, #24]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000ed00 	.word	0xe000ed00
 8000f90:	40021000 	.word	0x40021000

08000f94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fcc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f98:	f7ff ffca 	bl	8000f30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f9e:	e003      	b.n	8000fa8 <LoopCopyDataInit>

08000fa0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000fa2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000fa4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000fa6:	3104      	adds	r1, #4

08000fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000fa8:	480a      	ldr	r0, [pc, #40]	; (8000fd4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000faa:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000fac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000fae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fb0:	d3f6      	bcc.n	8000fa0 <CopyDataInit>
	ldr	r2, =_sbss
 8000fb2:	4a0a      	ldr	r2, [pc, #40]	; (8000fdc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000fb4:	e002      	b.n	8000fbc <LoopFillZerobss>

08000fb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fb8:	f842 3b04 	str.w	r3, [r2], #4

08000fbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fbc:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <LoopForever+0x16>)
	cmp	r2, r3
 8000fbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fc0:	d3f9      	bcc.n	8000fb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fc2:	f004 fc3b 	bl	800583c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fc6:	f7ff faed 	bl	80005a4 <main>

08000fca <LoopForever>:

LoopForever:
    b LoopForever
 8000fca:	e7fe      	b.n	8000fca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000fcc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000fd0:	080062bc 	.word	0x080062bc
	ldr	r0, =_sdata
 8000fd4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fd8:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8000fdc:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8000fe0:	20002c78 	.word	0x20002c78

08000fe4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fe4:	e7fe      	b.n	8000fe4 <ADC1_2_IRQHandler>

08000fe6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b082      	sub	sp, #8
 8000fea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fec:	2300      	movs	r3, #0
 8000fee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff0:	2003      	movs	r0, #3
 8000ff2:	f000 f961 	bl	80012b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f000 f80e 	bl	8001018 <HAL_InitTick>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d002      	beq.n	8001008 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	71fb      	strb	r3, [r7, #7]
 8001006:	e001      	b.n	800100c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001008:	f7ff fe18 	bl	8000c3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800100c:	79fb      	ldrb	r3, [r7, #7]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001020:	2300      	movs	r3, #0
 8001022:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001024:	4b17      	ldr	r3, [pc, #92]	; (8001084 <HAL_InitTick+0x6c>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d023      	beq.n	8001074 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800102c:	4b16      	ldr	r3, [pc, #88]	; (8001088 <HAL_InitTick+0x70>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4b14      	ldr	r3, [pc, #80]	; (8001084 <HAL_InitTick+0x6c>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	4619      	mov	r1, r3
 8001036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103a:	fbb3 f3f1 	udiv	r3, r3, r1
 800103e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001042:	4618      	mov	r0, r3
 8001044:	f000 f96d 	bl	8001322 <HAL_SYSTICK_Config>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d10f      	bne.n	800106e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b0f      	cmp	r3, #15
 8001052:	d809      	bhi.n	8001068 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001054:	2200      	movs	r2, #0
 8001056:	6879      	ldr	r1, [r7, #4]
 8001058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800105c:	f000 f937 	bl	80012ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001060:	4a0a      	ldr	r2, [pc, #40]	; (800108c <HAL_InitTick+0x74>)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6013      	str	r3, [r2, #0]
 8001066:	e007      	b.n	8001078 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	73fb      	strb	r3, [r7, #15]
 800106c:	e004      	b.n	8001078 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	73fb      	strb	r3, [r7, #15]
 8001072:	e001      	b.n	8001078 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001078:	7bfb      	ldrb	r3, [r7, #15]
}
 800107a:	4618      	mov	r0, r3
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000000c 	.word	0x2000000c
 8001088:	20000004 	.word	0x20000004
 800108c:	20000008 	.word	0x20000008

08001090 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001094:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <HAL_IncTick+0x20>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	461a      	mov	r2, r3
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <HAL_IncTick+0x24>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4413      	add	r3, r2
 80010a0:	4a04      	ldr	r2, [pc, #16]	; (80010b4 <HAL_IncTick+0x24>)
 80010a2:	6013      	str	r3, [r2, #0]
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	2000000c 	.word	0x2000000c
 80010b4:	2000196c 	.word	0x2000196c

080010b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  return uwTick;
 80010bc:	4b03      	ldr	r3, [pc, #12]	; (80010cc <HAL_GetTick+0x14>)
 80010be:	681b      	ldr	r3, [r3, #0]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	2000196c 	.word	0x2000196c

080010d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010d8:	f7ff ffee 	bl	80010b8 <HAL_GetTick>
 80010dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010e8:	d005      	beq.n	80010f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <HAL_Delay+0x44>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	461a      	mov	r2, r3
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	4413      	add	r3, r2
 80010f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010f6:	bf00      	nop
 80010f8:	f7ff ffde 	bl	80010b8 <HAL_GetTick>
 80010fc:	4602      	mov	r2, r0
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	68fa      	ldr	r2, [r7, #12]
 8001104:	429a      	cmp	r2, r3
 8001106:	d8f7      	bhi.n	80010f8 <HAL_Delay+0x28>
  {
  }
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	2000000c 	.word	0x2000000c

08001118 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001128:	4b0c      	ldr	r3, [pc, #48]	; (800115c <__NVIC_SetPriorityGrouping+0x44>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800112e:	68ba      	ldr	r2, [r7, #8]
 8001130:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001134:	4013      	ands	r3, r2
 8001136:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001140:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001148:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800114a:	4a04      	ldr	r2, [pc, #16]	; (800115c <__NVIC_SetPriorityGrouping+0x44>)
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	60d3      	str	r3, [r2, #12]
}
 8001150:	bf00      	nop
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <__NVIC_GetPriorityGrouping+0x18>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	0a1b      	lsrs	r3, r3, #8
 800116a:	f003 0307 	and.w	r3, r3, #7
}
 800116e:	4618      	mov	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118a:	2b00      	cmp	r3, #0
 800118c:	db0b      	blt.n	80011a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	f003 021f 	and.w	r2, r3, #31
 8001194:	4907      	ldr	r1, [pc, #28]	; (80011b4 <__NVIC_EnableIRQ+0x38>)
 8001196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119a:	095b      	lsrs	r3, r3, #5
 800119c:	2001      	movs	r0, #1
 800119e:	fa00 f202 	lsl.w	r2, r0, r2
 80011a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	e000e100 	.word	0xe000e100

080011b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	6039      	str	r1, [r7, #0]
 80011c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	db0a      	blt.n	80011e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	490c      	ldr	r1, [pc, #48]	; (8001204 <__NVIC_SetPriority+0x4c>)
 80011d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d6:	0112      	lsls	r2, r2, #4
 80011d8:	b2d2      	uxtb	r2, r2
 80011da:	440b      	add	r3, r1
 80011dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011e0:	e00a      	b.n	80011f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4908      	ldr	r1, [pc, #32]	; (8001208 <__NVIC_SetPriority+0x50>)
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 030f 	and.w	r3, r3, #15
 80011ee:	3b04      	subs	r3, #4
 80011f0:	0112      	lsls	r2, r2, #4
 80011f2:	b2d2      	uxtb	r2, r2
 80011f4:	440b      	add	r3, r1
 80011f6:	761a      	strb	r2, [r3, #24]
}
 80011f8:	bf00      	nop
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000e100 	.word	0xe000e100
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800120c:	b480      	push	{r7}
 800120e:	b089      	sub	sp, #36	; 0x24
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	60b9      	str	r1, [r7, #8]
 8001216:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	f1c3 0307 	rsb	r3, r3, #7
 8001226:	2b04      	cmp	r3, #4
 8001228:	bf28      	it	cs
 800122a:	2304      	movcs	r3, #4
 800122c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3304      	adds	r3, #4
 8001232:	2b06      	cmp	r3, #6
 8001234:	d902      	bls.n	800123c <NVIC_EncodePriority+0x30>
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	3b03      	subs	r3, #3
 800123a:	e000      	b.n	800123e <NVIC_EncodePriority+0x32>
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001240:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	43da      	mvns	r2, r3
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	401a      	ands	r2, r3
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001254:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	fa01 f303 	lsl.w	r3, r1, r3
 800125e:	43d9      	mvns	r1, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	4313      	orrs	r3, r2
         );
}
 8001266:	4618      	mov	r0, r3
 8001268:	3724      	adds	r7, #36	; 0x24
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	3b01      	subs	r3, #1
 8001280:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001284:	d301      	bcc.n	800128a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001286:	2301      	movs	r3, #1
 8001288:	e00f      	b.n	80012aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <SysTick_Config+0x40>)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3b01      	subs	r3, #1
 8001290:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001292:	210f      	movs	r1, #15
 8001294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001298:	f7ff ff8e 	bl	80011b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <SysTick_Config+0x40>)
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012a2:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <SysTick_Config+0x40>)
 80012a4:	2207      	movs	r2, #7
 80012a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	e000e010 	.word	0xe000e010

080012b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff ff29 	bl	8001118 <__NVIC_SetPriorityGrouping>
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b086      	sub	sp, #24
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	4603      	mov	r3, r0
 80012d6:	60b9      	str	r1, [r7, #8]
 80012d8:	607a      	str	r2, [r7, #4]
 80012da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012e0:	f7ff ff3e 	bl	8001160 <__NVIC_GetPriorityGrouping>
 80012e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	68b9      	ldr	r1, [r7, #8]
 80012ea:	6978      	ldr	r0, [r7, #20]
 80012ec:	f7ff ff8e 	bl	800120c <NVIC_EncodePriority>
 80012f0:	4602      	mov	r2, r0
 80012f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012f6:	4611      	mov	r1, r2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff5d 	bl	80011b8 <__NVIC_SetPriority>
}
 80012fe:	bf00      	nop
 8001300:	3718      	adds	r7, #24
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	4603      	mov	r3, r0
 800130e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff ff31 	bl	800117c <__NVIC_EnableIRQ>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffa2 	bl	8001274 <SysTick_Config>
 8001330:	4603      	mov	r3, r0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
	...

0800133c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	0c1b      	lsrs	r3, r3, #16
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 031f 	and.w	r3, r3, #31
 8001358:	2201      	movs	r2, #1
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	015a      	lsls	r2, r3, #5
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <HAL_EXTI_IRQHandler+0x5c>)
 8001366:	4413      	add	r3, r2
 8001368:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4013      	ands	r3, r2
 8001372:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d009      	beq.n	800138e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	4798      	blx	r3
    }
  }
}
 800138e:	bf00      	nop
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40010414 	.word	0x40010414

0800139c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800139c:	b480      	push	{r7}
 800139e:	b087      	sub	sp, #28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013aa:	e17f      	b.n	80016ac <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	2101      	movs	r1, #1
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	4013      	ands	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 8171 	beq.w	80016a6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d00b      	beq.n	80013e4 <HAL_GPIO_Init+0x48>
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d007      	beq.n	80013e4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013d8:	2b11      	cmp	r3, #17
 80013da:	d003      	beq.n	80013e4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2b12      	cmp	r3, #18
 80013e2:	d130      	bne.n	8001446 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	2203      	movs	r2, #3
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	43db      	mvns	r3, r3
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	4013      	ands	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	68da      	ldr	r2, [r3, #12]
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	4313      	orrs	r3, r2
 800140c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800141a:	2201      	movs	r2, #1
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	43db      	mvns	r3, r3
 8001424:	693a      	ldr	r2, [r7, #16]
 8001426:	4013      	ands	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	091b      	lsrs	r3, r3, #4
 8001430:	f003 0201 	and.w	r2, r3, #1
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	4313      	orrs	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	2b03      	cmp	r3, #3
 8001450:	d118      	bne.n	8001484 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001456:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001458:	2201      	movs	r2, #1
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	43db      	mvns	r3, r3
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	4013      	ands	r3, r2
 8001466:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	08db      	lsrs	r3, r3, #3
 800146e:	f003 0201 	and.w	r2, r3, #1
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	2203      	movs	r2, #3
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	43db      	mvns	r3, r3
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4013      	ands	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	689a      	ldr	r2, [r3, #8]
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d003      	beq.n	80014c4 <HAL_GPIO_Init+0x128>
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	2b12      	cmp	r3, #18
 80014c2:	d123      	bne.n	800150c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	08da      	lsrs	r2, r3, #3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3208      	adds	r2, #8
 80014cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	f003 0307 	and.w	r3, r3, #7
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	220f      	movs	r2, #15
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	43db      	mvns	r3, r3
 80014e2:	693a      	ldr	r2, [r7, #16]
 80014e4:	4013      	ands	r3, r2
 80014e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	691a      	ldr	r2, [r3, #16]
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	f003 0307 	and.w	r3, r3, #7
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	08da      	lsrs	r2, r3, #3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	3208      	adds	r2, #8
 8001506:	6939      	ldr	r1, [r7, #16]
 8001508:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	2203      	movs	r2, #3
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	43db      	mvns	r3, r3
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	4013      	ands	r3, r2
 8001522:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f003 0203 	and.w	r2, r3, #3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	4313      	orrs	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	f000 80ac 	beq.w	80016a6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800154e:	4b5f      	ldr	r3, [pc, #380]	; (80016cc <HAL_GPIO_Init+0x330>)
 8001550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001552:	4a5e      	ldr	r2, [pc, #376]	; (80016cc <HAL_GPIO_Init+0x330>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6613      	str	r3, [r2, #96]	; 0x60
 800155a:	4b5c      	ldr	r3, [pc, #368]	; (80016cc <HAL_GPIO_Init+0x330>)
 800155c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001566:	4a5a      	ldr	r2, [pc, #360]	; (80016d0 <HAL_GPIO_Init+0x334>)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	089b      	lsrs	r3, r3, #2
 800156c:	3302      	adds	r3, #2
 800156e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001572:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	f003 0303 	and.w	r3, r3, #3
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	220f      	movs	r2, #15
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	43db      	mvns	r3, r3
 8001584:	693a      	ldr	r2, [r7, #16]
 8001586:	4013      	ands	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001590:	d025      	beq.n	80015de <HAL_GPIO_Init+0x242>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a4f      	ldr	r2, [pc, #316]	; (80016d4 <HAL_GPIO_Init+0x338>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d01f      	beq.n	80015da <HAL_GPIO_Init+0x23e>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a4e      	ldr	r2, [pc, #312]	; (80016d8 <HAL_GPIO_Init+0x33c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d019      	beq.n	80015d6 <HAL_GPIO_Init+0x23a>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a4d      	ldr	r2, [pc, #308]	; (80016dc <HAL_GPIO_Init+0x340>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d013      	beq.n	80015d2 <HAL_GPIO_Init+0x236>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a4c      	ldr	r2, [pc, #304]	; (80016e0 <HAL_GPIO_Init+0x344>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d00d      	beq.n	80015ce <HAL_GPIO_Init+0x232>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a4b      	ldr	r2, [pc, #300]	; (80016e4 <HAL_GPIO_Init+0x348>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d007      	beq.n	80015ca <HAL_GPIO_Init+0x22e>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a4a      	ldr	r2, [pc, #296]	; (80016e8 <HAL_GPIO_Init+0x34c>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d101      	bne.n	80015c6 <HAL_GPIO_Init+0x22a>
 80015c2:	2306      	movs	r3, #6
 80015c4:	e00c      	b.n	80015e0 <HAL_GPIO_Init+0x244>
 80015c6:	2307      	movs	r3, #7
 80015c8:	e00a      	b.n	80015e0 <HAL_GPIO_Init+0x244>
 80015ca:	2305      	movs	r3, #5
 80015cc:	e008      	b.n	80015e0 <HAL_GPIO_Init+0x244>
 80015ce:	2304      	movs	r3, #4
 80015d0:	e006      	b.n	80015e0 <HAL_GPIO_Init+0x244>
 80015d2:	2303      	movs	r3, #3
 80015d4:	e004      	b.n	80015e0 <HAL_GPIO_Init+0x244>
 80015d6:	2302      	movs	r3, #2
 80015d8:	e002      	b.n	80015e0 <HAL_GPIO_Init+0x244>
 80015da:	2301      	movs	r3, #1
 80015dc:	e000      	b.n	80015e0 <HAL_GPIO_Init+0x244>
 80015de:	2300      	movs	r3, #0
 80015e0:	697a      	ldr	r2, [r7, #20]
 80015e2:	f002 0203 	and.w	r2, r2, #3
 80015e6:	0092      	lsls	r2, r2, #2
 80015e8:	4093      	lsls	r3, r2
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015f0:	4937      	ldr	r1, [pc, #220]	; (80016d0 <HAL_GPIO_Init+0x334>)
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	089b      	lsrs	r3, r3, #2
 80015f6:	3302      	adds	r3, #2
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80015fe:	4b3b      	ldr	r3, [pc, #236]	; (80016ec <HAL_GPIO_Init+0x350>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	43db      	mvns	r3, r3
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	4013      	ands	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d003      	beq.n	8001622 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	4313      	orrs	r3, r2
 8001620:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001622:	4a32      	ldr	r2, [pc, #200]	; (80016ec <HAL_GPIO_Init+0x350>)
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001628:	4b30      	ldr	r3, [pc, #192]	; (80016ec <HAL_GPIO_Init+0x350>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	43db      	mvns	r3, r3
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	4013      	ands	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d003      	beq.n	800164c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4313      	orrs	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800164c:	4a27      	ldr	r2, [pc, #156]	; (80016ec <HAL_GPIO_Init+0x350>)
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001652:	4b26      	ldr	r3, [pc, #152]	; (80016ec <HAL_GPIO_Init+0x350>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	43db      	mvns	r3, r3
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	4013      	ands	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d003      	beq.n	8001676 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4313      	orrs	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001676:	4a1d      	ldr	r2, [pc, #116]	; (80016ec <HAL_GPIO_Init+0x350>)
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800167c:	4b1b      	ldr	r3, [pc, #108]	; (80016ec <HAL_GPIO_Init+0x350>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	43db      	mvns	r3, r3
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	4013      	ands	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	4313      	orrs	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016a0:	4a12      	ldr	r2, [pc, #72]	; (80016ec <HAL_GPIO_Init+0x350>)
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	fa22 f303 	lsr.w	r3, r2, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	f47f ae78 	bne.w	80013ac <HAL_GPIO_Init+0x10>
  }
}
 80016bc:	bf00      	nop
 80016be:	bf00      	nop
 80016c0:	371c      	adds	r7, #28
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	40021000 	.word	0x40021000
 80016d0:	40010000 	.word	0x40010000
 80016d4:	48000400 	.word	0x48000400
 80016d8:	48000800 	.word	0x48000800
 80016dc:	48000c00 	.word	0x48000c00
 80016e0:	48001000 	.word	0x48001000
 80016e4:	48001400 	.word	0x48001400
 80016e8:	48001800 	.word	0x48001800
 80016ec:	40010400 	.word	0x40010400

080016f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	807b      	strh	r3, [r7, #2]
 80016fc:	4613      	mov	r3, r2
 80016fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001700:	787b      	ldrb	r3, [r7, #1]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001706:	887a      	ldrh	r2, [r7, #2]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800170c:	e002      	b.n	8001714 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800170e:	887a      	ldrh	r2, [r7, #2]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e081      	b.n	8001836 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d106      	bne.n	800174c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fa9c 	bl	8000c84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2224      	movs	r2, #36	; 0x24
 8001750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 0201 	bic.w	r2, r2, #1
 8001762:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001770:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	689a      	ldr	r2, [r3, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001780:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	2b01      	cmp	r3, #1
 8001788:	d107      	bne.n	800179a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689a      	ldr	r2, [r3, #8]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	e006      	b.n	80017a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689a      	ldr	r2, [r3, #8]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80017a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d104      	bne.n	80017ba <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017b8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	6812      	ldr	r2, [r2, #0]
 80017c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017cc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	68da      	ldr	r2, [r3, #12]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80017dc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	695b      	ldr	r3, [r3, #20]
 80017e6:	ea42 0103 	orr.w	r1, r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	021a      	lsls	r2, r3, #8
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	430a      	orrs	r2, r1
 80017f6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	69d9      	ldr	r1, [r3, #28]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a1a      	ldr	r2, [r3, #32]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	430a      	orrs	r2, r1
 8001806:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f042 0201 	orr.w	r2, r2, #1
 8001816:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2220      	movs	r2, #32
 8001822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001834:	2300      	movs	r3, #0
}
 8001836:	4618      	mov	r0, r3
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af02      	add	r7, sp, #8
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	4608      	mov	r0, r1
 800184a:	4611      	mov	r1, r2
 800184c:	461a      	mov	r2, r3
 800184e:	4603      	mov	r3, r0
 8001850:	817b      	strh	r3, [r7, #10]
 8001852:	460b      	mov	r3, r1
 8001854:	813b      	strh	r3, [r7, #8]
 8001856:	4613      	mov	r3, r2
 8001858:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001860:	b2db      	uxtb	r3, r3
 8001862:	2b20      	cmp	r3, #32
 8001864:	f040 80f9 	bne.w	8001a5a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001868:	6a3b      	ldr	r3, [r7, #32]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d002      	beq.n	8001874 <HAL_I2C_Mem_Write+0x34>
 800186e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001870:	2b00      	cmp	r3, #0
 8001872:	d105      	bne.n	8001880 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f44f 7200 	mov.w	r2, #512	; 0x200
 800187a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e0ed      	b.n	8001a5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001886:	2b01      	cmp	r3, #1
 8001888:	d101      	bne.n	800188e <HAL_I2C_Mem_Write+0x4e>
 800188a:	2302      	movs	r3, #2
 800188c:	e0e6      	b.n	8001a5c <HAL_I2C_Mem_Write+0x21c>
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2201      	movs	r2, #1
 8001892:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001896:	f7ff fc0f 	bl	80010b8 <HAL_GetTick>
 800189a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	2319      	movs	r3, #25
 80018a2:	2201      	movs	r2, #1
 80018a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	f000 fac3 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e0d1      	b.n	8001a5c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2221      	movs	r2, #33	; 0x21
 80018bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2240      	movs	r2, #64	; 0x40
 80018c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2200      	movs	r2, #0
 80018cc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6a3a      	ldr	r2, [r7, #32]
 80018d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80018d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2200      	movs	r2, #0
 80018de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018e0:	88f8      	ldrh	r0, [r7, #6]
 80018e2:	893a      	ldrh	r2, [r7, #8]
 80018e4:	8979      	ldrh	r1, [r7, #10]
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	9301      	str	r3, [sp, #4]
 80018ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	4603      	mov	r3, r0
 80018f0:	68f8      	ldr	r0, [r7, #12]
 80018f2:	f000 f9d3 	bl	8001c9c <I2C_RequestMemoryWrite>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d005      	beq.n	8001908 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e0a9      	b.n	8001a5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800190c:	b29b      	uxth	r3, r3
 800190e:	2bff      	cmp	r3, #255	; 0xff
 8001910:	d90e      	bls.n	8001930 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	22ff      	movs	r2, #255	; 0xff
 8001916:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800191c:	b2da      	uxtb	r2, r3
 800191e:	8979      	ldrh	r1, [r7, #10]
 8001920:	2300      	movs	r3, #0
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f000 fba5 	bl	8002078 <I2C_TransferConfig>
 800192e:	e00f      	b.n	8001950 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001934:	b29a      	uxth	r2, r3
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800193e:	b2da      	uxtb	r2, r3
 8001940:	8979      	ldrh	r1, [r7, #10]
 8001942:	2300      	movs	r3, #0
 8001944:	9300      	str	r3, [sp, #0]
 8001946:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	f000 fb94 	bl	8002078 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001950:	697a      	ldr	r2, [r7, #20]
 8001952:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	f000 faad 	bl	8001eb4 <I2C_WaitOnTXISFlagUntilTimeout>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e07b      	b.n	8001a5c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001968:	781a      	ldrb	r2, [r3, #0]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001974:	1c5a      	adds	r2, r3, #1
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800197e:	b29b      	uxth	r3, r3
 8001980:	3b01      	subs	r3, #1
 8001982:	b29a      	uxth	r2, r3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800198c:	3b01      	subs	r3, #1
 800198e:	b29a      	uxth	r2, r3
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001998:	b29b      	uxth	r3, r3
 800199a:	2b00      	cmp	r3, #0
 800199c:	d034      	beq.n	8001a08 <HAL_I2C_Mem_Write+0x1c8>
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d130      	bne.n	8001a08 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ac:	2200      	movs	r2, #0
 80019ae:	2180      	movs	r1, #128	; 0x80
 80019b0:	68f8      	ldr	r0, [r7, #12]
 80019b2:	f000 fa3f 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e04d      	b.n	8001a5c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	2bff      	cmp	r3, #255	; 0xff
 80019c8:	d90e      	bls.n	80019e8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	22ff      	movs	r2, #255	; 0xff
 80019ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019d4:	b2da      	uxtb	r2, r3
 80019d6:	8979      	ldrh	r1, [r7, #10]
 80019d8:	2300      	movs	r3, #0
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80019e0:	68f8      	ldr	r0, [r7, #12]
 80019e2:	f000 fb49 	bl	8002078 <I2C_TransferConfig>
 80019e6:	e00f      	b.n	8001a08 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019f6:	b2da      	uxtb	r2, r3
 80019f8:	8979      	ldrh	r1, [r7, #10]
 80019fa:	2300      	movs	r3, #0
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	f000 fb38 	bl	8002078 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d19e      	bne.n	8001950 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a16:	68f8      	ldr	r0, [r7, #12]
 8001a18:	f000 fa8c 	bl	8001f34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e01a      	b.n	8001a5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2220      	movs	r2, #32
 8001a2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	6859      	ldr	r1, [r3, #4]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <HAL_I2C_Mem_Write+0x224>)
 8001a3a:	400b      	ands	r3, r1
 8001a3c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2220      	movs	r2, #32
 8001a42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001a56:	2300      	movs	r3, #0
 8001a58:	e000      	b.n	8001a5c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001a5a:	2302      	movs	r3, #2
  }
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	fe00e800 	.word	0xfe00e800

08001a68 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	4608      	mov	r0, r1
 8001a72:	4611      	mov	r1, r2
 8001a74:	461a      	mov	r2, r3
 8001a76:	4603      	mov	r3, r0
 8001a78:	817b      	strh	r3, [r7, #10]
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	813b      	strh	r3, [r7, #8]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b20      	cmp	r3, #32
 8001a8c:	f040 80fd 	bne.w	8001c8a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a90:	6a3b      	ldr	r3, [r7, #32]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d002      	beq.n	8001a9c <HAL_I2C_Mem_Read+0x34>
 8001a96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d105      	bne.n	8001aa8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aa2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e0f1      	b.n	8001c8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d101      	bne.n	8001ab6 <HAL_I2C_Mem_Read+0x4e>
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	e0ea      	b.n	8001c8c <HAL_I2C_Mem_Read+0x224>
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001abe:	f7ff fafb 	bl	80010b8 <HAL_GetTick>
 8001ac2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	2319      	movs	r3, #25
 8001aca:	2201      	movs	r2, #1
 8001acc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ad0:	68f8      	ldr	r0, [r7, #12]
 8001ad2:	f000 f9af 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e0d5      	b.n	8001c8c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2222      	movs	r2, #34	; 0x22
 8001ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2240      	movs	r2, #64	; 0x40
 8001aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2200      	movs	r2, #0
 8001af4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	6a3a      	ldr	r2, [r7, #32]
 8001afa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001b00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2200      	movs	r2, #0
 8001b06:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b08:	88f8      	ldrh	r0, [r7, #6]
 8001b0a:	893a      	ldrh	r2, [r7, #8]
 8001b0c:	8979      	ldrh	r1, [r7, #10]
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	4603      	mov	r3, r0
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f000 f913 	bl	8001d44 <I2C_RequestMemoryRead>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d005      	beq.n	8001b30 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e0ad      	b.n	8001c8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	2bff      	cmp	r3, #255	; 0xff
 8001b38:	d90e      	bls.n	8001b58 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	22ff      	movs	r2, #255	; 0xff
 8001b3e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	8979      	ldrh	r1, [r7, #10]
 8001b48:	4b52      	ldr	r3, [pc, #328]	; (8001c94 <HAL_I2C_Mem_Read+0x22c>)
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	f000 fa91 	bl	8002078 <I2C_TransferConfig>
 8001b56:	e00f      	b.n	8001b78 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	8979      	ldrh	r1, [r7, #10]
 8001b6a:	4b4a      	ldr	r3, [pc, #296]	; (8001c94 <HAL_I2C_Mem_Read+0x22c>)
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f000 fa80 	bl	8002078 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2104      	movs	r1, #4
 8001b82:	68f8      	ldr	r0, [r7, #12]
 8001b84:	f000 f956 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e07c      	b.n	8001c8c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba4:	1c5a      	adds	r2, r3, #1
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	3b01      	subs	r3, #1
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d034      	beq.n	8001c38 <HAL_I2C_Mem_Read+0x1d0>
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d130      	bne.n	8001c38 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2180      	movs	r1, #128	; 0x80
 8001be0:	68f8      	ldr	r0, [r7, #12]
 8001be2:	f000 f927 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e04d      	b.n	8001c8c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	2bff      	cmp	r3, #255	; 0xff
 8001bf8:	d90e      	bls.n	8001c18 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	22ff      	movs	r2, #255	; 0xff
 8001bfe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	8979      	ldrh	r1, [r7, #10]
 8001c08:	2300      	movs	r3, #0
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f000 fa31 	bl	8002078 <I2C_TransferConfig>
 8001c16:	e00f      	b.n	8001c38 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	8979      	ldrh	r1, [r7, #10]
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c32:	68f8      	ldr	r0, [r7, #12]
 8001c34:	f000 fa20 	bl	8002078 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d19a      	bne.n	8001b78 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c42:	697a      	ldr	r2, [r7, #20]
 8001c44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 f974 	bl	8001f34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e01a      	b.n	8001c8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2220      	movs	r2, #32
 8001c5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6859      	ldr	r1, [r3, #4]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <HAL_I2C_Mem_Read+0x230>)
 8001c6a:	400b      	ands	r3, r1
 8001c6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2220      	movs	r2, #32
 8001c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001c86:	2300      	movs	r3, #0
 8001c88:	e000      	b.n	8001c8c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001c8a:	2302      	movs	r3, #2
  }
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3718      	adds	r7, #24
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	80002400 	.word	0x80002400
 8001c98:	fe00e800 	.word	0xfe00e800

08001c9c <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af02      	add	r7, sp, #8
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	4608      	mov	r0, r1
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	461a      	mov	r2, r3
 8001caa:	4603      	mov	r3, r0
 8001cac:	817b      	strh	r3, [r7, #10]
 8001cae:	460b      	mov	r3, r1
 8001cb0:	813b      	strh	r3, [r7, #8]
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	8979      	ldrh	r1, [r7, #10]
 8001cbc:	4b20      	ldr	r3, [pc, #128]	; (8001d40 <I2C_RequestMemoryWrite+0xa4>)
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f000 f9d7 	bl	8002078 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cca:	69fa      	ldr	r2, [r7, #28]
 8001ccc:	69b9      	ldr	r1, [r7, #24]
 8001cce:	68f8      	ldr	r0, [r7, #12]
 8001cd0:	f000 f8f0 	bl	8001eb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e02c      	b.n	8001d38 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d105      	bne.n	8001cf0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ce4:	893b      	ldrh	r3, [r7, #8]
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	629a      	str	r2, [r3, #40]	; 0x28
 8001cee:	e015      	b.n	8001d1c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cf0:	893b      	ldrh	r3, [r7, #8]
 8001cf2:	0a1b      	lsrs	r3, r3, #8
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	69b9      	ldr	r1, [r7, #24]
 8001d02:	68f8      	ldr	r0, [r7, #12]
 8001d04:	f000 f8d6 	bl	8001eb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e012      	b.n	8001d38 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d12:	893b      	ldrh	r3, [r7, #8]
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	2200      	movs	r2, #0
 8001d24:	2180      	movs	r1, #128	; 0x80
 8001d26:	68f8      	ldr	r0, [r7, #12]
 8001d28:	f000 f884 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	80002000 	.word	0x80002000

08001d44 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af02      	add	r7, sp, #8
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	4608      	mov	r0, r1
 8001d4e:	4611      	mov	r1, r2
 8001d50:	461a      	mov	r2, r3
 8001d52:	4603      	mov	r3, r0
 8001d54:	817b      	strh	r3, [r7, #10]
 8001d56:	460b      	mov	r3, r1
 8001d58:	813b      	strh	r3, [r7, #8]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001d5e:	88fb      	ldrh	r3, [r7, #6]
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	8979      	ldrh	r1, [r7, #10]
 8001d64:	4b20      	ldr	r3, [pc, #128]	; (8001de8 <I2C_RequestMemoryRead+0xa4>)
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	2300      	movs	r3, #0
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 f984 	bl	8002078 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	69b9      	ldr	r1, [r7, #24]
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	f000 f89d 	bl	8001eb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e02c      	b.n	8001dde <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d84:	88fb      	ldrh	r3, [r7, #6]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d105      	bne.n	8001d96 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d8a:	893b      	ldrh	r3, [r7, #8]
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	629a      	str	r2, [r3, #40]	; 0x28
 8001d94:	e015      	b.n	8001dc2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d96:	893b      	ldrh	r3, [r7, #8]
 8001d98:	0a1b      	lsrs	r3, r3, #8
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001da4:	69fa      	ldr	r2, [r7, #28]
 8001da6:	69b9      	ldr	r1, [r7, #24]
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	f000 f883 	bl	8001eb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e012      	b.n	8001dde <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001db8:	893b      	ldrh	r3, [r7, #8]
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	2140      	movs	r1, #64	; 0x40
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	f000 f831 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e000      	b.n	8001dde <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	80002000 	.word	0x80002000

08001dec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d103      	bne.n	8001e0a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2200      	movs	r2, #0
 8001e08:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d007      	beq.n	8001e28 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	699a      	ldr	r2, [r3, #24]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f042 0201 	orr.w	r2, r2, #1
 8001e26:	619a      	str	r2, [r3, #24]
  }
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	603b      	str	r3, [r7, #0]
 8001e40:	4613      	mov	r3, r2
 8001e42:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e44:	e022      	b.n	8001e8c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e4c:	d01e      	beq.n	8001e8c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e4e:	f7ff f933 	bl	80010b8 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d302      	bcc.n	8001e64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d113      	bne.n	8001e8c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e68:	f043 0220 	orr.w	r2, r3, #32
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2220      	movs	r2, #32
 8001e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e00f      	b.n	8001eac <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	699a      	ldr	r2, [r3, #24]
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	4013      	ands	r3, r2
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	bf0c      	ite	eq
 8001e9c:	2301      	moveq	r3, #1
 8001e9e:	2300      	movne	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d0cd      	beq.n	8001e46 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3710      	adds	r7, #16
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ec0:	e02c      	b.n	8001f1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	68b9      	ldr	r1, [r7, #8]
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	f000 f870 	bl	8001fac <I2C_IsAcknowledgeFailed>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e02a      	b.n	8001f2c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001edc:	d01e      	beq.n	8001f1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ede:	f7ff f8eb 	bl	80010b8 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	68ba      	ldr	r2, [r7, #8]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d302      	bcc.n	8001ef4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d113      	bne.n	8001f1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef8:	f043 0220 	orr.w	r2, r3, #32
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2220      	movs	r2, #32
 8001f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e007      	b.n	8001f2c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d1cb      	bne.n	8001ec2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f40:	e028      	b.n	8001f94 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	68b9      	ldr	r1, [r7, #8]
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f000 f830 	bl	8001fac <I2C_IsAcknowledgeFailed>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e026      	b.n	8001fa4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f56:	f7ff f8af 	bl	80010b8 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	68ba      	ldr	r2, [r7, #8]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d302      	bcc.n	8001f6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d113      	bne.n	8001f94 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f70:	f043 0220 	orr.w	r2, r3, #32
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e007      	b.n	8001fa4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	f003 0320 	and.w	r3, r3, #32
 8001f9e:	2b20      	cmp	r3, #32
 8001fa0:	d1cf      	bne.n	8001f42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3710      	adds	r7, #16
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	f003 0310 	and.w	r3, r3, #16
 8001fc2:	2b10      	cmp	r3, #16
 8001fc4:	d151      	bne.n	800206a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fc6:	e022      	b.n	800200e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fce:	d01e      	beq.n	800200e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fd0:	f7ff f872 	bl	80010b8 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d302      	bcc.n	8001fe6 <I2C_IsAcknowledgeFailed+0x3a>
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d113      	bne.n	800200e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	f043 0220 	orr.w	r2, r3, #32
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2220      	movs	r2, #32
 8001ff6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e02e      	b.n	800206c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	f003 0320 	and.w	r3, r3, #32
 8002018:	2b20      	cmp	r3, #32
 800201a:	d1d5      	bne.n	8001fc8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2210      	movs	r2, #16
 8002022:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2220      	movs	r2, #32
 800202a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f7ff fedd 	bl	8001dec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	6859      	ldr	r1, [r3, #4]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <I2C_IsAcknowledgeFailed+0xc8>)
 800203e:	400b      	ands	r3, r1
 8002040:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002046:	f043 0204 	orr.w	r2, r3, #4
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2220      	movs	r2, #32
 8002052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2200      	movs	r2, #0
 8002062:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e000      	b.n	800206c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	fe00e800 	.word	0xfe00e800

08002078 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	607b      	str	r3, [r7, #4]
 8002082:	460b      	mov	r3, r1
 8002084:	817b      	strh	r3, [r7, #10]
 8002086:	4613      	mov	r3, r2
 8002088:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	0d5b      	lsrs	r3, r3, #21
 8002094:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002098:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <I2C_TransferConfig+0x58>)
 800209a:	430b      	orrs	r3, r1
 800209c:	43db      	mvns	r3, r3
 800209e:	ea02 0103 	and.w	r1, r2, r3
 80020a2:	897b      	ldrh	r3, [r7, #10]
 80020a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80020a8:	7a7b      	ldrb	r3, [r7, #9]
 80020aa:	041b      	lsls	r3, r3, #16
 80020ac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80020b0:	431a      	orrs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	431a      	orrs	r2, r3
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	431a      	orrs	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80020c2:	bf00      	nop
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	03ff63ff 	.word	0x03ff63ff

080020d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b20      	cmp	r3, #32
 80020e8:	d138      	bne.n	800215c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d101      	bne.n	80020f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80020f4:	2302      	movs	r3, #2
 80020f6:	e032      	b.n	800215e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2224      	movs	r2, #36	; 0x24
 8002104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 0201 	bic.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002126:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	6819      	ldr	r1, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	430a      	orrs	r2, r1
 8002136:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f042 0201 	orr.w	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2220      	movs	r2, #32
 800214c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	e000      	b.n	800215e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800215c:	2302      	movs	r3, #2
  }
}
 800215e:	4618      	mov	r0, r3
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800216a:	b480      	push	{r7}
 800216c:	b085      	sub	sp, #20
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
 8002172:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b20      	cmp	r3, #32
 800217e:	d139      	bne.n	80021f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002186:	2b01      	cmp	r3, #1
 8002188:	d101      	bne.n	800218e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800218a:	2302      	movs	r3, #2
 800218c:	e033      	b.n	80021f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2224      	movs	r2, #36	; 0x24
 800219a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 0201 	bic.w	r2, r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80021bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	021b      	lsls	r3, r3, #8
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 0201 	orr.w	r2, r2, #1
 80021de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2220      	movs	r2, #32
 80021e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80021f0:	2300      	movs	r3, #0
 80021f2:	e000      	b.n	80021f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80021f4:	2302      	movs	r3, #2
  }
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
	...

08002204 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002208:	4b04      	ldr	r3, [pc, #16]	; (800221c <HAL_PWREx_GetVoltageRange+0x18>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002210:	4618      	mov	r0, r3
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	40007000 	.word	0x40007000

08002220 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800222e:	d130      	bne.n	8002292 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002230:	4b23      	ldr	r3, [pc, #140]	; (80022c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002238:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800223c:	d038      	beq.n	80022b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800223e:	4b20      	ldr	r3, [pc, #128]	; (80022c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002246:	4a1e      	ldr	r2, [pc, #120]	; (80022c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002248:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800224c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800224e:	4b1d      	ldr	r3, [pc, #116]	; (80022c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2232      	movs	r2, #50	; 0x32
 8002254:	fb02 f303 	mul.w	r3, r2, r3
 8002258:	4a1b      	ldr	r2, [pc, #108]	; (80022c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	0c9b      	lsrs	r3, r3, #18
 8002260:	3301      	adds	r3, #1
 8002262:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002264:	e002      	b.n	800226c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	3b01      	subs	r3, #1
 800226a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800226c:	4b14      	ldr	r3, [pc, #80]	; (80022c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800226e:	695b      	ldr	r3, [r3, #20]
 8002270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002274:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002278:	d102      	bne.n	8002280 <HAL_PWREx_ControlVoltageScaling+0x60>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1f2      	bne.n	8002266 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002280:	4b0f      	ldr	r3, [pc, #60]	; (80022c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002282:	695b      	ldr	r3, [r3, #20]
 8002284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002288:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800228c:	d110      	bne.n	80022b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e00f      	b.n	80022b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002292:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800229a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800229e:	d007      	beq.n	80022b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022a0:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022a8:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3714      	adds	r7, #20
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40007000 	.word	0x40007000
 80022c4:	20000004 	.word	0x20000004
 80022c8:	431bde83 	.word	0x431bde83

080022cc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80022d0:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	4a04      	ldr	r2, [pc, #16]	; (80022e8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80022d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022da:	6053      	str	r3, [r2, #4]
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	40007000 	.word	0x40007000

080022ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b088      	sub	sp, #32
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e3d4      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022fe:	4ba1      	ldr	r3, [pc, #644]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 030c 	and.w	r3, r3, #12
 8002306:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002308:	4b9e      	ldr	r3, [pc, #632]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	f003 0303 	and.w	r3, r3, #3
 8002310:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0310 	and.w	r3, r3, #16
 800231a:	2b00      	cmp	r3, #0
 800231c:	f000 80e4 	beq.w	80024e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d007      	beq.n	8002336 <HAL_RCC_OscConfig+0x4a>
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	2b0c      	cmp	r3, #12
 800232a:	f040 808b 	bne.w	8002444 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	2b01      	cmp	r3, #1
 8002332:	f040 8087 	bne.w	8002444 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002336:	4b93      	ldr	r3, [pc, #588]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <HAL_RCC_OscConfig+0x62>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d101      	bne.n	800234e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e3ac      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a1a      	ldr	r2, [r3, #32]
 8002352:	4b8c      	ldr	r3, [pc, #560]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	2b00      	cmp	r3, #0
 800235c:	d004      	beq.n	8002368 <HAL_RCC_OscConfig+0x7c>
 800235e:	4b89      	ldr	r3, [pc, #548]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002366:	e005      	b.n	8002374 <HAL_RCC_OscConfig+0x88>
 8002368:	4b86      	ldr	r3, [pc, #536]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800236a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800236e:	091b      	lsrs	r3, r3, #4
 8002370:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002374:	4293      	cmp	r3, r2
 8002376:	d223      	bcs.n	80023c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	4618      	mov	r0, r3
 800237e:	f000 fd41 	bl	8002e04 <RCC_SetFlashLatencyFromMSIRange>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e38d      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800238c:	4b7d      	ldr	r3, [pc, #500]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a7c      	ldr	r2, [pc, #496]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002392:	f043 0308 	orr.w	r3, r3, #8
 8002396:	6013      	str	r3, [r2, #0]
 8002398:	4b7a      	ldr	r3, [pc, #488]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	4977      	ldr	r1, [pc, #476]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023aa:	4b76      	ldr	r3, [pc, #472]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	021b      	lsls	r3, r3, #8
 80023b8:	4972      	ldr	r1, [pc, #456]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	604b      	str	r3, [r1, #4]
 80023be:	e025      	b.n	800240c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023c0:	4b70      	ldr	r3, [pc, #448]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a6f      	ldr	r2, [pc, #444]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023c6:	f043 0308 	orr.w	r3, r3, #8
 80023ca:	6013      	str	r3, [r2, #0]
 80023cc:	4b6d      	ldr	r3, [pc, #436]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	496a      	ldr	r1, [pc, #424]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023de:	4b69      	ldr	r3, [pc, #420]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	021b      	lsls	r3, r3, #8
 80023ec:	4965      	ldr	r1, [pc, #404]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d109      	bne.n	800240c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a1b      	ldr	r3, [r3, #32]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f000 fd01 	bl	8002e04 <RCC_SetFlashLatencyFromMSIRange>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e34d      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800240c:	f000 fc36 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
 8002410:	4602      	mov	r2, r0
 8002412:	4b5c      	ldr	r3, [pc, #368]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	091b      	lsrs	r3, r3, #4
 8002418:	f003 030f 	and.w	r3, r3, #15
 800241c:	495a      	ldr	r1, [pc, #360]	; (8002588 <HAL_RCC_OscConfig+0x29c>)
 800241e:	5ccb      	ldrb	r3, [r1, r3]
 8002420:	f003 031f 	and.w	r3, r3, #31
 8002424:	fa22 f303 	lsr.w	r3, r2, r3
 8002428:	4a58      	ldr	r2, [pc, #352]	; (800258c <HAL_RCC_OscConfig+0x2a0>)
 800242a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800242c:	4b58      	ldr	r3, [pc, #352]	; (8002590 <HAL_RCC_OscConfig+0x2a4>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f7fe fdf1 	bl	8001018 <HAL_InitTick>
 8002436:	4603      	mov	r3, r0
 8002438:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800243a:	7bfb      	ldrb	r3, [r7, #15]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d052      	beq.n	80024e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002440:	7bfb      	ldrb	r3, [r7, #15]
 8002442:	e331      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d032      	beq.n	80024b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800244c:	4b4d      	ldr	r3, [pc, #308]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a4c      	ldr	r2, [pc, #304]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002458:	f7fe fe2e 	bl	80010b8 <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002460:	f7fe fe2a 	bl	80010b8 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b02      	cmp	r3, #2
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e31a      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002472:	4b44      	ldr	r3, [pc, #272]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d0f0      	beq.n	8002460 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800247e:	4b41      	ldr	r3, [pc, #260]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a40      	ldr	r2, [pc, #256]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002484:	f043 0308 	orr.w	r3, r3, #8
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	4b3e      	ldr	r3, [pc, #248]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	493b      	ldr	r1, [pc, #236]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002498:	4313      	orrs	r3, r2
 800249a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800249c:	4b39      	ldr	r3, [pc, #228]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	021b      	lsls	r3, r3, #8
 80024aa:	4936      	ldr	r1, [pc, #216]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	604b      	str	r3, [r1, #4]
 80024b0:	e01a      	b.n	80024e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024b2:	4b34      	ldr	r3, [pc, #208]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a33      	ldr	r2, [pc, #204]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80024b8:	f023 0301 	bic.w	r3, r3, #1
 80024bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024be:	f7fe fdfb 	bl	80010b8 <HAL_GetTick>
 80024c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024c4:	e008      	b.n	80024d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024c6:	f7fe fdf7 	bl	80010b8 <HAL_GetTick>
 80024ca:	4602      	mov	r2, r0
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e2e7      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024d8:	4b2a      	ldr	r3, [pc, #168]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1f0      	bne.n	80024c6 <HAL_RCC_OscConfig+0x1da>
 80024e4:	e000      	b.n	80024e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d074      	beq.n	80025de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	2b08      	cmp	r3, #8
 80024f8:	d005      	beq.n	8002506 <HAL_RCC_OscConfig+0x21a>
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	2b0c      	cmp	r3, #12
 80024fe:	d10e      	bne.n	800251e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	2b03      	cmp	r3, #3
 8002504:	d10b      	bne.n	800251e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002506:	4b1f      	ldr	r3, [pc, #124]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d064      	beq.n	80025dc <HAL_RCC_OscConfig+0x2f0>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d160      	bne.n	80025dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e2c4      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002526:	d106      	bne.n	8002536 <HAL_RCC_OscConfig+0x24a>
 8002528:	4b16      	ldr	r3, [pc, #88]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a15      	ldr	r2, [pc, #84]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800252e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002532:	6013      	str	r3, [r2, #0]
 8002534:	e01d      	b.n	8002572 <HAL_RCC_OscConfig+0x286>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800253e:	d10c      	bne.n	800255a <HAL_RCC_OscConfig+0x26e>
 8002540:	4b10      	ldr	r3, [pc, #64]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a0f      	ldr	r2, [pc, #60]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002546:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800254a:	6013      	str	r3, [r2, #0]
 800254c:	4b0d      	ldr	r3, [pc, #52]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a0c      	ldr	r2, [pc, #48]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002552:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002556:	6013      	str	r3, [r2, #0]
 8002558:	e00b      	b.n	8002572 <HAL_RCC_OscConfig+0x286>
 800255a:	4b0a      	ldr	r3, [pc, #40]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a09      	ldr	r2, [pc, #36]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002560:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002564:	6013      	str	r3, [r2, #0]
 8002566:	4b07      	ldr	r3, [pc, #28]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a06      	ldr	r2, [pc, #24]	; (8002584 <HAL_RCC_OscConfig+0x298>)
 800256c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002570:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d01c      	beq.n	80025b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800257a:	f7fe fd9d 	bl	80010b8 <HAL_GetTick>
 800257e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002580:	e011      	b.n	80025a6 <HAL_RCC_OscConfig+0x2ba>
 8002582:	bf00      	nop
 8002584:	40021000 	.word	0x40021000
 8002588:	08006138 	.word	0x08006138
 800258c:	20000004 	.word	0x20000004
 8002590:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002594:	f7fe fd90 	bl	80010b8 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b64      	cmp	r3, #100	; 0x64
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e280      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025a6:	4baf      	ldr	r3, [pc, #700]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0f0      	beq.n	8002594 <HAL_RCC_OscConfig+0x2a8>
 80025b2:	e014      	b.n	80025de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b4:	f7fe fd80 	bl	80010b8 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025bc:	f7fe fd7c 	bl	80010b8 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b64      	cmp	r3, #100	; 0x64
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e26c      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ce:	4ba5      	ldr	r3, [pc, #660]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f0      	bne.n	80025bc <HAL_RCC_OscConfig+0x2d0>
 80025da:	e000      	b.n	80025de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d060      	beq.n	80026ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	2b04      	cmp	r3, #4
 80025ee:	d005      	beq.n	80025fc <HAL_RCC_OscConfig+0x310>
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	2b0c      	cmp	r3, #12
 80025f4:	d119      	bne.n	800262a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d116      	bne.n	800262a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025fc:	4b99      	ldr	r3, [pc, #612]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <HAL_RCC_OscConfig+0x328>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d101      	bne.n	8002614 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e249      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002614:	4b93      	ldr	r3, [pc, #588]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	061b      	lsls	r3, r3, #24
 8002622:	4990      	ldr	r1, [pc, #576]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002624:	4313      	orrs	r3, r2
 8002626:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002628:	e040      	b.n	80026ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d023      	beq.n	800267a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002632:	4b8c      	ldr	r3, [pc, #560]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a8b      	ldr	r2, [pc, #556]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800263c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263e:	f7fe fd3b 	bl	80010b8 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002646:	f7fe fd37 	bl	80010b8 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e227      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002658:	4b82      	ldr	r3, [pc, #520]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0f0      	beq.n	8002646 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002664:	4b7f      	ldr	r3, [pc, #508]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	061b      	lsls	r3, r3, #24
 8002672:	497c      	ldr	r1, [pc, #496]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002674:	4313      	orrs	r3, r2
 8002676:	604b      	str	r3, [r1, #4]
 8002678:	e018      	b.n	80026ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800267a:	4b7a      	ldr	r3, [pc, #488]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a79      	ldr	r2, [pc, #484]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002680:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002684:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002686:	f7fe fd17 	bl	80010b8 <HAL_GetTick>
 800268a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800268e:	f7fe fd13 	bl	80010b8 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e203      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026a0:	4b70      	ldr	r3, [pc, #448]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1f0      	bne.n	800268e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0308 	and.w	r3, r3, #8
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d03c      	beq.n	8002732 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d01c      	beq.n	80026fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026c0:	4b68      	ldr	r3, [pc, #416]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80026c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026c6:	4a67      	ldr	r2, [pc, #412]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d0:	f7fe fcf2 	bl	80010b8 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d8:	f7fe fcee 	bl	80010b8 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e1de      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026ea:	4b5e      	ldr	r3, [pc, #376]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80026ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0ef      	beq.n	80026d8 <HAL_RCC_OscConfig+0x3ec>
 80026f8:	e01b      	b.n	8002732 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026fa:	4b5a      	ldr	r3, [pc, #360]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80026fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002700:	4a58      	ldr	r2, [pc, #352]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002702:	f023 0301 	bic.w	r3, r3, #1
 8002706:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270a:	f7fe fcd5 	bl	80010b8 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002712:	f7fe fcd1 	bl	80010b8 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b02      	cmp	r3, #2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e1c1      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002724:	4b4f      	ldr	r3, [pc, #316]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002726:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1ef      	bne.n	8002712 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 80a6 	beq.w	800288c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002740:	2300      	movs	r3, #0
 8002742:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002744:	4b47      	ldr	r3, [pc, #284]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10d      	bne.n	800276c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002750:	4b44      	ldr	r3, [pc, #272]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002754:	4a43      	ldr	r2, [pc, #268]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002756:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800275a:	6593      	str	r3, [r2, #88]	; 0x58
 800275c:	4b41      	ldr	r3, [pc, #260]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 800275e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002764:	60bb      	str	r3, [r7, #8]
 8002766:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002768:	2301      	movs	r3, #1
 800276a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800276c:	4b3e      	ldr	r3, [pc, #248]	; (8002868 <HAL_RCC_OscConfig+0x57c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002774:	2b00      	cmp	r3, #0
 8002776:	d118      	bne.n	80027aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002778:	4b3b      	ldr	r3, [pc, #236]	; (8002868 <HAL_RCC_OscConfig+0x57c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a3a      	ldr	r2, [pc, #232]	; (8002868 <HAL_RCC_OscConfig+0x57c>)
 800277e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002782:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002784:	f7fe fc98 	bl	80010b8 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800278c:	f7fe fc94 	bl	80010b8 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e184      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800279e:	4b32      	ldr	r3, [pc, #200]	; (8002868 <HAL_RCC_OscConfig+0x57c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0f0      	beq.n	800278c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d108      	bne.n	80027c4 <HAL_RCC_OscConfig+0x4d8>
 80027b2:	4b2c      	ldr	r3, [pc, #176]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80027b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b8:	4a2a      	ldr	r2, [pc, #168]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80027ba:	f043 0301 	orr.w	r3, r3, #1
 80027be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027c2:	e024      	b.n	800280e <HAL_RCC_OscConfig+0x522>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	2b05      	cmp	r3, #5
 80027ca:	d110      	bne.n	80027ee <HAL_RCC_OscConfig+0x502>
 80027cc:	4b25      	ldr	r3, [pc, #148]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80027ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d2:	4a24      	ldr	r2, [pc, #144]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80027d4:	f043 0304 	orr.w	r3, r3, #4
 80027d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027dc:	4b21      	ldr	r3, [pc, #132]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80027de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027e2:	4a20      	ldr	r2, [pc, #128]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027ec:	e00f      	b.n	800280e <HAL_RCC_OscConfig+0x522>
 80027ee:	4b1d      	ldr	r3, [pc, #116]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80027f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f4:	4a1b      	ldr	r2, [pc, #108]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 80027f6:	f023 0301 	bic.w	r3, r3, #1
 80027fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027fe:	4b19      	ldr	r3, [pc, #100]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002804:	4a17      	ldr	r2, [pc, #92]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002806:	f023 0304 	bic.w	r3, r3, #4
 800280a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d016      	beq.n	8002844 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002816:	f7fe fc4f 	bl	80010b8 <HAL_GetTick>
 800281a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800281c:	e00a      	b.n	8002834 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281e:	f7fe fc4b 	bl	80010b8 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f241 3288 	movw	r2, #5000	; 0x1388
 800282c:	4293      	cmp	r3, r2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e139      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002834:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <HAL_RCC_OscConfig+0x578>)
 8002836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0ed      	beq.n	800281e <HAL_RCC_OscConfig+0x532>
 8002842:	e01a      	b.n	800287a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002844:	f7fe fc38 	bl	80010b8 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800284a:	e00f      	b.n	800286c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800284c:	f7fe fc34 	bl	80010b8 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	f241 3288 	movw	r2, #5000	; 0x1388
 800285a:	4293      	cmp	r3, r2
 800285c:	d906      	bls.n	800286c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e122      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
 8002862:	bf00      	nop
 8002864:	40021000 	.word	0x40021000
 8002868:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800286c:	4b90      	ldr	r3, [pc, #576]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 800286e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1e8      	bne.n	800284c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800287a:	7ffb      	ldrb	r3, [r7, #31]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d105      	bne.n	800288c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002880:	4b8b      	ldr	r3, [pc, #556]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002884:	4a8a      	ldr	r2, [pc, #552]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002886:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800288a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002890:	2b00      	cmp	r3, #0
 8002892:	f000 8108 	beq.w	8002aa6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289a:	2b02      	cmp	r3, #2
 800289c:	f040 80d0 	bne.w	8002a40 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028a0:	4b83      	ldr	r3, [pc, #524]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	f003 0203 	and.w	r2, r3, #3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d130      	bne.n	8002916 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	3b01      	subs	r3, #1
 80028c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d127      	bne.n	8002916 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d11f      	bne.n	8002916 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028e0:	2a07      	cmp	r2, #7
 80028e2:	bf14      	ite	ne
 80028e4:	2201      	movne	r2, #1
 80028e6:	2200      	moveq	r2, #0
 80028e8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d113      	bne.n	8002916 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028f8:	085b      	lsrs	r3, r3, #1
 80028fa:	3b01      	subs	r3, #1
 80028fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028fe:	429a      	cmp	r2, r3
 8002900:	d109      	bne.n	8002916 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290c:	085b      	lsrs	r3, r3, #1
 800290e:	3b01      	subs	r3, #1
 8002910:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002912:	429a      	cmp	r2, r3
 8002914:	d06e      	beq.n	80029f4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	2b0c      	cmp	r3, #12
 800291a:	d069      	beq.n	80029f0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800291c:	4b64      	ldr	r3, [pc, #400]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d105      	bne.n	8002934 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002928:	4b61      	ldr	r3, [pc, #388]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e0b7      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002938:	4b5d      	ldr	r3, [pc, #372]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a5c      	ldr	r2, [pc, #368]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 800293e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002942:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002944:	f7fe fbb8 	bl	80010b8 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294c:	f7fe fbb4 	bl	80010b8 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e0a4      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800295e:	4b54      	ldr	r3, [pc, #336]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800296a:	4b51      	ldr	r3, [pc, #324]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 800296c:	68da      	ldr	r2, [r3, #12]
 800296e:	4b51      	ldr	r3, [pc, #324]	; (8002ab4 <HAL_RCC_OscConfig+0x7c8>)
 8002970:	4013      	ands	r3, r2
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800297a:	3a01      	subs	r2, #1
 800297c:	0112      	lsls	r2, r2, #4
 800297e:	4311      	orrs	r1, r2
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002984:	0212      	lsls	r2, r2, #8
 8002986:	4311      	orrs	r1, r2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800298c:	0852      	lsrs	r2, r2, #1
 800298e:	3a01      	subs	r2, #1
 8002990:	0552      	lsls	r2, r2, #21
 8002992:	4311      	orrs	r1, r2
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002998:	0852      	lsrs	r2, r2, #1
 800299a:	3a01      	subs	r2, #1
 800299c:	0652      	lsls	r2, r2, #25
 800299e:	4311      	orrs	r1, r2
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029a4:	0912      	lsrs	r2, r2, #4
 80029a6:	0452      	lsls	r2, r2, #17
 80029a8:	430a      	orrs	r2, r1
 80029aa:	4941      	ldr	r1, [pc, #260]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029b0:	4b3f      	ldr	r3, [pc, #252]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a3e      	ldr	r2, [pc, #248]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 80029b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029ba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029bc:	4b3c      	ldr	r3, [pc, #240]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	4a3b      	ldr	r2, [pc, #236]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 80029c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029c8:	f7fe fb76 	bl	80010b8 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d0:	f7fe fb72 	bl	80010b8 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e062      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029e2:	4b33      	ldr	r3, [pc, #204]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0f0      	beq.n	80029d0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029ee:	e05a      	b.n	8002aa6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e059      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f4:	4b2e      	ldr	r3, [pc, #184]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d152      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a00:	4b2b      	ldr	r3, [pc, #172]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a2a      	ldr	r2, [pc, #168]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a0c:	4b28      	ldr	r3, [pc, #160]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	4a27      	ldr	r2, [pc, #156]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a18:	f7fe fb4e 	bl	80010b8 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a20:	f7fe fb4a 	bl	80010b8 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e03a      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a32:	4b1f      	ldr	r3, [pc, #124]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d0f0      	beq.n	8002a20 <HAL_RCC_OscConfig+0x734>
 8002a3e:	e032      	b.n	8002aa6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	2b0c      	cmp	r3, #12
 8002a44:	d02d      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a46:	4b1a      	ldr	r3, [pc, #104]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a19      	ldr	r2, [pc, #100]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a50:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002a52:	4b17      	ldr	r3, [pc, #92]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d105      	bne.n	8002a6a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002a5e:	4b14      	ldr	r3, [pc, #80]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	4a13      	ldr	r2, [pc, #76]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a64:	f023 0303 	bic.w	r3, r3, #3
 8002a68:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a6a:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	4a10      	ldr	r2, [pc, #64]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a70:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002a74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a78:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7a:	f7fe fb1d 	bl	80010b8 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a82:	f7fe fb19 	bl	80010b8 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e009      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a94:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <HAL_RCC_OscConfig+0x7c4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1f0      	bne.n	8002a82 <HAL_RCC_OscConfig+0x796>
 8002aa0:	e001      	b.n	8002aa6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e000      	b.n	8002aa8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3720      	adds	r7, #32
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	f99d808c 	.word	0xf99d808c

08002ab8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e0c8      	b.n	8002c5e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002acc:	4b66      	ldr	r3, [pc, #408]	; (8002c68 <HAL_RCC_ClockConfig+0x1b0>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	683a      	ldr	r2, [r7, #0]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d910      	bls.n	8002afc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ada:	4b63      	ldr	r3, [pc, #396]	; (8002c68 <HAL_RCC_ClockConfig+0x1b0>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f023 0207 	bic.w	r2, r3, #7
 8002ae2:	4961      	ldr	r1, [pc, #388]	; (8002c68 <HAL_RCC_ClockConfig+0x1b0>)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aea:	4b5f      	ldr	r3, [pc, #380]	; (8002c68 <HAL_RCC_ClockConfig+0x1b0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d001      	beq.n	8002afc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e0b0      	b.n	8002c5e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d04c      	beq.n	8002ba2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d107      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b10:	4b56      	ldr	r3, [pc, #344]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d121      	bne.n	8002b60 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e09e      	b.n	8002c5e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d107      	bne.n	8002b38 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b28:	4b50      	ldr	r3, [pc, #320]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d115      	bne.n	8002b60 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e092      	b.n	8002c5e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d107      	bne.n	8002b50 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b40:	4b4a      	ldr	r3, [pc, #296]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d109      	bne.n	8002b60 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e086      	b.n	8002c5e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b50:	4b46      	ldr	r3, [pc, #280]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e07e      	b.n	8002c5e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b60:	4b42      	ldr	r3, [pc, #264]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f023 0203 	bic.w	r2, r3, #3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	493f      	ldr	r1, [pc, #252]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b72:	f7fe faa1 	bl	80010b8 <HAL_GetTick>
 8002b76:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b78:	e00a      	b.n	8002b90 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b7a:	f7fe fa9d 	bl	80010b8 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e066      	b.n	8002c5e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b90:	4b36      	ldr	r3, [pc, #216]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 020c 	and.w	r2, r3, #12
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d1eb      	bne.n	8002b7a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d008      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bae:	4b2f      	ldr	r3, [pc, #188]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	492c      	ldr	r1, [pc, #176]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bc0:	4b29      	ldr	r3, [pc, #164]	; (8002c68 <HAL_RCC_ClockConfig+0x1b0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d210      	bcs.n	8002bf0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bce:	4b26      	ldr	r3, [pc, #152]	; (8002c68 <HAL_RCC_ClockConfig+0x1b0>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f023 0207 	bic.w	r2, r3, #7
 8002bd6:	4924      	ldr	r1, [pc, #144]	; (8002c68 <HAL_RCC_ClockConfig+0x1b0>)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bde:	4b22      	ldr	r3, [pc, #136]	; (8002c68 <HAL_RCC_ClockConfig+0x1b0>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d001      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e036      	b.n	8002c5e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d008      	beq.n	8002c0e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bfc:	4b1b      	ldr	r3, [pc, #108]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	4918      	ldr	r1, [pc, #96]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d009      	beq.n	8002c2e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c1a:	4b14      	ldr	r3, [pc, #80]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	4910      	ldr	r1, [pc, #64]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c2e:	f000 f825 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
 8002c32:	4602      	mov	r2, r0
 8002c34:	4b0d      	ldr	r3, [pc, #52]	; (8002c6c <HAL_RCC_ClockConfig+0x1b4>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	091b      	lsrs	r3, r3, #4
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	490c      	ldr	r1, [pc, #48]	; (8002c70 <HAL_RCC_ClockConfig+0x1b8>)
 8002c40:	5ccb      	ldrb	r3, [r1, r3]
 8002c42:	f003 031f 	and.w	r3, r3, #31
 8002c46:	fa22 f303 	lsr.w	r3, r2, r3
 8002c4a:	4a0a      	ldr	r2, [pc, #40]	; (8002c74 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c4e:	4b0a      	ldr	r3, [pc, #40]	; (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7fe f9e0 	bl	8001018 <HAL_InitTick>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c5c:	7afb      	ldrb	r3, [r7, #11]
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40022000 	.word	0x40022000
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	08006138 	.word	0x08006138
 8002c74:	20000004 	.word	0x20000004
 8002c78:	20000008 	.word	0x20000008

08002c7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b089      	sub	sp, #36	; 0x24
 8002c80:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	61fb      	str	r3, [r7, #28]
 8002c86:	2300      	movs	r3, #0
 8002c88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c8a:	4b3e      	ldr	r3, [pc, #248]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 030c 	and.w	r3, r3, #12
 8002c92:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c94:	4b3b      	ldr	r3, [pc, #236]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x34>
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	2b0c      	cmp	r3, #12
 8002ca8:	d121      	bne.n	8002cee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d11e      	bne.n	8002cee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002cb0:	4b34      	ldr	r3, [pc, #208]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0308 	and.w	r3, r3, #8
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d107      	bne.n	8002ccc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002cbc:	4b31      	ldr	r3, [pc, #196]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cc2:	0a1b      	lsrs	r3, r3, #8
 8002cc4:	f003 030f 	and.w	r3, r3, #15
 8002cc8:	61fb      	str	r3, [r7, #28]
 8002cca:	e005      	b.n	8002cd8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ccc:	4b2d      	ldr	r3, [pc, #180]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	091b      	lsrs	r3, r3, #4
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002cd8:	4a2b      	ldr	r2, [pc, #172]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d10d      	bne.n	8002d04 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cec:	e00a      	b.n	8002d04 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d102      	bne.n	8002cfa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002cf4:	4b25      	ldr	r3, [pc, #148]	; (8002d8c <HAL_RCC_GetSysClockFreq+0x110>)
 8002cf6:	61bb      	str	r3, [r7, #24]
 8002cf8:	e004      	b.n	8002d04 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d101      	bne.n	8002d04 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d00:	4b23      	ldr	r3, [pc, #140]	; (8002d90 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d02:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	2b0c      	cmp	r3, #12
 8002d08:	d134      	bne.n	8002d74 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d0a:	4b1e      	ldr	r3, [pc, #120]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	f003 0303 	and.w	r3, r3, #3
 8002d12:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d003      	beq.n	8002d22 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	2b03      	cmp	r3, #3
 8002d1e:	d003      	beq.n	8002d28 <HAL_RCC_GetSysClockFreq+0xac>
 8002d20:	e005      	b.n	8002d2e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d22:	4b1a      	ldr	r3, [pc, #104]	; (8002d8c <HAL_RCC_GetSysClockFreq+0x110>)
 8002d24:	617b      	str	r3, [r7, #20]
      break;
 8002d26:	e005      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d28:	4b19      	ldr	r3, [pc, #100]	; (8002d90 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d2a:	617b      	str	r3, [r7, #20]
      break;
 8002d2c:	e002      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	617b      	str	r3, [r7, #20]
      break;
 8002d32:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d34:	4b13      	ldr	r3, [pc, #76]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	091b      	lsrs	r3, r3, #4
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	3301      	adds	r3, #1
 8002d40:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d42:	4b10      	ldr	r3, [pc, #64]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	0a1b      	lsrs	r3, r3, #8
 8002d48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	fb02 f203 	mul.w	r2, r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d58:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d5a:	4b0a      	ldr	r3, [pc, #40]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	0e5b      	lsrs	r3, r3, #25
 8002d60:	f003 0303 	and.w	r3, r3, #3
 8002d64:	3301      	adds	r3, #1
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d72:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d74:	69bb      	ldr	r3, [r7, #24]
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3724      	adds	r7, #36	; 0x24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	40021000 	.word	0x40021000
 8002d88:	08006150 	.word	0x08006150
 8002d8c:	00f42400 	.word	0x00f42400
 8002d90:	007a1200 	.word	0x007a1200

08002d94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d98:	4b03      	ldr	r3, [pc, #12]	; (8002da8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	20000004 	.word	0x20000004

08002dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002db0:	f7ff fff0 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002db4:	4602      	mov	r2, r0
 8002db6:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	0a1b      	lsrs	r3, r3, #8
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	4904      	ldr	r1, [pc, #16]	; (8002dd4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002dc2:	5ccb      	ldrb	r3, [r1, r3]
 8002dc4:	f003 031f 	and.w	r3, r3, #31
 8002dc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	08006148 	.word	0x08006148

08002dd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ddc:	f7ff ffda 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002de0:	4602      	mov	r2, r0
 8002de2:	4b06      	ldr	r3, [pc, #24]	; (8002dfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	0adb      	lsrs	r3, r3, #11
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	4904      	ldr	r1, [pc, #16]	; (8002e00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002dee:	5ccb      	ldrb	r3, [r1, r3]
 8002df0:	f003 031f 	and.w	r3, r3, #31
 8002df4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	08006148 	.word	0x08006148

08002e04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e10:	4b2a      	ldr	r3, [pc, #168]	; (8002ebc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d003      	beq.n	8002e24 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e1c:	f7ff f9f2 	bl	8002204 <HAL_PWREx_GetVoltageRange>
 8002e20:	6178      	str	r0, [r7, #20]
 8002e22:	e014      	b.n	8002e4e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e24:	4b25      	ldr	r3, [pc, #148]	; (8002ebc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e28:	4a24      	ldr	r2, [pc, #144]	; (8002ebc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	6593      	str	r3, [r2, #88]	; 0x58
 8002e30:	4b22      	ldr	r3, [pc, #136]	; (8002ebc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e38:	60fb      	str	r3, [r7, #12]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e3c:	f7ff f9e2 	bl	8002204 <HAL_PWREx_GetVoltageRange>
 8002e40:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e42:	4b1e      	ldr	r3, [pc, #120]	; (8002ebc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e46:	4a1d      	ldr	r2, [pc, #116]	; (8002ebc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e4c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e54:	d10b      	bne.n	8002e6e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b80      	cmp	r3, #128	; 0x80
 8002e5a:	d919      	bls.n	8002e90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2ba0      	cmp	r3, #160	; 0xa0
 8002e60:	d902      	bls.n	8002e68 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e62:	2302      	movs	r3, #2
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	e013      	b.n	8002e90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e68:	2301      	movs	r3, #1
 8002e6a:	613b      	str	r3, [r7, #16]
 8002e6c:	e010      	b.n	8002e90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b80      	cmp	r3, #128	; 0x80
 8002e72:	d902      	bls.n	8002e7a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e74:	2303      	movs	r3, #3
 8002e76:	613b      	str	r3, [r7, #16]
 8002e78:	e00a      	b.n	8002e90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2b80      	cmp	r3, #128	; 0x80
 8002e7e:	d102      	bne.n	8002e86 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e80:	2302      	movs	r3, #2
 8002e82:	613b      	str	r3, [r7, #16]
 8002e84:	e004      	b.n	8002e90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b70      	cmp	r3, #112	; 0x70
 8002e8a:	d101      	bne.n	8002e90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e90:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f023 0207 	bic.w	r2, r3, #7
 8002e98:	4909      	ldr	r1, [pc, #36]	; (8002ec0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ea0:	4b07      	ldr	r3, [pc, #28]	; (8002ec0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0307 	and.w	r3, r3, #7
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d001      	beq.n	8002eb2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40021000 	.word	0x40021000
 8002ec0:	40022000 	.word	0x40022000

08002ec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ecc:	2300      	movs	r3, #0
 8002ece:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d041      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ee4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002ee8:	d02a      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002eea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002eee:	d824      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ef0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ef4:	d008      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ef6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002efa:	d81e      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00a      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002f00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f04:	d010      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f06:	e018      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f08:	4b86      	ldr	r3, [pc, #536]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4a85      	ldr	r2, [pc, #532]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f12:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f14:	e015      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 fabb 	bl	8003498 <RCCEx_PLLSAI1_Config>
 8002f22:	4603      	mov	r3, r0
 8002f24:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f26:	e00c      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3320      	adds	r3, #32
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 fba6 	bl	8003680 <RCCEx_PLLSAI2_Config>
 8002f34:	4603      	mov	r3, r0
 8002f36:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f38:	e003      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	74fb      	strb	r3, [r7, #19]
      break;
 8002f3e:	e000      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f42:	7cfb      	ldrb	r3, [r7, #19]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10b      	bne.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f48:	4b76      	ldr	r3, [pc, #472]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f4e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f56:	4973      	ldr	r1, [pc, #460]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002f5e:	e001      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f60:	7cfb      	ldrb	r3, [r7, #19]
 8002f62:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d041      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f74:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002f78:	d02a      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f7a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002f7e:	d824      	bhi.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f84:	d008      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f8a:	d81e      	bhi.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00a      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f94:	d010      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f96:	e018      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f98:	4b62      	ldr	r3, [pc, #392]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	4a61      	ldr	r2, [pc, #388]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fa2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fa4:	e015      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	3304      	adds	r3, #4
 8002faa:	2100      	movs	r1, #0
 8002fac:	4618      	mov	r0, r3
 8002fae:	f000 fa73 	bl	8003498 <RCCEx_PLLSAI1_Config>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fb6:	e00c      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3320      	adds	r3, #32
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f000 fb5e 	bl	8003680 <RCCEx_PLLSAI2_Config>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fc8:	e003      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	74fb      	strb	r3, [r7, #19]
      break;
 8002fce:	e000      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002fd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fd2:	7cfb      	ldrb	r3, [r7, #19]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10b      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fd8:	4b52      	ldr	r3, [pc, #328]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fde:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fe6:	494f      	ldr	r1, [pc, #316]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002fee:	e001      	b.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ff0:	7cfb      	ldrb	r3, [r7, #19]
 8002ff2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f000 80a0 	beq.w	8003142 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003002:	2300      	movs	r3, #0
 8003004:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003006:	4b47      	ldr	r3, [pc, #284]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800300a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003016:	2300      	movs	r3, #0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00d      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800301c:	4b41      	ldr	r3, [pc, #260]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800301e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003020:	4a40      	ldr	r2, [pc, #256]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003026:	6593      	str	r3, [r2, #88]	; 0x58
 8003028:	4b3e      	ldr	r3, [pc, #248]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800302a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003030:	60bb      	str	r3, [r7, #8]
 8003032:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003034:	2301      	movs	r3, #1
 8003036:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003038:	4b3b      	ldr	r3, [pc, #236]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a3a      	ldr	r2, [pc, #232]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800303e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003042:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003044:	f7fe f838 	bl	80010b8 <HAL_GetTick>
 8003048:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800304a:	e009      	b.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800304c:	f7fe f834 	bl	80010b8 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d902      	bls.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	74fb      	strb	r3, [r7, #19]
        break;
 800305e:	e005      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003060:	4b31      	ldr	r3, [pc, #196]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0ef      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800306c:	7cfb      	ldrb	r3, [r7, #19]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d15c      	bne.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003072:	4b2c      	ldr	r3, [pc, #176]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003078:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800307c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d01f      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	429a      	cmp	r2, r3
 800308e:	d019      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003090:	4b24      	ldr	r3, [pc, #144]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800309a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800309c:	4b21      	ldr	r3, [pc, #132]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800309e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a2:	4a20      	ldr	r2, [pc, #128]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030ac:	4b1d      	ldr	r3, [pc, #116]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b2:	4a1c      	ldr	r2, [pc, #112]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030bc:	4a19      	ldr	r2, [pc, #100]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d016      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ce:	f7fd fff3 	bl	80010b8 <HAL_GetTick>
 80030d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030d4:	e00b      	b.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030d6:	f7fd ffef 	bl	80010b8 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d902      	bls.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	74fb      	strb	r3, [r7, #19]
            break;
 80030ec:	e006      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030ee:	4b0d      	ldr	r3, [pc, #52]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0ec      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80030fc:	7cfb      	ldrb	r3, [r7, #19]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10c      	bne.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003102:	4b08      	ldr	r3, [pc, #32]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003108:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003112:	4904      	ldr	r1, [pc, #16]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003114:	4313      	orrs	r3, r2
 8003116:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800311a:	e009      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800311c:	7cfb      	ldrb	r3, [r7, #19]
 800311e:	74bb      	strb	r3, [r7, #18]
 8003120:	e006      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003122:	bf00      	nop
 8003124:	40021000 	.word	0x40021000
 8003128:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800312c:	7cfb      	ldrb	r3, [r7, #19]
 800312e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003130:	7c7b      	ldrb	r3, [r7, #17]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d105      	bne.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003136:	4b9e      	ldr	r3, [pc, #632]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313a:	4a9d      	ldr	r2, [pc, #628]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003140:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00a      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800314e:	4b98      	ldr	r3, [pc, #608]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003154:	f023 0203 	bic.w	r2, r3, #3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315c:	4994      	ldr	r1, [pc, #592]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800315e:	4313      	orrs	r3, r2
 8003160:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00a      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003170:	4b8f      	ldr	r3, [pc, #572]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003176:	f023 020c 	bic.w	r2, r3, #12
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317e:	498c      	ldr	r1, [pc, #560]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003180:	4313      	orrs	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00a      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003192:	4b87      	ldr	r3, [pc, #540]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003198:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	4983      	ldr	r1, [pc, #524]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00a      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031b4:	4b7e      	ldr	r3, [pc, #504]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c2:	497b      	ldr	r1, [pc, #492]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0310 	and.w	r3, r3, #16
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00a      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031d6:	4b76      	ldr	r3, [pc, #472]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031e4:	4972      	ldr	r1, [pc, #456]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0320 	and.w	r3, r3, #32
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00a      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031f8:	4b6d      	ldr	r3, [pc, #436]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003206:	496a      	ldr	r1, [pc, #424]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003208:	4313      	orrs	r3, r2
 800320a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00a      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800321a:	4b65      	ldr	r3, [pc, #404]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800321c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003220:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003228:	4961      	ldr	r1, [pc, #388]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800322a:	4313      	orrs	r3, r2
 800322c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00a      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800323c:	4b5c      	ldr	r3, [pc, #368]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800323e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003242:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800324a:	4959      	ldr	r1, [pc, #356]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324c:	4313      	orrs	r3, r2
 800324e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00a      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800325e:	4b54      	ldr	r3, [pc, #336]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003264:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800326c:	4950      	ldr	r1, [pc, #320]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326e:	4313      	orrs	r3, r2
 8003270:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00a      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003280:	4b4b      	ldr	r3, [pc, #300]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003286:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328e:	4948      	ldr	r1, [pc, #288]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003290:	4313      	orrs	r3, r2
 8003292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d00a      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032a2:	4b43      	ldr	r3, [pc, #268]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b0:	493f      	ldr	r1, [pc, #252]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d028      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032c4:	4b3a      	ldr	r3, [pc, #232]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032d2:	4937      	ldr	r1, [pc, #220]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032e2:	d106      	bne.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032e4:	4b32      	ldr	r3, [pc, #200]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	4a31      	ldr	r2, [pc, #196]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032ee:	60d3      	str	r3, [r2, #12]
 80032f0:	e011      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032fa:	d10c      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3304      	adds	r3, #4
 8003300:	2101      	movs	r1, #1
 8003302:	4618      	mov	r0, r3
 8003304:	f000 f8c8 	bl	8003498 <RCCEx_PLLSAI1_Config>
 8003308:	4603      	mov	r3, r0
 800330a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800330c:	7cfb      	ldrb	r3, [r7, #19]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003312:	7cfb      	ldrb	r3, [r7, #19]
 8003314:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d028      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003322:	4b23      	ldr	r3, [pc, #140]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003328:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003330:	491f      	ldr	r1, [pc, #124]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003332:	4313      	orrs	r3, r2
 8003334:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800333c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003340:	d106      	bne.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003342:	4b1b      	ldr	r3, [pc, #108]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	4a1a      	ldr	r2, [pc, #104]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003348:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800334c:	60d3      	str	r3, [r2, #12]
 800334e:	e011      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003354:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003358:	d10c      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	3304      	adds	r3, #4
 800335e:	2101      	movs	r1, #1
 8003360:	4618      	mov	r0, r3
 8003362:	f000 f899 	bl	8003498 <RCCEx_PLLSAI1_Config>
 8003366:	4603      	mov	r3, r0
 8003368:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800336a:	7cfb      	ldrb	r3, [r7, #19]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d02b      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003380:	4b0b      	ldr	r3, [pc, #44]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003386:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800338e:	4908      	ldr	r1, [pc, #32]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003390:	4313      	orrs	r3, r2
 8003392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800339a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800339e:	d109      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033a0:	4b03      	ldr	r3, [pc, #12]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	4a02      	ldr	r2, [pc, #8]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033aa:	60d3      	str	r3, [r2, #12]
 80033ac:	e014      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80033ae:	bf00      	nop
 80033b0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033bc:	d10c      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3304      	adds	r3, #4
 80033c2:	2101      	movs	r1, #1
 80033c4:	4618      	mov	r0, r3
 80033c6:	f000 f867 	bl	8003498 <RCCEx_PLLSAI1_Config>
 80033ca:	4603      	mov	r3, r0
 80033cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ce:	7cfb      	ldrb	r3, [r7, #19]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80033d4:	7cfb      	ldrb	r3, [r7, #19]
 80033d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d02f      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033e4:	4b2b      	ldr	r3, [pc, #172]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033f2:	4928      	ldr	r1, [pc, #160]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003402:	d10d      	bne.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3304      	adds	r3, #4
 8003408:	2102      	movs	r1, #2
 800340a:	4618      	mov	r0, r3
 800340c:	f000 f844 	bl	8003498 <RCCEx_PLLSAI1_Config>
 8003410:	4603      	mov	r3, r0
 8003412:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003414:	7cfb      	ldrb	r3, [r7, #19]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d014      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800341a:	7cfb      	ldrb	r3, [r7, #19]
 800341c:	74bb      	strb	r3, [r7, #18]
 800341e:	e011      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003424:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003428:	d10c      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	3320      	adds	r3, #32
 800342e:	2102      	movs	r1, #2
 8003430:	4618      	mov	r0, r3
 8003432:	f000 f925 	bl	8003680 <RCCEx_PLLSAI2_Config>
 8003436:	4603      	mov	r3, r0
 8003438:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800343a:	7cfb      	ldrb	r3, [r7, #19]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003440:	7cfb      	ldrb	r3, [r7, #19]
 8003442:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00a      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003450:	4b10      	ldr	r3, [pc, #64]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003456:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800345e:	490d      	ldr	r1, [pc, #52]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003460:	4313      	orrs	r3, r2
 8003462:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00b      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003472:	4b08      	ldr	r3, [pc, #32]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003478:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003482:	4904      	ldr	r1, [pc, #16]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800348a:	7cbb      	ldrb	r3, [r7, #18]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3718      	adds	r7, #24
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40021000 	.word	0x40021000

08003498 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034a2:	2300      	movs	r3, #0
 80034a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034a6:	4b75      	ldr	r3, [pc, #468]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d018      	beq.n	80034e4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80034b2:	4b72      	ldr	r3, [pc, #456]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f003 0203 	and.w	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d10d      	bne.n	80034de <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
       ||
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d009      	beq.n	80034de <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80034ca:	4b6c      	ldr	r3, [pc, #432]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	091b      	lsrs	r3, r3, #4
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	1c5a      	adds	r2, r3, #1
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
       ||
 80034da:	429a      	cmp	r2, r3
 80034dc:	d047      	beq.n	800356e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
 80034e2:	e044      	b.n	800356e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2b03      	cmp	r3, #3
 80034ea:	d018      	beq.n	800351e <RCCEx_PLLSAI1_Config+0x86>
 80034ec:	2b03      	cmp	r3, #3
 80034ee:	d825      	bhi.n	800353c <RCCEx_PLLSAI1_Config+0xa4>
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d002      	beq.n	80034fa <RCCEx_PLLSAI1_Config+0x62>
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d009      	beq.n	800350c <RCCEx_PLLSAI1_Config+0x74>
 80034f8:	e020      	b.n	800353c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034fa:	4b60      	ldr	r3, [pc, #384]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d11d      	bne.n	8003542 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800350a:	e01a      	b.n	8003542 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800350c:	4b5b      	ldr	r3, [pc, #364]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003514:	2b00      	cmp	r3, #0
 8003516:	d116      	bne.n	8003546 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800351c:	e013      	b.n	8003546 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800351e:	4b57      	ldr	r3, [pc, #348]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10f      	bne.n	800354a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800352a:	4b54      	ldr	r3, [pc, #336]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d109      	bne.n	800354a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800353a:	e006      	b.n	800354a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	73fb      	strb	r3, [r7, #15]
      break;
 8003540:	e004      	b.n	800354c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003542:	bf00      	nop
 8003544:	e002      	b.n	800354c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003546:	bf00      	nop
 8003548:	e000      	b.n	800354c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800354a:	bf00      	nop
    }

    if(status == HAL_OK)
 800354c:	7bfb      	ldrb	r3, [r7, #15]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10d      	bne.n	800356e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003552:	4b4a      	ldr	r3, [pc, #296]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6819      	ldr	r1, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	3b01      	subs	r3, #1
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	430b      	orrs	r3, r1
 8003568:	4944      	ldr	r1, [pc, #272]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 800356a:	4313      	orrs	r3, r2
 800356c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800356e:	7bfb      	ldrb	r3, [r7, #15]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d17d      	bne.n	8003670 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003574:	4b41      	ldr	r3, [pc, #260]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a40      	ldr	r2, [pc, #256]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 800357a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800357e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003580:	f7fd fd9a 	bl	80010b8 <HAL_GetTick>
 8003584:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003586:	e009      	b.n	800359c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003588:	f7fd fd96 	bl	80010b8 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d902      	bls.n	800359c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	73fb      	strb	r3, [r7, #15]
        break;
 800359a:	e005      	b.n	80035a8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800359c:	4b37      	ldr	r3, [pc, #220]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1ef      	bne.n	8003588 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d160      	bne.n	8003670 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d111      	bne.n	80035d8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035b4:	4b31      	ldr	r3, [pc, #196]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6892      	ldr	r2, [r2, #8]
 80035c4:	0211      	lsls	r1, r2, #8
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	68d2      	ldr	r2, [r2, #12]
 80035ca:	0912      	lsrs	r2, r2, #4
 80035cc:	0452      	lsls	r2, r2, #17
 80035ce:	430a      	orrs	r2, r1
 80035d0:	492a      	ldr	r1, [pc, #168]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	610b      	str	r3, [r1, #16]
 80035d6:	e027      	b.n	8003628 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d112      	bne.n	8003604 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035de:	4b27      	ldr	r3, [pc, #156]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80035e6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6892      	ldr	r2, [r2, #8]
 80035ee:	0211      	lsls	r1, r2, #8
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	6912      	ldr	r2, [r2, #16]
 80035f4:	0852      	lsrs	r2, r2, #1
 80035f6:	3a01      	subs	r2, #1
 80035f8:	0552      	lsls	r2, r2, #21
 80035fa:	430a      	orrs	r2, r1
 80035fc:	491f      	ldr	r1, [pc, #124]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	610b      	str	r3, [r1, #16]
 8003602:	e011      	b.n	8003628 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003604:	4b1d      	ldr	r3, [pc, #116]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800360c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6892      	ldr	r2, [r2, #8]
 8003614:	0211      	lsls	r1, r2, #8
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6952      	ldr	r2, [r2, #20]
 800361a:	0852      	lsrs	r2, r2, #1
 800361c:	3a01      	subs	r2, #1
 800361e:	0652      	lsls	r2, r2, #25
 8003620:	430a      	orrs	r2, r1
 8003622:	4916      	ldr	r1, [pc, #88]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003624:	4313      	orrs	r3, r2
 8003626:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003628:	4b14      	ldr	r3, [pc, #80]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a13      	ldr	r2, [pc, #76]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 800362e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003632:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003634:	f7fd fd40 	bl	80010b8 <HAL_GetTick>
 8003638:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800363a:	e009      	b.n	8003650 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800363c:	f7fd fd3c 	bl	80010b8 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d902      	bls.n	8003650 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	73fb      	strb	r3, [r7, #15]
          break;
 800364e:	e005      	b.n	800365c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003650:	4b0a      	ldr	r3, [pc, #40]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0ef      	beq.n	800363c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d106      	bne.n	8003670 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003662:	4b06      	ldr	r3, [pc, #24]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003664:	691a      	ldr	r2, [r3, #16]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	4904      	ldr	r1, [pc, #16]	; (800367c <RCCEx_PLLSAI1_Config+0x1e4>)
 800366c:	4313      	orrs	r3, r2
 800366e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003670:	7bfb      	ldrb	r3, [r7, #15]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40021000 	.word	0x40021000

08003680 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800368a:	2300      	movs	r3, #0
 800368c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800368e:	4b6a      	ldr	r3, [pc, #424]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	2b00      	cmp	r3, #0
 8003698:	d018      	beq.n	80036cc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800369a:	4b67      	ldr	r3, [pc, #412]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	f003 0203 	and.w	r2, r3, #3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d10d      	bne.n	80036c6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
       ||
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d009      	beq.n	80036c6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80036b2:	4b61      	ldr	r3, [pc, #388]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	091b      	lsrs	r3, r3, #4
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	1c5a      	adds	r2, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
       ||
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d047      	beq.n	8003756 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	73fb      	strb	r3, [r7, #15]
 80036ca:	e044      	b.n	8003756 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b03      	cmp	r3, #3
 80036d2:	d018      	beq.n	8003706 <RCCEx_PLLSAI2_Config+0x86>
 80036d4:	2b03      	cmp	r3, #3
 80036d6:	d825      	bhi.n	8003724 <RCCEx_PLLSAI2_Config+0xa4>
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d002      	beq.n	80036e2 <RCCEx_PLLSAI2_Config+0x62>
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d009      	beq.n	80036f4 <RCCEx_PLLSAI2_Config+0x74>
 80036e0:	e020      	b.n	8003724 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036e2:	4b55      	ldr	r3, [pc, #340]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d11d      	bne.n	800372a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036f2:	e01a      	b.n	800372a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036f4:	4b50      	ldr	r3, [pc, #320]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d116      	bne.n	800372e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003704:	e013      	b.n	800372e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003706:	4b4c      	ldr	r3, [pc, #304]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10f      	bne.n	8003732 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003712:	4b49      	ldr	r3, [pc, #292]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d109      	bne.n	8003732 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003722:	e006      	b.n	8003732 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	73fb      	strb	r3, [r7, #15]
      break;
 8003728:	e004      	b.n	8003734 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800372a:	bf00      	nop
 800372c:	e002      	b.n	8003734 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800372e:	bf00      	nop
 8003730:	e000      	b.n	8003734 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003732:	bf00      	nop
    }

    if(status == HAL_OK)
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10d      	bne.n	8003756 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800373a:	4b3f      	ldr	r3, [pc, #252]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6819      	ldr	r1, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	3b01      	subs	r3, #1
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	430b      	orrs	r3, r1
 8003750:	4939      	ldr	r1, [pc, #228]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003752:	4313      	orrs	r3, r2
 8003754:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003756:	7bfb      	ldrb	r3, [r7, #15]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d167      	bne.n	800382c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800375c:	4b36      	ldr	r3, [pc, #216]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a35      	ldr	r2, [pc, #212]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003762:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003766:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003768:	f7fd fca6 	bl	80010b8 <HAL_GetTick>
 800376c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800376e:	e009      	b.n	8003784 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003770:	f7fd fca2 	bl	80010b8 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d902      	bls.n	8003784 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	73fb      	strb	r3, [r7, #15]
        break;
 8003782:	e005      	b.n	8003790 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003784:	4b2c      	ldr	r3, [pc, #176]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1ef      	bne.n	8003770 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d14a      	bne.n	800382c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d111      	bne.n	80037c0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800379c:	4b26      	ldr	r3, [pc, #152]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80037a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	6892      	ldr	r2, [r2, #8]
 80037ac:	0211      	lsls	r1, r2, #8
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	68d2      	ldr	r2, [r2, #12]
 80037b2:	0912      	lsrs	r2, r2, #4
 80037b4:	0452      	lsls	r2, r2, #17
 80037b6:	430a      	orrs	r2, r1
 80037b8:	491f      	ldr	r1, [pc, #124]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	614b      	str	r3, [r1, #20]
 80037be:	e011      	b.n	80037e4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037c0:	4b1d      	ldr	r3, [pc, #116]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80037c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	6892      	ldr	r2, [r2, #8]
 80037d0:	0211      	lsls	r1, r2, #8
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	6912      	ldr	r2, [r2, #16]
 80037d6:	0852      	lsrs	r2, r2, #1
 80037d8:	3a01      	subs	r2, #1
 80037da:	0652      	lsls	r2, r2, #25
 80037dc:	430a      	orrs	r2, r1
 80037de:	4916      	ldr	r1, [pc, #88]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80037e4:	4b14      	ldr	r3, [pc, #80]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a13      	ldr	r2, [pc, #76]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f0:	f7fd fc62 	bl	80010b8 <HAL_GetTick>
 80037f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037f6:	e009      	b.n	800380c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037f8:	f7fd fc5e 	bl	80010b8 <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b02      	cmp	r3, #2
 8003804:	d902      	bls.n	800380c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	73fb      	strb	r3, [r7, #15]
          break;
 800380a:	e005      	b.n	8003818 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800380c:	4b0a      	ldr	r3, [pc, #40]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d0ef      	beq.n	80037f8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003818:	7bfb      	ldrb	r3, [r7, #15]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d106      	bne.n	800382c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800381e:	4b06      	ldr	r3, [pc, #24]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003820:	695a      	ldr	r2, [r3, #20]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	4904      	ldr	r1, [pc, #16]	; (8003838 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003828:	4313      	orrs	r3, r2
 800382a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800382c:	7bfb      	ldrb	r3, [r7, #15]
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	40021000 	.word	0x40021000

0800383c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e095      	b.n	800397a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003852:	2b00      	cmp	r3, #0
 8003854:	d108      	bne.n	8003868 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800385e:	d009      	beq.n	8003874 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	61da      	str	r2, [r3, #28]
 8003866:	e005      	b.n	8003874 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d106      	bne.n	8003894 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7fd fa3c 	bl	8000d0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038b4:	d902      	bls.n	80038bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80038b6:	2300      	movs	r3, #0
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	e002      	b.n	80038c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80038bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80038ca:	d007      	beq.n	80038dc <HAL_SPI_Init+0xa0>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038d4:	d002      	beq.n	80038dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	f003 0301 	and.w	r3, r3, #1
 8003900:	431a      	orrs	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003914:	431a      	orrs	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800391e:	ea42 0103 	orr.w	r1, r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003926:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	0c1b      	lsrs	r3, r3, #16
 8003938:	f003 0204 	and.w	r2, r3, #4
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	f003 0310 	and.w	r3, r3, #16
 8003944:	431a      	orrs	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800394a:	f003 0308 	and.w	r3, r3, #8
 800394e:	431a      	orrs	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003958:	ea42 0103 	orr.w	r1, r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b082      	sub	sp, #8
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e040      	b.n	8003a16 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003998:	2b00      	cmp	r3, #0
 800399a:	d106      	bne.n	80039aa <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f7fd f9f5 	bl	8000d94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2224      	movs	r2, #36	; 0x24
 80039ae:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0201 	bic.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f8c1 	bl	8003b48 <UART_SetConfig>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d101      	bne.n	80039d0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e022      	b.n	8003a16 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d002      	beq.n	80039de <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 fb3f 	bl	800405c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f042 0201 	orr.w	r2, r2, #1
 8003a0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 fbc6 	bl	80041a0 <UART_CheckIdleState>
 8003a14:	4603      	mov	r3, r0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b08a      	sub	sp, #40	; 0x28
 8003a22:	af02      	add	r7, sp, #8
 8003a24:	60f8      	str	r0, [r7, #12]
 8003a26:	60b9      	str	r1, [r7, #8]
 8003a28:	603b      	str	r3, [r7, #0]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a32:	2b20      	cmp	r3, #32
 8003a34:	f040 8082 	bne.w	8003b3c <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d002      	beq.n	8003a44 <HAL_UART_Transmit+0x26>
 8003a3e:	88fb      	ldrh	r3, [r7, #6]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e07a      	b.n	8003b3e <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d101      	bne.n	8003a56 <HAL_UART_Transmit+0x38>
 8003a52:	2302      	movs	r3, #2
 8003a54:	e073      	b.n	8003b3e <HAL_UART_Transmit+0x120>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2221      	movs	r2, #33	; 0x21
 8003a6a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a6c:	f7fd fb24 	bl	80010b8 <HAL_GetTick>
 8003a70:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	88fa      	ldrh	r2, [r7, #6]
 8003a76:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	88fa      	ldrh	r2, [r7, #6]
 8003a7e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a8a:	d108      	bne.n	8003a9e <HAL_UART_Transmit+0x80>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d104      	bne.n	8003a9e <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	61bb      	str	r3, [r7, #24]
 8003a9c:	e003      	b.n	8003aa6 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003aae:	e02d      	b.n	8003b0c <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	9300      	str	r3, [sp, #0]
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2180      	movs	r1, #128	; 0x80
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 fbb9 	bl	8004232 <UART_WaitOnFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e039      	b.n	8003b3e <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d10b      	bne.n	8003ae8 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	881a      	ldrh	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003adc:	b292      	uxth	r2, r2
 8003ade:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	3302      	adds	r3, #2
 8003ae4:	61bb      	str	r3, [r7, #24]
 8003ae6:	e008      	b.n	8003afa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	781a      	ldrb	r2, [r3, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	b292      	uxth	r2, r2
 8003af2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	3301      	adds	r3, #1
 8003af8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1cb      	bne.n	8003ab0 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	2140      	movs	r1, #64	; 0x40
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 fb85 	bl	8004232 <UART_WaitOnFlagUntilTimeout>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e005      	b.n	8003b3e <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2220      	movs	r2, #32
 8003b36:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	e000      	b.n	8003b3e <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
  }
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3720      	adds	r7, #32
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b48:	b5b0      	push	{r4, r5, r7, lr}
 8003b4a:	b088      	sub	sp, #32
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b50:	2300      	movs	r3, #0
 8003b52:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	431a      	orrs	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69db      	ldr	r3, [r3, #28]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	4bad      	ldr	r3, [pc, #692]	; (8003e28 <UART_SetConfig+0x2e0>)
 8003b74:	4013      	ands	r3, r2
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6812      	ldr	r2, [r2, #0]
 8003b7a:	69f9      	ldr	r1, [r7, #28]
 8003b7c:	430b      	orrs	r3, r1
 8003b7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4aa2      	ldr	r2, [pc, #648]	; (8003e2c <UART_SetConfig+0x2e4>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d004      	beq.n	8003bb0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	69fa      	ldr	r2, [r7, #28]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	69fa      	ldr	r2, [r7, #28]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a99      	ldr	r2, [pc, #612]	; (8003e30 <UART_SetConfig+0x2e8>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d121      	bne.n	8003c12 <UART_SetConfig+0xca>
 8003bce:	4b99      	ldr	r3, [pc, #612]	; (8003e34 <UART_SetConfig+0x2ec>)
 8003bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd4:	f003 0303 	and.w	r3, r3, #3
 8003bd8:	2b03      	cmp	r3, #3
 8003bda:	d817      	bhi.n	8003c0c <UART_SetConfig+0xc4>
 8003bdc:	a201      	add	r2, pc, #4	; (adr r2, 8003be4 <UART_SetConfig+0x9c>)
 8003bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be2:	bf00      	nop
 8003be4:	08003bf5 	.word	0x08003bf5
 8003be8:	08003c01 	.word	0x08003c01
 8003bec:	08003bfb 	.word	0x08003bfb
 8003bf0:	08003c07 	.word	0x08003c07
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	76fb      	strb	r3, [r7, #27]
 8003bf8:	e0e7      	b.n	8003dca <UART_SetConfig+0x282>
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	76fb      	strb	r3, [r7, #27]
 8003bfe:	e0e4      	b.n	8003dca <UART_SetConfig+0x282>
 8003c00:	2304      	movs	r3, #4
 8003c02:	76fb      	strb	r3, [r7, #27]
 8003c04:	e0e1      	b.n	8003dca <UART_SetConfig+0x282>
 8003c06:	2308      	movs	r3, #8
 8003c08:	76fb      	strb	r3, [r7, #27]
 8003c0a:	e0de      	b.n	8003dca <UART_SetConfig+0x282>
 8003c0c:	2310      	movs	r3, #16
 8003c0e:	76fb      	strb	r3, [r7, #27]
 8003c10:	e0db      	b.n	8003dca <UART_SetConfig+0x282>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a88      	ldr	r2, [pc, #544]	; (8003e38 <UART_SetConfig+0x2f0>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d132      	bne.n	8003c82 <UART_SetConfig+0x13a>
 8003c1c:	4b85      	ldr	r3, [pc, #532]	; (8003e34 <UART_SetConfig+0x2ec>)
 8003c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b0c      	cmp	r3, #12
 8003c28:	d828      	bhi.n	8003c7c <UART_SetConfig+0x134>
 8003c2a:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <UART_SetConfig+0xe8>)
 8003c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c30:	08003c65 	.word	0x08003c65
 8003c34:	08003c7d 	.word	0x08003c7d
 8003c38:	08003c7d 	.word	0x08003c7d
 8003c3c:	08003c7d 	.word	0x08003c7d
 8003c40:	08003c71 	.word	0x08003c71
 8003c44:	08003c7d 	.word	0x08003c7d
 8003c48:	08003c7d 	.word	0x08003c7d
 8003c4c:	08003c7d 	.word	0x08003c7d
 8003c50:	08003c6b 	.word	0x08003c6b
 8003c54:	08003c7d 	.word	0x08003c7d
 8003c58:	08003c7d 	.word	0x08003c7d
 8003c5c:	08003c7d 	.word	0x08003c7d
 8003c60:	08003c77 	.word	0x08003c77
 8003c64:	2300      	movs	r3, #0
 8003c66:	76fb      	strb	r3, [r7, #27]
 8003c68:	e0af      	b.n	8003dca <UART_SetConfig+0x282>
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	76fb      	strb	r3, [r7, #27]
 8003c6e:	e0ac      	b.n	8003dca <UART_SetConfig+0x282>
 8003c70:	2304      	movs	r3, #4
 8003c72:	76fb      	strb	r3, [r7, #27]
 8003c74:	e0a9      	b.n	8003dca <UART_SetConfig+0x282>
 8003c76:	2308      	movs	r3, #8
 8003c78:	76fb      	strb	r3, [r7, #27]
 8003c7a:	e0a6      	b.n	8003dca <UART_SetConfig+0x282>
 8003c7c:	2310      	movs	r3, #16
 8003c7e:	76fb      	strb	r3, [r7, #27]
 8003c80:	e0a3      	b.n	8003dca <UART_SetConfig+0x282>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a6d      	ldr	r2, [pc, #436]	; (8003e3c <UART_SetConfig+0x2f4>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d120      	bne.n	8003cce <UART_SetConfig+0x186>
 8003c8c:	4b69      	ldr	r3, [pc, #420]	; (8003e34 <UART_SetConfig+0x2ec>)
 8003c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c92:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003c96:	2b30      	cmp	r3, #48	; 0x30
 8003c98:	d013      	beq.n	8003cc2 <UART_SetConfig+0x17a>
 8003c9a:	2b30      	cmp	r3, #48	; 0x30
 8003c9c:	d814      	bhi.n	8003cc8 <UART_SetConfig+0x180>
 8003c9e:	2b20      	cmp	r3, #32
 8003ca0:	d009      	beq.n	8003cb6 <UART_SetConfig+0x16e>
 8003ca2:	2b20      	cmp	r3, #32
 8003ca4:	d810      	bhi.n	8003cc8 <UART_SetConfig+0x180>
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d002      	beq.n	8003cb0 <UART_SetConfig+0x168>
 8003caa:	2b10      	cmp	r3, #16
 8003cac:	d006      	beq.n	8003cbc <UART_SetConfig+0x174>
 8003cae:	e00b      	b.n	8003cc8 <UART_SetConfig+0x180>
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	76fb      	strb	r3, [r7, #27]
 8003cb4:	e089      	b.n	8003dca <UART_SetConfig+0x282>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	76fb      	strb	r3, [r7, #27]
 8003cba:	e086      	b.n	8003dca <UART_SetConfig+0x282>
 8003cbc:	2304      	movs	r3, #4
 8003cbe:	76fb      	strb	r3, [r7, #27]
 8003cc0:	e083      	b.n	8003dca <UART_SetConfig+0x282>
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	76fb      	strb	r3, [r7, #27]
 8003cc6:	e080      	b.n	8003dca <UART_SetConfig+0x282>
 8003cc8:	2310      	movs	r3, #16
 8003cca:	76fb      	strb	r3, [r7, #27]
 8003ccc:	e07d      	b.n	8003dca <UART_SetConfig+0x282>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a5b      	ldr	r2, [pc, #364]	; (8003e40 <UART_SetConfig+0x2f8>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d120      	bne.n	8003d1a <UART_SetConfig+0x1d2>
 8003cd8:	4b56      	ldr	r3, [pc, #344]	; (8003e34 <UART_SetConfig+0x2ec>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cde:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003ce2:	2bc0      	cmp	r3, #192	; 0xc0
 8003ce4:	d013      	beq.n	8003d0e <UART_SetConfig+0x1c6>
 8003ce6:	2bc0      	cmp	r3, #192	; 0xc0
 8003ce8:	d814      	bhi.n	8003d14 <UART_SetConfig+0x1cc>
 8003cea:	2b80      	cmp	r3, #128	; 0x80
 8003cec:	d009      	beq.n	8003d02 <UART_SetConfig+0x1ba>
 8003cee:	2b80      	cmp	r3, #128	; 0x80
 8003cf0:	d810      	bhi.n	8003d14 <UART_SetConfig+0x1cc>
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d002      	beq.n	8003cfc <UART_SetConfig+0x1b4>
 8003cf6:	2b40      	cmp	r3, #64	; 0x40
 8003cf8:	d006      	beq.n	8003d08 <UART_SetConfig+0x1c0>
 8003cfa:	e00b      	b.n	8003d14 <UART_SetConfig+0x1cc>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	76fb      	strb	r3, [r7, #27]
 8003d00:	e063      	b.n	8003dca <UART_SetConfig+0x282>
 8003d02:	2302      	movs	r3, #2
 8003d04:	76fb      	strb	r3, [r7, #27]
 8003d06:	e060      	b.n	8003dca <UART_SetConfig+0x282>
 8003d08:	2304      	movs	r3, #4
 8003d0a:	76fb      	strb	r3, [r7, #27]
 8003d0c:	e05d      	b.n	8003dca <UART_SetConfig+0x282>
 8003d0e:	2308      	movs	r3, #8
 8003d10:	76fb      	strb	r3, [r7, #27]
 8003d12:	e05a      	b.n	8003dca <UART_SetConfig+0x282>
 8003d14:	2310      	movs	r3, #16
 8003d16:	76fb      	strb	r3, [r7, #27]
 8003d18:	e057      	b.n	8003dca <UART_SetConfig+0x282>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a49      	ldr	r2, [pc, #292]	; (8003e44 <UART_SetConfig+0x2fc>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d125      	bne.n	8003d70 <UART_SetConfig+0x228>
 8003d24:	4b43      	ldr	r3, [pc, #268]	; (8003e34 <UART_SetConfig+0x2ec>)
 8003d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d32:	d017      	beq.n	8003d64 <UART_SetConfig+0x21c>
 8003d34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d38:	d817      	bhi.n	8003d6a <UART_SetConfig+0x222>
 8003d3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d3e:	d00b      	beq.n	8003d58 <UART_SetConfig+0x210>
 8003d40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d44:	d811      	bhi.n	8003d6a <UART_SetConfig+0x222>
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <UART_SetConfig+0x20a>
 8003d4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d4e:	d006      	beq.n	8003d5e <UART_SetConfig+0x216>
 8003d50:	e00b      	b.n	8003d6a <UART_SetConfig+0x222>
 8003d52:	2300      	movs	r3, #0
 8003d54:	76fb      	strb	r3, [r7, #27]
 8003d56:	e038      	b.n	8003dca <UART_SetConfig+0x282>
 8003d58:	2302      	movs	r3, #2
 8003d5a:	76fb      	strb	r3, [r7, #27]
 8003d5c:	e035      	b.n	8003dca <UART_SetConfig+0x282>
 8003d5e:	2304      	movs	r3, #4
 8003d60:	76fb      	strb	r3, [r7, #27]
 8003d62:	e032      	b.n	8003dca <UART_SetConfig+0x282>
 8003d64:	2308      	movs	r3, #8
 8003d66:	76fb      	strb	r3, [r7, #27]
 8003d68:	e02f      	b.n	8003dca <UART_SetConfig+0x282>
 8003d6a:	2310      	movs	r3, #16
 8003d6c:	76fb      	strb	r3, [r7, #27]
 8003d6e:	e02c      	b.n	8003dca <UART_SetConfig+0x282>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a2d      	ldr	r2, [pc, #180]	; (8003e2c <UART_SetConfig+0x2e4>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d125      	bne.n	8003dc6 <UART_SetConfig+0x27e>
 8003d7a:	4b2e      	ldr	r3, [pc, #184]	; (8003e34 <UART_SetConfig+0x2ec>)
 8003d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d80:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d88:	d017      	beq.n	8003dba <UART_SetConfig+0x272>
 8003d8a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d8e:	d817      	bhi.n	8003dc0 <UART_SetConfig+0x278>
 8003d90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d94:	d00b      	beq.n	8003dae <UART_SetConfig+0x266>
 8003d96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d9a:	d811      	bhi.n	8003dc0 <UART_SetConfig+0x278>
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <UART_SetConfig+0x260>
 8003da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003da4:	d006      	beq.n	8003db4 <UART_SetConfig+0x26c>
 8003da6:	e00b      	b.n	8003dc0 <UART_SetConfig+0x278>
 8003da8:	2300      	movs	r3, #0
 8003daa:	76fb      	strb	r3, [r7, #27]
 8003dac:	e00d      	b.n	8003dca <UART_SetConfig+0x282>
 8003dae:	2302      	movs	r3, #2
 8003db0:	76fb      	strb	r3, [r7, #27]
 8003db2:	e00a      	b.n	8003dca <UART_SetConfig+0x282>
 8003db4:	2304      	movs	r3, #4
 8003db6:	76fb      	strb	r3, [r7, #27]
 8003db8:	e007      	b.n	8003dca <UART_SetConfig+0x282>
 8003dba:	2308      	movs	r3, #8
 8003dbc:	76fb      	strb	r3, [r7, #27]
 8003dbe:	e004      	b.n	8003dca <UART_SetConfig+0x282>
 8003dc0:	2310      	movs	r3, #16
 8003dc2:	76fb      	strb	r3, [r7, #27]
 8003dc4:	e001      	b.n	8003dca <UART_SetConfig+0x282>
 8003dc6:	2310      	movs	r3, #16
 8003dc8:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a17      	ldr	r2, [pc, #92]	; (8003e2c <UART_SetConfig+0x2e4>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	f040 8087 	bne.w	8003ee4 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003dd6:	7efb      	ldrb	r3, [r7, #27]
 8003dd8:	2b08      	cmp	r3, #8
 8003dda:	d837      	bhi.n	8003e4c <UART_SetConfig+0x304>
 8003ddc:	a201      	add	r2, pc, #4	; (adr r2, 8003de4 <UART_SetConfig+0x29c>)
 8003dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de2:	bf00      	nop
 8003de4:	08003e09 	.word	0x08003e09
 8003de8:	08003e4d 	.word	0x08003e4d
 8003dec:	08003e11 	.word	0x08003e11
 8003df0:	08003e4d 	.word	0x08003e4d
 8003df4:	08003e17 	.word	0x08003e17
 8003df8:	08003e4d 	.word	0x08003e4d
 8003dfc:	08003e4d 	.word	0x08003e4d
 8003e00:	08003e4d 	.word	0x08003e4d
 8003e04:	08003e1f 	.word	0x08003e1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e08:	f7fe ffd0 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 8003e0c:	6178      	str	r0, [r7, #20]
        break;
 8003e0e:	e022      	b.n	8003e56 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e10:	4b0d      	ldr	r3, [pc, #52]	; (8003e48 <UART_SetConfig+0x300>)
 8003e12:	617b      	str	r3, [r7, #20]
        break;
 8003e14:	e01f      	b.n	8003e56 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e16:	f7fe ff31 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
 8003e1a:	6178      	str	r0, [r7, #20]
        break;
 8003e1c:	e01b      	b.n	8003e56 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e22:	617b      	str	r3, [r7, #20]
        break;
 8003e24:	e017      	b.n	8003e56 <UART_SetConfig+0x30e>
 8003e26:	bf00      	nop
 8003e28:	efff69f3 	.word	0xefff69f3
 8003e2c:	40008000 	.word	0x40008000
 8003e30:	40013800 	.word	0x40013800
 8003e34:	40021000 	.word	0x40021000
 8003e38:	40004400 	.word	0x40004400
 8003e3c:	40004800 	.word	0x40004800
 8003e40:	40004c00 	.word	0x40004c00
 8003e44:	40005000 	.word	0x40005000
 8003e48:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	76bb      	strb	r3, [r7, #26]
        break;
 8003e54:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f000 80f1 	beq.w	8004040 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	4613      	mov	r3, r2
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	4413      	add	r3, r2
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d305      	bcc.n	8003e7a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d902      	bls.n	8003e80 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	76bb      	strb	r3, [r7, #26]
 8003e7e:	e0df      	b.n	8004040 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f04f 0100 	mov.w	r1, #0
 8003e88:	f04f 0200 	mov.w	r2, #0
 8003e8c:	f04f 0300 	mov.w	r3, #0
 8003e90:	020b      	lsls	r3, r1, #8
 8003e92:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003e96:	0202      	lsls	r2, r0, #8
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	6849      	ldr	r1, [r1, #4]
 8003e9c:	0849      	lsrs	r1, r1, #1
 8003e9e:	4608      	mov	r0, r1
 8003ea0:	f04f 0100 	mov.w	r1, #0
 8003ea4:	1814      	adds	r4, r2, r0
 8003ea6:	eb43 0501 	adc.w	r5, r3, r1
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f04f 0300 	mov.w	r3, #0
 8003eb4:	4620      	mov	r0, r4
 8003eb6:	4629      	mov	r1, r5
 8003eb8:	f7fc f9e2 	bl	8000280 <__aeabi_uldivmod>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003eca:	d308      	bcc.n	8003ede <UART_SetConfig+0x396>
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ed2:	d204      	bcs.n	8003ede <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	60da      	str	r2, [r3, #12]
 8003edc:	e0b0      	b.n	8004040 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	76bb      	strb	r3, [r7, #26]
 8003ee2:	e0ad      	b.n	8004040 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	69db      	ldr	r3, [r3, #28]
 8003ee8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eec:	d15c      	bne.n	8003fa8 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003eee:	7efb      	ldrb	r3, [r7, #27]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d828      	bhi.n	8003f46 <UART_SetConfig+0x3fe>
 8003ef4:	a201      	add	r2, pc, #4	; (adr r2, 8003efc <UART_SetConfig+0x3b4>)
 8003ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efa:	bf00      	nop
 8003efc:	08003f21 	.word	0x08003f21
 8003f00:	08003f29 	.word	0x08003f29
 8003f04:	08003f31 	.word	0x08003f31
 8003f08:	08003f47 	.word	0x08003f47
 8003f0c:	08003f37 	.word	0x08003f37
 8003f10:	08003f47 	.word	0x08003f47
 8003f14:	08003f47 	.word	0x08003f47
 8003f18:	08003f47 	.word	0x08003f47
 8003f1c:	08003f3f 	.word	0x08003f3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f20:	f7fe ff44 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 8003f24:	6178      	str	r0, [r7, #20]
        break;
 8003f26:	e013      	b.n	8003f50 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f28:	f7fe ff56 	bl	8002dd8 <HAL_RCC_GetPCLK2Freq>
 8003f2c:	6178      	str	r0, [r7, #20]
        break;
 8003f2e:	e00f      	b.n	8003f50 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f30:	4b49      	ldr	r3, [pc, #292]	; (8004058 <UART_SetConfig+0x510>)
 8003f32:	617b      	str	r3, [r7, #20]
        break;
 8003f34:	e00c      	b.n	8003f50 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f36:	f7fe fea1 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
 8003f3a:	6178      	str	r0, [r7, #20]
        break;
 8003f3c:	e008      	b.n	8003f50 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f42:	617b      	str	r3, [r7, #20]
        break;
 8003f44:	e004      	b.n	8003f50 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	76bb      	strb	r3, [r7, #26]
        break;
 8003f4e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d074      	beq.n	8004040 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	005a      	lsls	r2, r3, #1
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	085b      	lsrs	r3, r3, #1
 8003f60:	441a      	add	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	2b0f      	cmp	r3, #15
 8003f72:	d916      	bls.n	8003fa2 <UART_SetConfig+0x45a>
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f7a:	d212      	bcs.n	8003fa2 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	f023 030f 	bic.w	r3, r3, #15
 8003f84:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	085b      	lsrs	r3, r3, #1
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	f003 0307 	and.w	r3, r3, #7
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	89fb      	ldrh	r3, [r7, #14]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	89fa      	ldrh	r2, [r7, #14]
 8003f9e:	60da      	str	r2, [r3, #12]
 8003fa0:	e04e      	b.n	8004040 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	76bb      	strb	r3, [r7, #26]
 8003fa6:	e04b      	b.n	8004040 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003fa8:	7efb      	ldrb	r3, [r7, #27]
 8003faa:	2b08      	cmp	r3, #8
 8003fac:	d827      	bhi.n	8003ffe <UART_SetConfig+0x4b6>
 8003fae:	a201      	add	r2, pc, #4	; (adr r2, 8003fb4 <UART_SetConfig+0x46c>)
 8003fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb4:	08003fd9 	.word	0x08003fd9
 8003fb8:	08003fe1 	.word	0x08003fe1
 8003fbc:	08003fe9 	.word	0x08003fe9
 8003fc0:	08003fff 	.word	0x08003fff
 8003fc4:	08003fef 	.word	0x08003fef
 8003fc8:	08003fff 	.word	0x08003fff
 8003fcc:	08003fff 	.word	0x08003fff
 8003fd0:	08003fff 	.word	0x08003fff
 8003fd4:	08003ff7 	.word	0x08003ff7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fd8:	f7fe fee8 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 8003fdc:	6178      	str	r0, [r7, #20]
        break;
 8003fde:	e013      	b.n	8004008 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fe0:	f7fe fefa 	bl	8002dd8 <HAL_RCC_GetPCLK2Freq>
 8003fe4:	6178      	str	r0, [r7, #20]
        break;
 8003fe6:	e00f      	b.n	8004008 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fe8:	4b1b      	ldr	r3, [pc, #108]	; (8004058 <UART_SetConfig+0x510>)
 8003fea:	617b      	str	r3, [r7, #20]
        break;
 8003fec:	e00c      	b.n	8004008 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fee:	f7fe fe45 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
 8003ff2:	6178      	str	r0, [r7, #20]
        break;
 8003ff4:	e008      	b.n	8004008 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ff6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ffa:	617b      	str	r3, [r7, #20]
        break;
 8003ffc:	e004      	b.n	8004008 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	76bb      	strb	r3, [r7, #26]
        break;
 8004006:	bf00      	nop
    }

    if (pclk != 0U)
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d018      	beq.n	8004040 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	085a      	lsrs	r2, r3, #1
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	441a      	add	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004020:	b29b      	uxth	r3, r3
 8004022:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	2b0f      	cmp	r3, #15
 8004028:	d908      	bls.n	800403c <UART_SetConfig+0x4f4>
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004030:	d204      	bcs.n	800403c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	60da      	str	r2, [r3, #12]
 800403a:	e001      	b.n	8004040 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800404c:	7ebb      	ldrb	r3, [r7, #26]
}
 800404e:	4618      	mov	r0, r3
 8004050:	3720      	adds	r7, #32
 8004052:	46bd      	mov	sp, r7
 8004054:	bdb0      	pop	{r4, r5, r7, pc}
 8004056:	bf00      	nop
 8004058:	00f42400 	.word	0x00f42400

0800405c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00a      	beq.n	8004086 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	430a      	orrs	r2, r1
 8004084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00a      	beq.n	80040a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00a      	beq.n	80040ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ce:	f003 0308 	and.w	r3, r3, #8
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f0:	f003 0310 	and.w	r3, r3, #16
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00a      	beq.n	800410e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004112:	f003 0320 	and.w	r3, r3, #32
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00a      	beq.n	8004130 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	430a      	orrs	r2, r1
 800412e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004138:	2b00      	cmp	r3, #0
 800413a:	d01a      	beq.n	8004172 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800415a:	d10a      	bne.n	8004172 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	430a      	orrs	r2, r1
 8004170:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00a      	beq.n	8004194 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	605a      	str	r2, [r3, #4]
  }
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af02      	add	r7, sp, #8
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041b0:	f7fc ff82 	bl	80010b8 <HAL_GetTick>
 80041b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0308 	and.w	r3, r3, #8
 80041c0:	2b08      	cmp	r3, #8
 80041c2:	d10e      	bne.n	80041e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f82d 	bl	8004232 <UART_WaitOnFlagUntilTimeout>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e023      	b.n	800422a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b04      	cmp	r3, #4
 80041ee:	d10e      	bne.n	800420e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041f4:	9300      	str	r3, [sp, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f817 	bl	8004232 <UART_WaitOnFlagUntilTimeout>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e00d      	b.n	800422a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2220      	movs	r2, #32
 8004212:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2220      	movs	r2, #32
 8004218:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b084      	sub	sp, #16
 8004236:	af00      	add	r7, sp, #0
 8004238:	60f8      	str	r0, [r7, #12]
 800423a:	60b9      	str	r1, [r7, #8]
 800423c:	603b      	str	r3, [r7, #0]
 800423e:	4613      	mov	r3, r2
 8004240:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004242:	e05e      	b.n	8004302 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800424a:	d05a      	beq.n	8004302 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800424c:	f7fc ff34 	bl	80010b8 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	429a      	cmp	r2, r3
 800425a:	d302      	bcc.n	8004262 <UART_WaitOnFlagUntilTimeout+0x30>
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d11b      	bne.n	800429a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004270:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0201 	bic.w	r2, r2, #1
 8004280:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2220      	movs	r2, #32
 8004286:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2220      	movs	r2, #32
 800428c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e043      	b.n	8004322 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0304 	and.w	r3, r3, #4
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d02c      	beq.n	8004302 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042b6:	d124      	bne.n	8004302 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042c0:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80042d0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689a      	ldr	r2, [r3, #8]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0201 	bic.w	r2, r2, #1
 80042e0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2220      	movs	r2, #32
 80042e6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2220      	movs	r2, #32
 80042ec:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2220      	movs	r2, #32
 80042f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e00f      	b.n	8004322 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	69da      	ldr	r2, [r3, #28]
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	4013      	ands	r3, r2
 800430c:	68ba      	ldr	r2, [r7, #8]
 800430e:	429a      	cmp	r2, r3
 8004310:	bf0c      	ite	eq
 8004312:	2301      	moveq	r3, #1
 8004314:	2300      	movne	r3, #0
 8004316:	b2db      	uxtb	r3, r3
 8004318:	461a      	mov	r2, r3
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	429a      	cmp	r2, r3
 800431e:	d091      	beq.n	8004244 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
	...

0800432c <Max30102_WriteReg>:
}MAX30102_STATE;

MAX30102_STATE StateMachine;

MAX30102_STATUS Max30102_WriteReg(uint8_t uch_addr, uint8_t uch_data)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af04      	add	r7, sp, #16
 8004332:	4603      	mov	r3, r0
 8004334:	460a      	mov	r2, r1
 8004336:	71fb      	strb	r3, [r7, #7]
 8004338:	4613      	mov	r3, r2
 800433a:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Write(i2c_max30102, MAX30102_ADDRESS, uch_addr, 1, &uch_data, 1, I2C_TIMEOUT) == HAL_OK)
 800433c:	4b0b      	ldr	r3, [pc, #44]	; (800436c <Max30102_WriteReg+0x40>)
 800433e:	6818      	ldr	r0, [r3, #0]
 8004340:	79fb      	ldrb	r3, [r7, #7]
 8004342:	b29a      	uxth	r2, r3
 8004344:	2301      	movs	r3, #1
 8004346:	9302      	str	r3, [sp, #8]
 8004348:	2301      	movs	r3, #1
 800434a:	9301      	str	r3, [sp, #4]
 800434c:	1dbb      	adds	r3, r7, #6
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	2301      	movs	r3, #1
 8004352:	21ae      	movs	r1, #174	; 0xae
 8004354:	f7fd fa74 	bl	8001840 <HAL_I2C_Mem_Write>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <Max30102_WriteReg+0x36>
		return MAX30102_OK;
 800435e:	2301      	movs	r3, #1
 8004360:	e000      	b.n	8004364 <Max30102_WriteReg+0x38>
	return MAX30102_ERROR;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3708      	adds	r7, #8
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	20001974 	.word	0x20001974

08004370 <Max30102_ReadReg>:

MAX30102_STATUS Max30102_ReadReg(uint8_t uch_addr, uint8_t *puch_data)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b086      	sub	sp, #24
 8004374:	af04      	add	r7, sp, #16
 8004376:	4603      	mov	r3, r0
 8004378:	6039      	str	r1, [r7, #0]
 800437a:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(i2c_max30102, MAX30102_ADDRESS, uch_addr, 1, puch_data, 1, I2C_TIMEOUT) == HAL_OK)
 800437c:	4b0b      	ldr	r3, [pc, #44]	; (80043ac <Max30102_ReadReg+0x3c>)
 800437e:	6818      	ldr	r0, [r3, #0]
 8004380:	79fb      	ldrb	r3, [r7, #7]
 8004382:	b29a      	uxth	r2, r3
 8004384:	2301      	movs	r3, #1
 8004386:	9302      	str	r3, [sp, #8]
 8004388:	2301      	movs	r3, #1
 800438a:	9301      	str	r3, [sp, #4]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	2301      	movs	r3, #1
 8004392:	21ae      	movs	r1, #174	; 0xae
 8004394:	f7fd fb68 	bl	8001a68 <HAL_I2C_Mem_Read>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <Max30102_ReadReg+0x32>
		return MAX30102_OK;
 800439e:	2301      	movs	r3, #1
 80043a0:	e000      	b.n	80043a4 <Max30102_ReadReg+0x34>
	return MAX30102_ERROR;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	20001974 	.word	0x20001974

080043b0 <Max30102_WriteRegisterBit>:

MAX30102_STATUS Max30102_WriteRegisterBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	71fb      	strb	r3, [r7, #7]
 80043ba:	460b      	mov	r3, r1
 80043bc:	71bb      	strb	r3, [r7, #6]
 80043be:	4613      	mov	r3, r2
 80043c0:	717b      	strb	r3, [r7, #5]
	uint8_t tmp;
	if(MAX30102_OK != Max30102_ReadReg(Register, &tmp))
 80043c2:	f107 020f 	add.w	r2, r7, #15
 80043c6:	79fb      	ldrb	r3, [r7, #7]
 80043c8:	4611      	mov	r1, r2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7ff ffd0 	bl	8004370 <Max30102_ReadReg>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d001      	beq.n	80043da <Max30102_WriteRegisterBit+0x2a>
		return MAX30102_ERROR;
 80043d6:	2300      	movs	r3, #0
 80043d8:	e025      	b.n	8004426 <Max30102_WriteRegisterBit+0x76>
	tmp &= ~(1<<Bit);
 80043da:	79bb      	ldrb	r3, [r7, #6]
 80043dc:	2201      	movs	r2, #1
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	b25b      	sxtb	r3, r3
 80043e4:	43db      	mvns	r3, r3
 80043e6:	b25a      	sxtb	r2, r3
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	b25b      	sxtb	r3, r3
 80043ec:	4013      	ands	r3, r2
 80043ee:	b25b      	sxtb	r3, r3
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value&0x01)<<Bit;
 80043f4:	797b      	ldrb	r3, [r7, #5]
 80043f6:	f003 0201 	and.w	r2, r3, #1
 80043fa:	79bb      	ldrb	r3, [r7, #6]
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	b25a      	sxtb	r2, r3
 8004402:	7bfb      	ldrb	r3, [r7, #15]
 8004404:	b25b      	sxtb	r3, r3
 8004406:	4313      	orrs	r3, r2
 8004408:	b25b      	sxtb	r3, r3
 800440a:	b2db      	uxtb	r3, r3
 800440c:	73fb      	strb	r3, [r7, #15]
	if(MAX30102_OK != Max30102_WriteReg(Register, tmp))
 800440e:	7bfa      	ldrb	r2, [r7, #15]
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	4611      	mov	r1, r2
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff ff89 	bl	800432c <Max30102_WriteReg>
 800441a:	4603      	mov	r3, r0
 800441c:	2b01      	cmp	r3, #1
 800441e:	d001      	beq.n	8004424 <Max30102_WriteRegisterBit+0x74>
		return MAX30102_ERROR;
 8004420:	2300      	movs	r3, #0
 8004422:	e000      	b.n	8004426 <Max30102_WriteRegisterBit+0x76>

	return MAX30102_OK;
 8004424:	2301      	movs	r3, #1
}
 8004426:	4618      	mov	r0, r3
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <Max30102_SetIntAlmostFullEnabled>:

//
//	Interrupts
//
MAX30102_STATUS Max30102_SetIntAlmostFullEnabled(uint8_t Enable)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	b082      	sub	sp, #8
 8004432:	af00      	add	r7, sp, #0
 8004434:	4603      	mov	r3, r0
 8004436:	71fb      	strb	r3, [r7, #7]
	return Max30102_WriteRegisterBit(REG_INTR_ENABLE_1, INT_A_FULL_BIT, Enable);
 8004438:	79fb      	ldrb	r3, [r7, #7]
 800443a:	461a      	mov	r2, r3
 800443c:	2107      	movs	r1, #7
 800443e:	2002      	movs	r0, #2
 8004440:	f7ff ffb6 	bl	80043b0 <Max30102_WriteRegisterBit>
 8004444:	4603      	mov	r3, r0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <Max30102_SetIntFifoDataReadyEnabled>:

MAX30102_STATUS Max30102_SetIntFifoDataReadyEnabled(uint8_t Enable)
{
 800444e:	b580      	push	{r7, lr}
 8004450:	b082      	sub	sp, #8
 8004452:	af00      	add	r7, sp, #0
 8004454:	4603      	mov	r3, r0
 8004456:	71fb      	strb	r3, [r7, #7]

	return Max30102_WriteRegisterBit(REG_INTR_ENABLE_1, INT_PPG_RDY_BIT, Enable);
 8004458:	79fb      	ldrb	r3, [r7, #7]
 800445a:	461a      	mov	r2, r3
 800445c:	2106      	movs	r1, #6
 800445e:	2002      	movs	r0, #2
 8004460:	f7ff ffa6 	bl	80043b0 <Max30102_WriteRegisterBit>
 8004464:	4603      	mov	r3, r0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <Max30102_FifoWritePointer>:

//
//	FIFO Configuration
//
MAX30102_STATUS Max30102_FifoWritePointer(uint8_t Address)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	b082      	sub	sp, #8
 8004472:	af00      	add	r7, sp, #0
 8004474:	4603      	mov	r3, r0
 8004476:	71fb      	strb	r3, [r7, #7]
	if(MAX30102_OK != Max30102_WriteReg(REG_FIFO_WR_PTR,(Address & 0x1F)))  //FIFO_WR_PTR[4:0]
 8004478:	79fb      	ldrb	r3, [r7, #7]
 800447a:	f003 031f 	and.w	r3, r3, #31
 800447e:	b2db      	uxtb	r3, r3
 8004480:	4619      	mov	r1, r3
 8004482:	2004      	movs	r0, #4
 8004484:	f7ff ff52 	bl	800432c <Max30102_WriteReg>
 8004488:	4603      	mov	r3, r0
 800448a:	2b01      	cmp	r3, #1
 800448c:	d001      	beq.n	8004492 <Max30102_FifoWritePointer+0x24>
			return MAX30102_ERROR;
 800448e:	2300      	movs	r3, #0
 8004490:	e000      	b.n	8004494 <Max30102_FifoWritePointer+0x26>
	return MAX30102_OK;
 8004492:	2301      	movs	r3, #1
}
 8004494:	4618      	mov	r0, r3
 8004496:	3708      	adds	r7, #8
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <Max30102_FifoOverflowCounter>:

MAX30102_STATUS Max30102_FifoOverflowCounter(uint8_t Address)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	4603      	mov	r3, r0
 80044a4:	71fb      	strb	r3, [r7, #7]
	if(MAX30102_OK != Max30102_WriteReg(REG_OVF_COUNTER,(Address & 0x1F)))  //OVF_COUNTER[4:0]
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	f003 031f 	and.w	r3, r3, #31
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	4619      	mov	r1, r3
 80044b0:	2005      	movs	r0, #5
 80044b2:	f7ff ff3b 	bl	800432c <Max30102_WriteReg>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d001      	beq.n	80044c0 <Max30102_FifoOverflowCounter+0x24>
			return MAX30102_ERROR;
 80044bc:	2300      	movs	r3, #0
 80044be:	e000      	b.n	80044c2 <Max30102_FifoOverflowCounter+0x26>
	return MAX30102_OK;
 80044c0:	2301      	movs	r3, #1
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <Max30102_FifoReadPointer>:

MAX30102_STATUS Max30102_FifoReadPointer(uint8_t Address)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b082      	sub	sp, #8
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	4603      	mov	r3, r0
 80044d2:	71fb      	strb	r3, [r7, #7]
	if(MAX30102_OK != Max30102_WriteReg(REG_FIFO_RD_PTR,(Address & 0x1F)))  //FIFO_RD_PTR[4:0]
 80044d4:	79fb      	ldrb	r3, [r7, #7]
 80044d6:	f003 031f 	and.w	r3, r3, #31
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	4619      	mov	r1, r3
 80044de:	2006      	movs	r0, #6
 80044e0:	f7ff ff24 	bl	800432c <Max30102_WriteReg>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d001      	beq.n	80044ee <Max30102_FifoReadPointer+0x24>
			return MAX30102_ERROR;
 80044ea:	2300      	movs	r3, #0
 80044ec:	e000      	b.n	80044f0 <Max30102_FifoReadPointer+0x26>
	return MAX30102_OK;
 80044ee:	2301      	movs	r3, #1
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3708      	adds	r7, #8
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <Max30102_FifoSampleAveraging>:

MAX30102_STATUS Max30102_FifoSampleAveraging(uint8_t Value)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	4603      	mov	r3, r0
 8004500:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	if(MAX30102_OK != Max30102_ReadReg(REG_FIFO_CONFIG, &tmp))
 8004502:	f107 030f 	add.w	r3, r7, #15
 8004506:	4619      	mov	r1, r3
 8004508:	2008      	movs	r0, #8
 800450a:	f7ff ff31 	bl	8004370 <Max30102_ReadReg>
 800450e:	4603      	mov	r3, r0
 8004510:	2b01      	cmp	r3, #1
 8004512:	d001      	beq.n	8004518 <Max30102_FifoSampleAveraging+0x20>
		return MAX30102_ERROR;
 8004514:	2300      	movs	r3, #0
 8004516:	e018      	b.n	800454a <Max30102_FifoSampleAveraging+0x52>
	tmp &= ~(0x07);
 8004518:	7bfb      	ldrb	r3, [r7, #15]
 800451a:	f023 0307 	bic.w	r3, r3, #7
 800451e:	b2db      	uxtb	r3, r3
 8004520:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value&0x07)<<5;
 8004522:	79fb      	ldrb	r3, [r7, #7]
 8004524:	015b      	lsls	r3, r3, #5
 8004526:	b25a      	sxtb	r2, r3
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	b25b      	sxtb	r3, r3
 800452c:	4313      	orrs	r3, r2
 800452e:	b25b      	sxtb	r3, r3
 8004530:	b2db      	uxtb	r3, r3
 8004532:	73fb      	strb	r3, [r7, #15]
	if(MAX30102_OK != Max30102_WriteReg(REG_FIFO_CONFIG, tmp))
 8004534:	7bfb      	ldrb	r3, [r7, #15]
 8004536:	4619      	mov	r1, r3
 8004538:	2008      	movs	r0, #8
 800453a:	f7ff fef7 	bl	800432c <Max30102_WriteReg>
 800453e:	4603      	mov	r3, r0
 8004540:	2b01      	cmp	r3, #1
 8004542:	d001      	beq.n	8004548 <Max30102_FifoSampleAveraging+0x50>
		return MAX30102_ERROR;
 8004544:	2300      	movs	r3, #0
 8004546:	e000      	b.n	800454a <Max30102_FifoSampleAveraging+0x52>

	return MAX30102_OK;
 8004548:	2301      	movs	r3, #1
}
 800454a:	4618      	mov	r0, r3
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}

08004552 <Max30102_FifoRolloverEnable>:

MAX30102_STATUS Max30102_FifoRolloverEnable(uint8_t Enable)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b082      	sub	sp, #8
 8004556:	af00      	add	r7, sp, #0
 8004558:	4603      	mov	r3, r0
 800455a:	71fb      	strb	r3, [r7, #7]
	return Max30102_WriteRegisterBit(REG_FIFO_CONFIG, FIFO_CONF_FIFO_ROLLOVER_EN_BIT, (Enable & 0x01));
 800455c:	79fb      	ldrb	r3, [r7, #7]
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	b2db      	uxtb	r3, r3
 8004564:	461a      	mov	r2, r3
 8004566:	2104      	movs	r1, #4
 8004568:	2008      	movs	r0, #8
 800456a:	f7ff ff21 	bl	80043b0 <Max30102_WriteRegisterBit>
 800456e:	4603      	mov	r3, r0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3708      	adds	r7, #8
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <Max30102_FifoAlmostFullValue>:

MAX30102_STATUS Max30102_FifoAlmostFullValue(uint8_t Value)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	71fb      	strb	r3, [r7, #7]
	if(Value < 17) Value = 17;
 8004582:	79fb      	ldrb	r3, [r7, #7]
 8004584:	2b10      	cmp	r3, #16
 8004586:	d801      	bhi.n	800458c <Max30102_FifoAlmostFullValue+0x14>
 8004588:	2311      	movs	r3, #17
 800458a:	71fb      	strb	r3, [r7, #7]
	if(Value > 32) Value = 32;
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	2b20      	cmp	r3, #32
 8004590:	d901      	bls.n	8004596 <Max30102_FifoAlmostFullValue+0x1e>
 8004592:	2320      	movs	r3, #32
 8004594:	71fb      	strb	r3, [r7, #7]
	Value = 32 - Value;
 8004596:	79fb      	ldrb	r3, [r7, #7]
 8004598:	f1c3 0320 	rsb	r3, r3, #32
 800459c:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	if(MAX30102_OK != Max30102_ReadReg(REG_FIFO_CONFIG, &tmp))
 800459e:	f107 030f 	add.w	r3, r7, #15
 80045a2:	4619      	mov	r1, r3
 80045a4:	2008      	movs	r0, #8
 80045a6:	f7ff fee3 	bl	8004370 <Max30102_ReadReg>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d001      	beq.n	80045b4 <Max30102_FifoAlmostFullValue+0x3c>
		return MAX30102_ERROR;
 80045b0:	2300      	movs	r3, #0
 80045b2:	e01a      	b.n	80045ea <Max30102_FifoAlmostFullValue+0x72>
	tmp &= ~(0x0F);
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
 80045b6:	f023 030f 	bic.w	r3, r3, #15
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value & 0x0F);
 80045be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c2:	f003 030f 	and.w	r3, r3, #15
 80045c6:	b25a      	sxtb	r2, r3
 80045c8:	7bfb      	ldrb	r3, [r7, #15]
 80045ca:	b25b      	sxtb	r3, r3
 80045cc:	4313      	orrs	r3, r2
 80045ce:	b25b      	sxtb	r3, r3
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	73fb      	strb	r3, [r7, #15]
	if(MAX30102_OK != Max30102_WriteReg(REG_FIFO_CONFIG, tmp))
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
 80045d6:	4619      	mov	r1, r3
 80045d8:	2008      	movs	r0, #8
 80045da:	f7ff fea7 	bl	800432c <Max30102_WriteReg>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d001      	beq.n	80045e8 <Max30102_FifoAlmostFullValue+0x70>
		return MAX30102_ERROR;
 80045e4:	2300      	movs	r3, #0
 80045e6:	e000      	b.n	80045ea <Max30102_FifoAlmostFullValue+0x72>

	return MAX30102_OK;
 80045e8:	2301      	movs	r3, #1
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <Max30102_Reset>:
{
	return Max30102_WriteRegisterBit(REG_MODE_CONFIG, MODE_SHDN_BIT, (Enable & 0x01));
}

MAX30102_STATUS Max30102_Reset(void)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b082      	sub	sp, #8
 80045f6:	af00      	add	r7, sp, #0
	uint8_t tmp = 0xFF;
 80045f8:	23ff      	movs	r3, #255	; 0xff
 80045fa:	71fb      	strb	r3, [r7, #7]
    if(MAX30102_OK != Max30102_WriteReg(REG_MODE_CONFIG,0x40))
 80045fc:	2140      	movs	r1, #64	; 0x40
 80045fe:	2009      	movs	r0, #9
 8004600:	f7ff fe94 	bl	800432c <Max30102_WriteReg>
 8004604:	4603      	mov	r3, r0
 8004606:	2b01      	cmp	r3, #1
 8004608:	d001      	beq.n	800460e <Max30102_Reset+0x1c>
        return MAX30102_ERROR;
 800460a:	2300      	movs	r3, #0
 800460c:	e00f      	b.n	800462e <Max30102_Reset+0x3c>
    do
    {
    	if(MAX30102_OK != Max30102_ReadReg(REG_MODE_CONFIG, &tmp))
 800460e:	1dfb      	adds	r3, r7, #7
 8004610:	4619      	mov	r1, r3
 8004612:	2009      	movs	r0, #9
 8004614:	f7ff feac 	bl	8004370 <Max30102_ReadReg>
 8004618:	4603      	mov	r3, r0
 800461a:	2b01      	cmp	r3, #1
 800461c:	d001      	beq.n	8004622 <Max30102_Reset+0x30>
    		return MAX30102_ERROR;
 800461e:	2300      	movs	r3, #0
 8004620:	e005      	b.n	800462e <Max30102_Reset+0x3c>
    } while(tmp & (1<<6));
 8004622:	79fb      	ldrb	r3, [r7, #7]
 8004624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1f0      	bne.n	800460e <Max30102_Reset+0x1c>

    return MAX30102_OK;
 800462c:	2301      	movs	r3, #1
}
 800462e:	4618      	mov	r0, r3
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <Max30102_SetMode>:

MAX30102_STATUS Max30102_SetMode(uint8_t Mode)
{
 8004636:	b580      	push	{r7, lr}
 8004638:	b084      	sub	sp, #16
 800463a:	af00      	add	r7, sp, #0
 800463c:	4603      	mov	r3, r0
 800463e:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	if(MAX30102_OK != Max30102_ReadReg(REG_MODE_CONFIG, &tmp))
 8004640:	f107 030f 	add.w	r3, r7, #15
 8004644:	4619      	mov	r1, r3
 8004646:	2009      	movs	r0, #9
 8004648:	f7ff fe92 	bl	8004370 <Max30102_ReadReg>
 800464c:	4603      	mov	r3, r0
 800464e:	2b01      	cmp	r3, #1
 8004650:	d001      	beq.n	8004656 <Max30102_SetMode+0x20>
		return MAX30102_ERROR;
 8004652:	2300      	movs	r3, #0
 8004654:	e01a      	b.n	800468c <Max30102_SetMode+0x56>
	tmp &= ~(0x07);
 8004656:	7bfb      	ldrb	r3, [r7, #15]
 8004658:	f023 0307 	bic.w	r3, r3, #7
 800465c:	b2db      	uxtb	r3, r3
 800465e:	73fb      	strb	r3, [r7, #15]
	tmp |= (Mode & 0x07);
 8004660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	b25a      	sxtb	r2, r3
 800466a:	7bfb      	ldrb	r3, [r7, #15]
 800466c:	b25b      	sxtb	r3, r3
 800466e:	4313      	orrs	r3, r2
 8004670:	b25b      	sxtb	r3, r3
 8004672:	b2db      	uxtb	r3, r3
 8004674:	73fb      	strb	r3, [r7, #15]
	if(MAX30102_OK != Max30102_WriteReg(REG_MODE_CONFIG, tmp))
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	4619      	mov	r1, r3
 800467a:	2009      	movs	r0, #9
 800467c:	f7ff fe56 	bl	800432c <Max30102_WriteReg>
 8004680:	4603      	mov	r3, r0
 8004682:	2b01      	cmp	r3, #1
 8004684:	d001      	beq.n	800468a <Max30102_SetMode+0x54>
		return MAX30102_ERROR;
 8004686:	2300      	movs	r3, #0
 8004688:	e000      	b.n	800468c <Max30102_SetMode+0x56>

	return MAX30102_OK;
 800468a:	2301      	movs	r3, #1
}
 800468c:	4618      	mov	r0, r3
 800468e:	3710      	adds	r7, #16
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <Max30102_SpO2AdcRange>:
//
//	SpO2 Configuration
//
MAX30102_STATUS Max30102_SpO2AdcRange(uint8_t Value)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	4603      	mov	r3, r0
 800469c:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	if(MAX30102_OK != Max30102_ReadReg(REG_SPO2_CONFIG, &tmp))
 800469e:	f107 030f 	add.w	r3, r7, #15
 80046a2:	4619      	mov	r1, r3
 80046a4:	200a      	movs	r0, #10
 80046a6:	f7ff fe63 	bl	8004370 <Max30102_ReadReg>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d001      	beq.n	80046b4 <Max30102_SpO2AdcRange+0x20>
		return MAX30102_ERROR;
 80046b0:	2300      	movs	r3, #0
 80046b2:	e01b      	b.n	80046ec <Max30102_SpO2AdcRange+0x58>
	tmp &= ~(0x03);
 80046b4:	7bfb      	ldrb	r3, [r7, #15]
 80046b6:	f023 0303 	bic.w	r3, r3, #3
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Value & 0x03) << 5);
 80046be:	79fb      	ldrb	r3, [r7, #7]
 80046c0:	015b      	lsls	r3, r3, #5
 80046c2:	b25b      	sxtb	r3, r3
 80046c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80046c8:	b25a      	sxtb	r2, r3
 80046ca:	7bfb      	ldrb	r3, [r7, #15]
 80046cc:	b25b      	sxtb	r3, r3
 80046ce:	4313      	orrs	r3, r2
 80046d0:	b25b      	sxtb	r3, r3
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	73fb      	strb	r3, [r7, #15]
	if(MAX30102_OK != Max30102_WriteReg(REG_SPO2_CONFIG, tmp))
 80046d6:	7bfb      	ldrb	r3, [r7, #15]
 80046d8:	4619      	mov	r1, r3
 80046da:	200a      	movs	r0, #10
 80046dc:	f7ff fe26 	bl	800432c <Max30102_WriteReg>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d001      	beq.n	80046ea <Max30102_SpO2AdcRange+0x56>
		return MAX30102_ERROR;
 80046e6:	2300      	movs	r3, #0
 80046e8:	e000      	b.n	80046ec <Max30102_SpO2AdcRange+0x58>

	return MAX30102_OK;
 80046ea:	2301      	movs	r3, #1
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <Max30102_SpO2SampleRate>:

MAX30102_STATUS Max30102_SpO2SampleRate(uint8_t Value)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	4603      	mov	r3, r0
 80046fc:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	if(MAX30102_OK != Max30102_ReadReg(REG_SPO2_CONFIG, &tmp))
 80046fe:	f107 030f 	add.w	r3, r7, #15
 8004702:	4619      	mov	r1, r3
 8004704:	200a      	movs	r0, #10
 8004706:	f7ff fe33 	bl	8004370 <Max30102_ReadReg>
 800470a:	4603      	mov	r3, r0
 800470c:	2b01      	cmp	r3, #1
 800470e:	d001      	beq.n	8004714 <Max30102_SpO2SampleRate+0x20>
		return MAX30102_ERROR;
 8004710:	2300      	movs	r3, #0
 8004712:	e01b      	b.n	800474c <Max30102_SpO2SampleRate+0x58>
	tmp &= ~(0x07);
 8004714:	7bfb      	ldrb	r3, [r7, #15]
 8004716:	f023 0307 	bic.w	r3, r3, #7
 800471a:	b2db      	uxtb	r3, r3
 800471c:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Value & 0x07) << 2);
 800471e:	79fb      	ldrb	r3, [r7, #7]
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	b25b      	sxtb	r3, r3
 8004724:	f003 031c 	and.w	r3, r3, #28
 8004728:	b25a      	sxtb	r2, r3
 800472a:	7bfb      	ldrb	r3, [r7, #15]
 800472c:	b25b      	sxtb	r3, r3
 800472e:	4313      	orrs	r3, r2
 8004730:	b25b      	sxtb	r3, r3
 8004732:	b2db      	uxtb	r3, r3
 8004734:	73fb      	strb	r3, [r7, #15]
	if(MAX30102_OK != Max30102_WriteReg(REG_SPO2_CONFIG, tmp))
 8004736:	7bfb      	ldrb	r3, [r7, #15]
 8004738:	4619      	mov	r1, r3
 800473a:	200a      	movs	r0, #10
 800473c:	f7ff fdf6 	bl	800432c <Max30102_WriteReg>
 8004740:	4603      	mov	r3, r0
 8004742:	2b01      	cmp	r3, #1
 8004744:	d001      	beq.n	800474a <Max30102_SpO2SampleRate+0x56>
		return MAX30102_ERROR;
 8004746:	2300      	movs	r3, #0
 8004748:	e000      	b.n	800474c <Max30102_SpO2SampleRate+0x58>

	return MAX30102_OK;
 800474a:	2301      	movs	r3, #1
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <Max30102_SpO2LedPulseWidth>:

MAX30102_STATUS Max30102_SpO2LedPulseWidth(uint8_t Value)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	4603      	mov	r3, r0
 800475c:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	if(MAX30102_OK != Max30102_ReadReg(REG_SPO2_CONFIG, &tmp))
 800475e:	f107 030f 	add.w	r3, r7, #15
 8004762:	4619      	mov	r1, r3
 8004764:	200a      	movs	r0, #10
 8004766:	f7ff fe03 	bl	8004370 <Max30102_ReadReg>
 800476a:	4603      	mov	r3, r0
 800476c:	2b01      	cmp	r3, #1
 800476e:	d001      	beq.n	8004774 <Max30102_SpO2LedPulseWidth+0x20>
		return MAX30102_ERROR;
 8004770:	2300      	movs	r3, #0
 8004772:	e01a      	b.n	80047aa <Max30102_SpO2LedPulseWidth+0x56>
	tmp &= ~(0x03);
 8004774:	7bfb      	ldrb	r3, [r7, #15]
 8004776:	f023 0303 	bic.w	r3, r3, #3
 800477a:	b2db      	uxtb	r3, r3
 800477c:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value & 0x03);
 800477e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004782:	f003 0303 	and.w	r3, r3, #3
 8004786:	b25a      	sxtb	r2, r3
 8004788:	7bfb      	ldrb	r3, [r7, #15]
 800478a:	b25b      	sxtb	r3, r3
 800478c:	4313      	orrs	r3, r2
 800478e:	b25b      	sxtb	r3, r3
 8004790:	b2db      	uxtb	r3, r3
 8004792:	73fb      	strb	r3, [r7, #15]
	if(MAX30102_OK != Max30102_WriteReg(REG_SPO2_CONFIG, tmp))
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	4619      	mov	r1, r3
 8004798:	200a      	movs	r0, #10
 800479a:	f7ff fdc7 	bl	800432c <Max30102_WriteReg>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d001      	beq.n	80047a8 <Max30102_SpO2LedPulseWidth+0x54>
		return MAX30102_ERROR;
 80047a4:	2300      	movs	r3, #0
 80047a6:	e000      	b.n	80047aa <Max30102_SpO2LedPulseWidth+0x56>

	return MAX30102_OK;
 80047a8:	2301      	movs	r3, #1
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3710      	adds	r7, #16
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <Max30102_Led1PulseAmplitude>:
//
//	LEDs Pulse Amplitute Configuration
//	LED Current = Value * 0.2 mA
//
MAX30102_STATUS Max30102_Led1PulseAmplitude(uint8_t Value)
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b082      	sub	sp, #8
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	4603      	mov	r3, r0
 80047ba:	71fb      	strb	r3, [r7, #7]
	if(MAX30102_OK != Max30102_WriteReg(REG_LED1_PA, Value))
 80047bc:	79fb      	ldrb	r3, [r7, #7]
 80047be:	4619      	mov	r1, r3
 80047c0:	200c      	movs	r0, #12
 80047c2:	f7ff fdb3 	bl	800432c <Max30102_WriteReg>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d001      	beq.n	80047d0 <Max30102_Led1PulseAmplitude+0x1e>
		return MAX30102_ERROR;
 80047cc:	2300      	movs	r3, #0
 80047ce:	e000      	b.n	80047d2 <Max30102_Led1PulseAmplitude+0x20>
	return MAX30102_OK;
 80047d0:	2301      	movs	r3, #1
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3708      	adds	r7, #8
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <Max30102_Led2PulseAmplitude>:

MAX30102_STATUS Max30102_Led2PulseAmplitude(uint8_t Value)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b082      	sub	sp, #8
 80047de:	af00      	add	r7, sp, #0
 80047e0:	4603      	mov	r3, r0
 80047e2:	71fb      	strb	r3, [r7, #7]
	if(MAX30102_OK != Max30102_WriteReg(REG_LED2_PA, Value))
 80047e4:	79fb      	ldrb	r3, [r7, #7]
 80047e6:	4619      	mov	r1, r3
 80047e8:	200d      	movs	r0, #13
 80047ea:	f7ff fd9f 	bl	800432c <Max30102_WriteReg>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d001      	beq.n	80047f8 <Max30102_Led2PulseAmplitude+0x1e>
		return MAX30102_ERROR;
 80047f4:	2300      	movs	r3, #0
 80047f6:	e000      	b.n	80047fa <Max30102_Led2PulseAmplitude+0x20>
	return MAX30102_OK;
 80047f8:	2301      	movs	r3, #1
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3708      	adds	r7, #8
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
	...

08004804 <Max30102_GetHeartRate>:
{
	return IsFingerOnScreen;
}

int32_t Max30102_GetHeartRate(void)
{
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
	return HeartRate;
 8004808:	4b03      	ldr	r3, [pc, #12]	; (8004818 <Max30102_GetHeartRate+0x14>)
 800480a:	681b      	ldr	r3, [r3, #0]
}
 800480c:	4618      	mov	r0, r3
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	20001980 	.word	0x20001980

0800481c <Max30102_GetSpO2Value>:

int32_t Max30102_GetSpO2Value(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
	return Sp02Value;
 8004820:	4b03      	ldr	r3, [pc, #12]	; (8004830 <Max30102_GetSpO2Value+0x14>)
 8004822:	681b      	ldr	r3, [r3, #0]
}
 8004824:	4618      	mov	r0, r3
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	20002c50 	.word	0x20002c50

08004834 <Max30102_Task>:

void Max30102_Task(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af04      	add	r7, sp, #16
	switch(StateMachine)
 800483a:	4b4d      	ldr	r3, [pc, #308]	; (8004970 <Max30102_Task+0x13c>)
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	2b03      	cmp	r3, #3
 8004840:	f200 8092 	bhi.w	8004968 <Max30102_Task+0x134>
 8004844:	a201      	add	r2, pc, #4	; (adr r2, 800484c <Max30102_Task+0x18>)
 8004846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484a:	bf00      	nop
 800484c:	0800485d 	.word	0x0800485d
 8004850:	08004895 	.word	0x08004895
 8004854:	080048c5 	.word	0x080048c5
 8004858:	08004931 	.word	0x08004931
	{
		case MAX30102_STATE_BEGIN:
			HeartRate = 0;
 800485c:	4b45      	ldr	r3, [pc, #276]	; (8004974 <Max30102_Task+0x140>)
 800485e:	2200      	movs	r2, #0
 8004860:	601a      	str	r2, [r3, #0]
			Sp02Value = 0;
 8004862:	4b45      	ldr	r3, [pc, #276]	; (8004978 <Max30102_Task+0x144>)
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]
			if(IsFingerOnScreen)
 8004868:	4b44      	ldr	r3, [pc, #272]	; (800497c <Max30102_Task+0x148>)
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d075      	beq.n	800495e <Max30102_Task+0x12a>
			{
				CollectedSamples = 0;
 8004872:	4b43      	ldr	r3, [pc, #268]	; (8004980 <Max30102_Task+0x14c>)
 8004874:	2200      	movs	r2, #0
 8004876:	601a      	str	r2, [r3, #0]
				BufferTail = BufferHead;
 8004878:	4b42      	ldr	r3, [pc, #264]	; (8004984 <Max30102_Task+0x150>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a42      	ldr	r2, [pc, #264]	; (8004988 <Max30102_Task+0x154>)
 800487e:	6013      	str	r3, [r2, #0]
				Max30102_Led1PulseAmplitude(MAX30102_RED_LED_CURRENT_HIGH);
 8004880:	2024      	movs	r0, #36	; 0x24
 8004882:	f7ff ff96 	bl	80047b2 <Max30102_Led1PulseAmplitude>
				Max30102_Led2PulseAmplitude(MAX30102_IR_LED_CURRENT_HIGH);
 8004886:	2024      	movs	r0, #36	; 0x24
 8004888:	f7ff ffa7 	bl	80047da <Max30102_Led2PulseAmplitude>
				StateMachine = MAX30102_STATE_CALIBRATE;
 800488c:	4b38      	ldr	r3, [pc, #224]	; (8004970 <Max30102_Task+0x13c>)
 800488e:	2201      	movs	r2, #1
 8004890:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004892:	e064      	b.n	800495e <Max30102_Task+0x12a>

		case MAX30102_STATE_CALIBRATE:
				if(IsFingerOnScreen)
 8004894:	4b39      	ldr	r3, [pc, #228]	; (800497c <Max30102_Task+0x148>)
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d008      	beq.n	80048b0 <Max30102_Task+0x7c>
				{
					if(CollectedSamples > (MAX30102_BUFFER_LENGTH-MAX30102_SAMPLES_PER_SECOND))
 800489e:	4b38      	ldr	r3, [pc, #224]	; (8004980 <Max30102_Task+0x14c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80048a6:	d95c      	bls.n	8004962 <Max30102_Task+0x12e>
					{
						StateMachine = MAX30102_STATE_CALCULATE_HR;
 80048a8:	4b31      	ldr	r3, [pc, #196]	; (8004970 <Max30102_Task+0x13c>)
 80048aa:	2202      	movs	r2, #2
 80048ac:	701a      	strb	r2, [r3, #0]
				{
					Max30102_Led1PulseAmplitude(MAX30102_RED_LED_CURRENT_LOW);
					Max30102_Led2PulseAmplitude(MAX30102_IR_LED_CURRENT_LOW);
					StateMachine = MAX30102_STATE_BEGIN;
				}
			break;
 80048ae:	e058      	b.n	8004962 <Max30102_Task+0x12e>
					Max30102_Led1PulseAmplitude(MAX30102_RED_LED_CURRENT_LOW);
 80048b0:	2000      	movs	r0, #0
 80048b2:	f7ff ff7e 	bl	80047b2 <Max30102_Led1PulseAmplitude>
					Max30102_Led2PulseAmplitude(MAX30102_IR_LED_CURRENT_LOW);
 80048b6:	2001      	movs	r0, #1
 80048b8:	f7ff ff8f 	bl	80047da <Max30102_Led2PulseAmplitude>
					StateMachine = MAX30102_STATE_BEGIN;
 80048bc:	4b2c      	ldr	r3, [pc, #176]	; (8004970 <Max30102_Task+0x13c>)
 80048be:	2200      	movs	r2, #0
 80048c0:	701a      	strb	r2, [r3, #0]
			break;
 80048c2:	e04e      	b.n	8004962 <Max30102_Task+0x12e>

		case MAX30102_STATE_CALCULATE_HR:
			if(IsFingerOnScreen)
 80048c4:	4b2d      	ldr	r3, [pc, #180]	; (800497c <Max30102_Task+0x148>)
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d026      	beq.n	800491c <Max30102_Task+0xe8>
			{
				maxim_heart_rate_and_oxygen_saturation(IrBuffer, RedBuffer, MAX30102_BUFFER_LENGTH-MAX30102_SAMPLES_PER_SECOND, BufferTail, &Sp02Value, &Sp02IsValid, &HeartRate, &IsHrValid);
 80048ce:	4b2e      	ldr	r3, [pc, #184]	; (8004988 <Max30102_Task+0x154>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	4a2d      	ldr	r2, [pc, #180]	; (800498c <Max30102_Task+0x158>)
 80048d6:	9203      	str	r2, [sp, #12]
 80048d8:	4a26      	ldr	r2, [pc, #152]	; (8004974 <Max30102_Task+0x140>)
 80048da:	9202      	str	r2, [sp, #8]
 80048dc:	4a2c      	ldr	r2, [pc, #176]	; (8004990 <Max30102_Task+0x15c>)
 80048de:	9201      	str	r2, [sp, #4]
 80048e0:	4a25      	ldr	r2, [pc, #148]	; (8004978 <Max30102_Task+0x144>)
 80048e2:	9200      	str	r2, [sp, #0]
 80048e4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80048e8:	492a      	ldr	r1, [pc, #168]	; (8004994 <Max30102_Task+0x160>)
 80048ea:	482b      	ldr	r0, [pc, #172]	; (8004998 <Max30102_Task+0x164>)
 80048ec:	f000 f8ee 	bl	8004acc <maxim_heart_rate_and_oxygen_saturation>
				BufferTail = (BufferTail + MAX30102_SAMPLES_PER_SECOND) % MAX30102_BUFFER_LENGTH;
 80048f0:	4b25      	ldr	r3, [pc, #148]	; (8004988 <Max30102_Task+0x154>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80048f8:	4b28      	ldr	r3, [pc, #160]	; (800499c <Max30102_Task+0x168>)
 80048fa:	fba3 1302 	umull	r1, r3, r3, r2
 80048fe:	099b      	lsrs	r3, r3, #6
 8004900:	f44f 7116 	mov.w	r1, #600	; 0x258
 8004904:	fb01 f303 	mul.w	r3, r1, r3
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	4a1f      	ldr	r2, [pc, #124]	; (8004988 <Max30102_Task+0x154>)
 800490c:	6013      	str	r3, [r2, #0]
				CollectedSamples = 0;
 800490e:	4b1c      	ldr	r3, [pc, #112]	; (8004980 <Max30102_Task+0x14c>)
 8004910:	2200      	movs	r2, #0
 8004912:	601a      	str	r2, [r3, #0]
				StateMachine = MAX30102_STATE_COLLECT_NEXT_PORTION;
 8004914:	4b16      	ldr	r3, [pc, #88]	; (8004970 <Max30102_Task+0x13c>)
 8004916:	2203      	movs	r2, #3
 8004918:	701a      	strb	r2, [r3, #0]
			{
				Max30102_Led1PulseAmplitude(MAX30102_RED_LED_CURRENT_LOW);
				Max30102_Led2PulseAmplitude(MAX30102_IR_LED_CURRENT_LOW);
				StateMachine = MAX30102_STATE_BEGIN;
			}
			break;
 800491a:	e025      	b.n	8004968 <Max30102_Task+0x134>
				Max30102_Led1PulseAmplitude(MAX30102_RED_LED_CURRENT_LOW);
 800491c:	2000      	movs	r0, #0
 800491e:	f7ff ff48 	bl	80047b2 <Max30102_Led1PulseAmplitude>
				Max30102_Led2PulseAmplitude(MAX30102_IR_LED_CURRENT_LOW);
 8004922:	2001      	movs	r0, #1
 8004924:	f7ff ff59 	bl	80047da <Max30102_Led2PulseAmplitude>
				StateMachine = MAX30102_STATE_BEGIN;
 8004928:	4b11      	ldr	r3, [pc, #68]	; (8004970 <Max30102_Task+0x13c>)
 800492a:	2200      	movs	r2, #0
 800492c:	701a      	strb	r2, [r3, #0]
			break;
 800492e:	e01b      	b.n	8004968 <Max30102_Task+0x134>

		case MAX30102_STATE_COLLECT_NEXT_PORTION:
			if(IsFingerOnScreen)
 8004930:	4b12      	ldr	r3, [pc, #72]	; (800497c <Max30102_Task+0x148>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d007      	beq.n	800494a <Max30102_Task+0x116>
			{
				if(CollectedSamples > MAX30102_SAMPLES_PER_SECOND)
 800493a:	4b11      	ldr	r3, [pc, #68]	; (8004980 <Max30102_Task+0x14c>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2b64      	cmp	r3, #100	; 0x64
 8004940:	d911      	bls.n	8004966 <Max30102_Task+0x132>
				{
					StateMachine = MAX30102_STATE_CALCULATE_HR;
 8004942:	4b0b      	ldr	r3, [pc, #44]	; (8004970 <Max30102_Task+0x13c>)
 8004944:	2202      	movs	r2, #2
 8004946:	701a      	strb	r2, [r3, #0]
			{
				Max30102_Led1PulseAmplitude(MAX30102_RED_LED_CURRENT_LOW);
				Max30102_Led2PulseAmplitude(MAX30102_IR_LED_CURRENT_LOW);
				StateMachine = MAX30102_STATE_BEGIN;
			}
			break;
 8004948:	e00d      	b.n	8004966 <Max30102_Task+0x132>
				Max30102_Led1PulseAmplitude(MAX30102_RED_LED_CURRENT_LOW);
 800494a:	2000      	movs	r0, #0
 800494c:	f7ff ff31 	bl	80047b2 <Max30102_Led1PulseAmplitude>
				Max30102_Led2PulseAmplitude(MAX30102_IR_LED_CURRENT_LOW);
 8004950:	2001      	movs	r0, #1
 8004952:	f7ff ff42 	bl	80047da <Max30102_Led2PulseAmplitude>
				StateMachine = MAX30102_STATE_BEGIN;
 8004956:	4b06      	ldr	r3, [pc, #24]	; (8004970 <Max30102_Task+0x13c>)
 8004958:	2200      	movs	r2, #0
 800495a:	701a      	strb	r2, [r3, #0]
			break;
 800495c:	e003      	b.n	8004966 <Max30102_Task+0x132>
			break;
 800495e:	bf00      	nop
 8004960:	e002      	b.n	8004968 <Max30102_Task+0x134>
			break;
 8004962:	bf00      	nop
 8004964:	e000      	b.n	8004968 <Max30102_Task+0x134>
			break;
 8004966:	bf00      	nop
	}
}
 8004968:	bf00      	nop
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	20001978 	.word	0x20001978
 8004974:	20001980 	.word	0x20001980
 8004978:	20002c50 	.word	0x20002c50
 800497c:	20001979 	.word	0x20001979
 8004980:	20001970 	.word	0x20001970
 8004984:	2000197c 	.word	0x2000197c
 8004988:	200022e8 	.word	0x200022e8
 800498c:	20002c4c 	.word	0x20002c4c
 8004990:	200022e4 	.word	0x200022e4
 8004994:	200022ec 	.word	0x200022ec
 8004998:	20001984 	.word	0x20001984
 800499c:	1b4e81b5 	.word	0x1b4e81b5

080049a0 <Max30102_Init>:

//
//	Initialization
//
MAX30102_STATUS Max30102_Init(I2C_HandleTypeDef *i2c)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
	uint8_t uch_dummy;
	i2c_max30102 = i2c;
 80049a8:	4a46      	ldr	r2, [pc, #280]	; (8004ac4 <Max30102_Init+0x124>)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6013      	str	r3, [r2, #0]
	if(MAX30102_OK != Max30102_Reset()) //resets the MAX30102
 80049ae:	f7ff fe20 	bl	80045f2 <Max30102_Reset>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d001      	beq.n	80049bc <Max30102_Init+0x1c>
		return MAX30102_ERROR;
 80049b8:	2300      	movs	r3, #0
 80049ba:	e07e      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_ReadReg(0,&uch_dummy))
 80049bc:	f107 030f 	add.w	r3, r7, #15
 80049c0:	4619      	mov	r1, r3
 80049c2:	2000      	movs	r0, #0
 80049c4:	f7ff fcd4 	bl	8004370 <Max30102_ReadReg>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d001      	beq.n	80049d2 <Max30102_Init+0x32>
		return MAX30102_ERROR;
 80049ce:	2300      	movs	r3, #0
 80049d0:	e073      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_FifoWritePointer(0x00))
 80049d2:	2000      	movs	r0, #0
 80049d4:	f7ff fd4b 	bl	800446e <Max30102_FifoWritePointer>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d001      	beq.n	80049e2 <Max30102_Init+0x42>
		return MAX30102_ERROR;
 80049de:	2300      	movs	r3, #0
 80049e0:	e06b      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_FifoOverflowCounter(0x00))
 80049e2:	2000      	movs	r0, #0
 80049e4:	f7ff fd5a 	bl	800449c <Max30102_FifoOverflowCounter>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d001      	beq.n	80049f2 <Max30102_Init+0x52>
		return MAX30102_ERROR;
 80049ee:	2300      	movs	r3, #0
 80049f0:	e063      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_FifoReadPointer(0x00))
 80049f2:	2000      	movs	r0, #0
 80049f4:	f7ff fd69 	bl	80044ca <Max30102_FifoReadPointer>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d001      	beq.n	8004a02 <Max30102_Init+0x62>
		return MAX30102_ERROR;
 80049fe:	2300      	movs	r3, #0
 8004a00:	e05b      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_FifoSampleAveraging(FIFO_SMP_AVE_1))
 8004a02:	2000      	movs	r0, #0
 8004a04:	f7ff fd78 	bl	80044f8 <Max30102_FifoSampleAveraging>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d001      	beq.n	8004a12 <Max30102_Init+0x72>
		return MAX30102_ERROR;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	e053      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_FifoRolloverEnable(0))
 8004a12:	2000      	movs	r0, #0
 8004a14:	f7ff fd9d 	bl	8004552 <Max30102_FifoRolloverEnable>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d001      	beq.n	8004a22 <Max30102_Init+0x82>
		return MAX30102_ERROR;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	e04b      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_FifoAlmostFullValue(MAX30102_FIFO_ALMOST_FULL_SAMPLES))
 8004a22:	2011      	movs	r0, #17
 8004a24:	f7ff fda8 	bl	8004578 <Max30102_FifoAlmostFullValue>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d001      	beq.n	8004a32 <Max30102_Init+0x92>
		return MAX30102_ERROR;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	e043      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_SetMode(MODE_SPO2_MODE))
 8004a32:	2003      	movs	r0, #3
 8004a34:	f7ff fdff 	bl	8004636 <Max30102_SetMode>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d001      	beq.n	8004a42 <Max30102_Init+0xa2>
		return MAX30102_ERROR;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	e03b      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_SpO2AdcRange(SPO2_ADC_RGE_4096))
 8004a42:	2001      	movs	r0, #1
 8004a44:	f7ff fe26 	bl	8004694 <Max30102_SpO2AdcRange>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d001      	beq.n	8004a52 <Max30102_Init+0xb2>
		return MAX30102_ERROR;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	e033      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_SpO2SampleRate(SPO2_SAMPLE_RATE))
 8004a52:	2001      	movs	r0, #1
 8004a54:	f7ff fe4e 	bl	80046f4 <Max30102_SpO2SampleRate>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d001      	beq.n	8004a62 <Max30102_Init+0xc2>
		return MAX30102_ERROR;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	e02b      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_SpO2LedPulseWidth(SPO2_PULSE_WIDTH_411))
 8004a62:	2003      	movs	r0, #3
 8004a64:	f7ff fe76 	bl	8004754 <Max30102_SpO2LedPulseWidth>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d001      	beq.n	8004a72 <Max30102_Init+0xd2>
		return MAX30102_ERROR;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	e023      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_Led1PulseAmplitude(MAX30102_RED_LED_CURRENT_LOW))
 8004a72:	2000      	movs	r0, #0
 8004a74:	f7ff fe9d 	bl	80047b2 <Max30102_Led1PulseAmplitude>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d001      	beq.n	8004a82 <Max30102_Init+0xe2>
		return MAX30102_ERROR;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	e01b      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_Led2PulseAmplitude(MAX30102_IR_LED_CURRENT_LOW))
 8004a82:	2001      	movs	r0, #1
 8004a84:	f7ff fea9 	bl	80047da <Max30102_Led2PulseAmplitude>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d001      	beq.n	8004a92 <Max30102_Init+0xf2>
		return MAX30102_ERROR;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	e013      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_SetIntAlmostFullEnabled(1))
 8004a92:	2001      	movs	r0, #1
 8004a94:	f7ff fccb 	bl	800442e <Max30102_SetIntAlmostFullEnabled>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d001      	beq.n	8004aa2 <Max30102_Init+0x102>
		return MAX30102_ERROR;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	e00b      	b.n	8004aba <Max30102_Init+0x11a>
	if(MAX30102_OK != Max30102_SetIntFifoDataReadyEnabled(1))
 8004aa2:	2001      	movs	r0, #1
 8004aa4:	f7ff fcd3 	bl	800444e <Max30102_SetIntFifoDataReadyEnabled>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d001      	beq.n	8004ab2 <Max30102_Init+0x112>
		return MAX30102_ERROR;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	e003      	b.n	8004aba <Max30102_Init+0x11a>
//	if(MAX30102_OK != Max30102_WriteReg(REG_PILOT_PA,0x7f))   // Choose value for ~ 25mA for Pilot LED
//		return MAX30102_ERROR;
	StateMachine = MAX30102_STATE_BEGIN;
 8004ab2:	4b05      	ldr	r3, [pc, #20]	; (8004ac8 <Max30102_Init+0x128>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	701a      	strb	r2, [r3, #0]
	return MAX30102_OK;
 8004ab8:	2301      	movs	r3, #1
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	20001974 	.word	0x20001974
 8004ac8:	20001978 	.word	0x20001978

08004acc <maxim_heart_rate_and_oxygen_saturation>:
* \param[out]    *pn_heart_rate          - Calculated heart rate value
* \param[out]    *pch_hr_valid           - 1 if the calculated heart rate value is valid
*
* \retval       None
*/
{
 8004acc:	b590      	push	{r4, r7, lr}
 8004ace:	b0d3      	sub	sp, #332	; 0x14c
 8004ad0:	af04      	add	r7, sp, #16
 8004ad2:	f107 040c 	add.w	r4, r7, #12
 8004ad6:	6020      	str	r0, [r4, #0]
 8004ad8:	f107 0008 	add.w	r0, r7, #8
 8004adc:	6001      	str	r1, [r0, #0]
 8004ade:	1d39      	adds	r1, r7, #4
 8004ae0:	600a      	str	r2, [r1, #0]
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	1cbb      	adds	r3, r7, #2
 8004ae6:	801a      	strh	r2, [r3, #0]
    int32_t n_spo2_calc; 
    int32_t n_y_dc_max, n_x_dc_max; 
    int32_t n_y_dc_max_idx, n_x_dc_max_idx; 
    int32_t an_ratio[5],n_ratio_average; 
    int32_t n_nume,  n_denom ;
    uint32_t un_offset_tmp = un_offset;
 8004ae8:	1cbb      	adds	r3, r7, #2
 8004aea:	881b      	ldrh	r3, [r3, #0]
 8004aec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    // remove DC of ir signal    
    un_ir_mean =0; 
 8004af0:	2300      	movs	r3, #0
 8004af2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    for (k=0 ; k<n_buffer_length ; k++ )
 8004af6:	2300      	movs	r3, #0
 8004af8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004afc:	e01f      	b.n	8004b3e <maxim_heart_rate_and_oxygen_saturation+0x72>
	{
    	un_ir_mean += pun_ir_buffer[un_offset_tmp];
 8004afe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	f107 020c 	add.w	r2, r7, #12
 8004b08:	6812      	ldr	r2, [r2, #0]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8004b12:	4413      	add	r3, r2
 8004b14:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    	un_offset_tmp = (un_offset_tmp + 1) % MAX30102_BUFFER_LENGTH;
 8004b18:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	4adc      	ldr	r2, [pc, #880]	; (8004e90 <maxim_heart_rate_and_oxygen_saturation+0x3c4>)
 8004b20:	fba2 1203 	umull	r1, r2, r2, r3
 8004b24:	0992      	lsrs	r2, r2, #6
 8004b26:	f44f 7116 	mov.w	r1, #600	; 0x258
 8004b2a:	fb01 f202 	mul.w	r2, r1, r2
 8004b2e:	1a9b      	subs	r3, r3, r2
 8004b30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    for (k=0 ; k<n_buffer_length ; k++ )
 8004b34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004b38:	3301      	adds	r3, #1
 8004b3a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004b3e:	1d3b      	adds	r3, r7, #4
 8004b40:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	dbd9      	blt.n	8004afe <maxim_heart_rate_and_oxygen_saturation+0x32>
	}

    un_ir_mean =un_ir_mean/n_buffer_length ;
 8004b4a:	1d3b      	adds	r3, r7, #4
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8004b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b56:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    un_offset_tmp = un_offset;
 8004b5a:	1cbb      	adds	r3, r7, #2
 8004b5c:	881b      	ldrh	r3, [r3, #0]
 8004b5e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    for (k=0 ; k<n_buffer_length ; k++ )
 8004b62:	2300      	movs	r3, #0
 8004b64:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004b68:	e023      	b.n	8004bb2 <maxim_heart_rate_and_oxygen_saturation+0xe6>
	{
    	an_x[k] =  pun_ir_buffer[un_offset_tmp] - un_ir_mean;
 8004b6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	f107 020c 	add.w	r2, r7, #12
 8004b74:	6812      	ldr	r2, [r2, #0]
 8004b76:	4413      	add	r3, r2
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	4619      	mov	r1, r3
 8004b82:	4ac4      	ldr	r2, [pc, #784]	; (8004e94 <maxim_heart_rate_and_oxygen_saturation+0x3c8>)
 8004b84:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004b88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    	un_offset_tmp = (un_offset_tmp + 1) % MAX30102_BUFFER_LENGTH;
 8004b8c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b90:	3301      	adds	r3, #1
 8004b92:	4abf      	ldr	r2, [pc, #764]	; (8004e90 <maxim_heart_rate_and_oxygen_saturation+0x3c4>)
 8004b94:	fba2 1203 	umull	r1, r2, r2, r3
 8004b98:	0992      	lsrs	r2, r2, #6
 8004b9a:	f44f 7116 	mov.w	r1, #600	; 0x258
 8004b9e:	fb01 f202 	mul.w	r2, r1, r2
 8004ba2:	1a9b      	subs	r3, r3, r2
 8004ba4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    for (k=0 ; k<n_buffer_length ; k++ )
 8004ba8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004bac:	3301      	adds	r3, #1
 8004bae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004bb2:	1d3b      	adds	r3, r7, #4
 8004bb4:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	dbd5      	blt.n	8004b6a <maxim_heart_rate_and_oxygen_saturation+0x9e>
	}
    
    // 4 pt Moving Average
    for(k=0; k< BUFFER_SIZE-MA4_SIZE; k++)
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004bc4:	e02c      	b.n	8004c20 <maxim_heart_rate_and_oxygen_saturation+0x154>
    {
        n_denom= ( an_x[k]+an_x[k+1]+ an_x[k+2]+ an_x[k+3]);
 8004bc6:	4ab3      	ldr	r2, [pc, #716]	; (8004e94 <maxim_heart_rate_and_oxygen_saturation+0x3c8>)
 8004bc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004bcc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004bd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	49af      	ldr	r1, [pc, #700]	; (8004e94 <maxim_heart_rate_and_oxygen_saturation+0x3c8>)
 8004bd8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004bdc:	441a      	add	r2, r3
 8004bde:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004be2:	3302      	adds	r3, #2
 8004be4:	49ab      	ldr	r1, [pc, #684]	; (8004e94 <maxim_heart_rate_and_oxygen_saturation+0x3c8>)
 8004be6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004bea:	441a      	add	r2, r3
 8004bec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004bf0:	3303      	adds	r3, #3
 8004bf2:	49a8      	ldr	r1, [pc, #672]	; (8004e94 <maxim_heart_rate_and_oxygen_saturation+0x3c8>)
 8004bf4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
        an_x[k]=  n_denom/(int32_t)4; 
 8004bfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	da00      	bge.n	8004c08 <maxim_heart_rate_and_oxygen_saturation+0x13c>
 8004c06:	3303      	adds	r3, #3
 8004c08:	109b      	asrs	r3, r3, #2
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4aa1      	ldr	r2, [pc, #644]	; (8004e94 <maxim_heart_rate_and_oxygen_saturation+0x3c8>)
 8004c0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(k=0; k< BUFFER_SIZE-MA4_SIZE; k++)
 8004c16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004c20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c24:	f5b3 7ff8 	cmp.w	r3, #496	; 0x1f0
 8004c28:	dbcd      	blt.n	8004bc6 <maxim_heart_rate_and_oxygen_saturation+0xfa>
    }

    // get difference of smoothed IR signal
    
    for( k=0; k<BUFFER_SIZE-MA4_SIZE-1;  k++)
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004c30:	e015      	b.n	8004c5e <maxim_heart_rate_and_oxygen_saturation+0x192>
        an_dx[k]= (an_x[k+1]- an_x[k]);
 8004c32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c36:	3301      	adds	r3, #1
 8004c38:	4a96      	ldr	r2, [pc, #600]	; (8004e94 <maxim_heart_rate_and_oxygen_saturation+0x3c8>)
 8004c3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c3e:	4995      	ldr	r1, [pc, #596]	; (8004e94 <maxim_heart_rate_and_oxygen_saturation+0x3c8>)
 8004c40:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c44:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c48:	1ad2      	subs	r2, r2, r3
 8004c4a:	4993      	ldr	r1, [pc, #588]	; (8004e98 <maxim_heart_rate_and_oxygen_saturation+0x3cc>)
 8004c4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( k=0; k<BUFFER_SIZE-MA4_SIZE-1;  k++)
 8004c54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c58:	3301      	adds	r3, #1
 8004c5a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004c5e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c62:	f5b3 7ff7 	cmp.w	r3, #494	; 0x1ee
 8004c66:	dde4      	ble.n	8004c32 <maxim_heart_rate_and_oxygen_saturation+0x166>

    // 2-pt Moving Average to an_dx
    for(k=0; k< BUFFER_SIZE-MA4_SIZE-2; k++){
 8004c68:	2300      	movs	r3, #0
 8004c6a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004c6e:	e019      	b.n	8004ca4 <maxim_heart_rate_and_oxygen_saturation+0x1d8>
        an_dx[k] =  ( an_dx[k]+an_dx[k+1])/2 ;
 8004c70:	4a89      	ldr	r2, [pc, #548]	; (8004e98 <maxim_heart_rate_and_oxygen_saturation+0x3cc>)
 8004c72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c76:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c7e:	3301      	adds	r3, #1
 8004c80:	4985      	ldr	r1, [pc, #532]	; (8004e98 <maxim_heart_rate_and_oxygen_saturation+0x3cc>)
 8004c82:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c86:	4413      	add	r3, r2
 8004c88:	0fda      	lsrs	r2, r3, #31
 8004c8a:	4413      	add	r3, r2
 8004c8c:	105b      	asrs	r3, r3, #1
 8004c8e:	4619      	mov	r1, r3
 8004c90:	4a81      	ldr	r2, [pc, #516]	; (8004e98 <maxim_heart_rate_and_oxygen_saturation+0x3cc>)
 8004c92:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(k=0; k< BUFFER_SIZE-MA4_SIZE-2; k++){
 8004c9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004ca4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004ca8:	f5b3 7ff7 	cmp.w	r3, #494	; 0x1ee
 8004cac:	dbe0      	blt.n	8004c70 <maxim_heart_rate_and_oxygen_saturation+0x1a4>
    }
    
    // hamming window
    // flip wave form so that we can detect valley with peak detector
    for ( i=0 ; i<BUFFER_SIZE-HAMMING_SIZE-MA4_SIZE-2 ;i++){
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004cb4:	e039      	b.n	8004d2a <maxim_heart_rate_and_oxygen_saturation+0x25e>
        s= 0;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
        for( k=i; k<i+ HAMMING_SIZE ;k++){
 8004cbc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004cc0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004cc4:	e018      	b.n	8004cf8 <maxim_heart_rate_and_oxygen_saturation+0x22c>
            s -= an_dx[k] *auw_hamm[k-i] ; 
 8004cc6:	4a74      	ldr	r2, [pc, #464]	; (8004e98 <maxim_heart_rate_and_oxygen_saturation+0x3cc>)
 8004cc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cd0:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 8004cd4:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8004cd8:	1a8a      	subs	r2, r1, r2
 8004cda:	4970      	ldr	r1, [pc, #448]	; (8004e9c <maxim_heart_rate_and_oxygen_saturation+0x3d0>)
 8004cdc:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004ce0:	fb02 f303 	mul.w	r3, r2, r3
 8004ce4:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
        for( k=i; k<i+ HAMMING_SIZE ;k++){
 8004cee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004cf8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004d02:	429a      	cmp	r2, r3
 8004d04:	dddf      	ble.n	8004cc6 <maxim_heart_rate_and_oxygen_saturation+0x1fa>
                     }
        an_dx[i]= s/ (int32_t)1146; // divide by sum of auw_hamm 
 8004d06:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004d0a:	4a65      	ldr	r2, [pc, #404]	; (8004ea0 <maxim_heart_rate_and_oxygen_saturation+0x3d4>)
 8004d0c:	fb82 1203 	smull	r1, r2, r2, r3
 8004d10:	1252      	asrs	r2, r2, #9
 8004d12:	17db      	asrs	r3, r3, #31
 8004d14:	1ad2      	subs	r2, r2, r3
 8004d16:	4960      	ldr	r1, [pc, #384]	; (8004e98 <maxim_heart_rate_and_oxygen_saturation+0x3cc>)
 8004d18:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004d1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for ( i=0 ; i<BUFFER_SIZE-HAMMING_SIZE-MA4_SIZE-2 ;i++){
 8004d20:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004d24:	3301      	adds	r3, #1
 8004d26:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004d2a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004d2e:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 8004d32:	ddc0      	ble.n	8004cb6 <maxim_heart_rate_and_oxygen_saturation+0x1ea>
    }

 
    n_th1=0; // threshold calculation
 8004d34:	2300      	movs	r3, #0
 8004d36:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    for ( k=0 ; k<BUFFER_SIZE-HAMMING_SIZE ;k++){
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004d40:	e011      	b.n	8004d66 <maxim_heart_rate_and_oxygen_saturation+0x29a>
        n_th1 += ((an_dx[k]>0)? an_dx[k] : ((int32_t)0-an_dx[k])) ;
 8004d42:	4a55      	ldr	r2, [pc, #340]	; (8004e98 <maxim_heart_rate_and_oxygen_saturation+0x3cc>)
 8004d44:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	bfb8      	it	lt
 8004d50:	425b      	neglt	r3, r3
 8004d52:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004d56:	4413      	add	r3, r2
 8004d58:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    for ( k=0 ; k<BUFFER_SIZE-HAMMING_SIZE ;k++){
 8004d5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004d60:	3301      	adds	r3, #1
 8004d62:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004d66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004d6a:	f5b3 7ff7 	cmp.w	r3, #494	; 0x1ee
 8004d6e:	dde8      	ble.n	8004d42 <maxim_heart_rate_and_oxygen_saturation+0x276>
    }
    n_th1= n_th1/ ( BUFFER_SIZE-HAMMING_SIZE);
 8004d70:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8004d74:	4a4b      	ldr	r2, [pc, #300]	; (8004ea4 <maxim_heart_rate_and_oxygen_saturation+0x3d8>)
 8004d76:	fb82 1203 	smull	r1, r2, r2, r3
 8004d7a:	1192      	asrs	r2, r2, #6
 8004d7c:	17db      	asrs	r3, r3, #31
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    // peak location is acutally index for sharpest location of raw signal since we flipped the signal         
    maxim_find_peaks( an_dx_peak_locs, &n_npks, an_dx, BUFFER_SIZE-HAMMING_SIZE, n_th1, 8, 5 );//peak_height, peak_distance, max_num_peaks 
 8004d84:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 8004d88:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004d8c:	2305      	movs	r3, #5
 8004d8e:	9302      	str	r3, [sp, #8]
 8004d90:	2308      	movs	r3, #8
 8004d92:	9301      	str	r3, [sp, #4]
 8004d94:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	f240 13ef 	movw	r3, #495	; 0x1ef
 8004d9e:	4a3e      	ldr	r2, [pc, #248]	; (8004e98 <maxim_heart_rate_and_oxygen_saturation+0x3cc>)
 8004da0:	f000 fb76 	bl	8005490 <maxim_find_peaks>

    n_peak_interval_sum =0;
 8004da4:	2300      	movs	r3, #0
 8004da6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    if (n_npks>=2){
 8004daa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	dd40      	ble.n	8004e34 <maxim_heart_rate_and_oxygen_saturation+0x368>
        for (k=1; k<n_npks; k++)
 8004db2:	2301      	movs	r3, #1
 8004db4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004db8:	e017      	b.n	8004dea <maxim_heart_rate_and_oxygen_saturation+0x31e>
            n_peak_interval_sum += (an_dx_peak_locs[k]-an_dx_peak_locs[k -1]);
 8004dba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dbe:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004dc2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004dc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004dca:	1e59      	subs	r1, r3, #1
 8004dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8004dda:	4413      	add	r3, r2
 8004ddc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
        for (k=1; k<n_npks; k++)
 8004de0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004de4:	3301      	adds	r3, #1
 8004de6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004dea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004dee:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004df2:	429a      	cmp	r2, r3
 8004df4:	dbe1      	blt.n	8004dba <maxim_heart_rate_and_oxygen_saturation+0x2ee>
        n_peak_interval_sum=n_peak_interval_sum/(n_npks-1);
 8004df6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8004e00:	fb92 f3f3 	sdiv	r3, r2, r3
 8004e04:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
        *pn_heart_rate=(int32_t)(6000/(float)n_peak_interval_sum*(float)(FS/100.0));// beats per minutes
 8004e08:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004e0c:	ee07 3a90 	vmov	s15, r3
 8004e10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e14:	eddf 6a24 	vldr	s13, [pc, #144]	; 8004ea8 <maxim_heart_rate_and_oxygen_saturation+0x3dc>
 8004e18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e20:	ee17 2a90 	vmov	r2, s15
 8004e24:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004e28:	601a      	str	r2, [r3, #0]
        *pch_hr_valid  = 1;
 8004e2a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004e2e:	2201      	movs	r2, #1
 8004e30:	701a      	strb	r2, [r3, #0]
 8004e32:	e007      	b.n	8004e44 <maxim_heart_rate_and_oxygen_saturation+0x378>
    }
    else  {
        *pn_heart_rate = -999;
 8004e34:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004e38:	4a1c      	ldr	r2, [pc, #112]	; (8004eac <maxim_heart_rate_and_oxygen_saturation+0x3e0>)
 8004e3a:	601a      	str	r2, [r3, #0]
        *pch_hr_valid  = 0;
 8004e3c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004e40:	2200      	movs	r2, #0
 8004e42:	701a      	strb	r2, [r3, #0]
    }
            
    for ( k=0 ; k<n_npks ;k++)
 8004e44:	2300      	movs	r3, #0
 8004e46:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004e4a:	e013      	b.n	8004e74 <maxim_heart_rate_and_oxygen_saturation+0x3a8>
        an_ir_valley_locs[k]=an_dx_peak_locs[k]+HAMMING_SIZE/2; 
 8004e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004e50:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e58:	1c9a      	adds	r2, r3, #2
 8004e5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	f507 719c 	add.w	r1, r7, #312	; 0x138
 8004e64:	440b      	add	r3, r1
 8004e66:	f843 2c9c 	str.w	r2, [r3, #-156]
    for ( k=0 ; k<n_npks ;k++)
 8004e6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004e6e:	3301      	adds	r3, #1
 8004e70:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004e74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e78:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	dbe5      	blt.n	8004e4c <maxim_heart_rate_and_oxygen_saturation+0x380>


    // raw value : RED(=y) and IR(=X)
    // we need to assess DC and AC value of ir and red PPG.
    un_offset_tmp = un_offset;
 8004e80:	1cbb      	adds	r3, r7, #2
 8004e82:	881b      	ldrh	r3, [r3, #0]
 8004e84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    for (k=0 ; k<n_buffer_length ; k++ )  {
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004e8e:	e03e      	b.n	8004f0e <maxim_heart_rate_and_oxygen_saturation+0x442>
 8004e90:	1b4e81b5 	.word	0x1b4e81b5
 8004e94:	20000854 	.word	0x20000854
 8004e98:	20000094 	.word	0x20000094
 8004e9c:	08006180 	.word	0x08006180
 8004ea0:	725f9bed 	.word	0x725f9bed
 8004ea4:	21195767 	.word	0x21195767
 8004ea8:	45bb8000 	.word	0x45bb8000
 8004eac:	fffffc19 	.word	0xfffffc19
        an_x[k] =  pun_ir_buffer[un_offset_tmp];
 8004eb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	f107 020c 	add.w	r2, r7, #12
 8004eba:	6812      	ldr	r2, [r2, #0]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	4ab0      	ldr	r2, [pc, #704]	; (8005184 <maxim_heart_rate_and_oxygen_saturation+0x6b8>)
 8004ec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004ec8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        an_y[k] =  pun_red_buffer[un_offset_tmp];
 8004ecc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	f107 0208 	add.w	r2, r7, #8
 8004ed6:	6812      	ldr	r2, [r2, #0]
 8004ed8:	4413      	add	r3, r2
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4619      	mov	r1, r3
 8004ede:	4aaa      	ldr	r2, [pc, #680]	; (8005188 <maxim_heart_rate_and_oxygen_saturation+0x6bc>)
 8004ee0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004ee4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        un_offset_tmp = (un_offset_tmp + 1) % MAX30102_BUFFER_LENGTH;
 8004ee8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004eec:	3301      	adds	r3, #1
 8004eee:	4aa7      	ldr	r2, [pc, #668]	; (800518c <maxim_heart_rate_and_oxygen_saturation+0x6c0>)
 8004ef0:	fba2 1203 	umull	r1, r2, r2, r3
 8004ef4:	0992      	lsrs	r2, r2, #6
 8004ef6:	f44f 7116 	mov.w	r1, #600	; 0x258
 8004efa:	fb01 f202 	mul.w	r2, r1, r2
 8004efe:	1a9b      	subs	r3, r3, r2
 8004f00:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    for (k=0 ; k<n_buffer_length ; k++ )  {
 8004f04:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004f08:	3301      	adds	r3, #1
 8004f0a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004f0e:	1d3b      	adds	r3, r7, #4
 8004f10:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	dbca      	blt.n	8004eb0 <maxim_heart_rate_and_oxygen_saturation+0x3e4>
    }

    // find precise min near an_ir_valley_locs
    n_exact_ir_valley_locs_count =0; 
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    for(k=0 ; k<n_npks ;k++){
 8004f20:	2300      	movs	r3, #0
 8004f22:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004f26:	e05a      	b.n	8004fde <maxim_heart_rate_and_oxygen_saturation+0x512>
        un_only_once =1;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
        m=an_ir_valley_locs[k];
 8004f2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8004f38:	4413      	add	r3, r2
 8004f3a:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8004f3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
        n_c_min= 16777216;//2^24;
 8004f42:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f46:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        if (m+5 <  BUFFER_SIZE-HAMMING_SIZE  && m-5 >0){
 8004f4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f4e:	f5b3 7ff5 	cmp.w	r3, #490	; 0x1ea
 8004f52:	da3f      	bge.n	8004fd4 <maxim_heart_rate_and_oxygen_saturation+0x508>
 8004f54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f58:	2b05      	cmp	r3, #5
 8004f5a:	dd3b      	ble.n	8004fd4 <maxim_heart_rate_and_oxygen_saturation+0x508>
            for(i= m-5;i<m+5; i++)
 8004f5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f60:	3b05      	subs	r3, #5
 8004f62:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004f66:	e025      	b.n	8004fb4 <maxim_heart_rate_and_oxygen_saturation+0x4e8>
                if (an_x[i]<n_c_min){
 8004f68:	4a86      	ldr	r2, [pc, #536]	; (8005184 <maxim_heart_rate_and_oxygen_saturation+0x6b8>)
 8004f6a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f72:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004f76:	429a      	cmp	r2, r3
 8004f78:	dd17      	ble.n	8004faa <maxim_heart_rate_and_oxygen_saturation+0x4de>
                    if (un_only_once >0){
 8004f7a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d002      	beq.n	8004f88 <maxim_heart_rate_and_oxygen_saturation+0x4bc>
                       un_only_once =0;
 8004f82:	2300      	movs	r3, #0
 8004f84:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
                   } 
                   n_c_min= an_x[i] ;
 8004f88:	4a7e      	ldr	r2, [pc, #504]	; (8005184 <maxim_heart_rate_and_oxygen_saturation+0x6b8>)
 8004f8a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f92:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
                   an_exact_ir_valley_locs[k]=i;
 8004f96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8004fa0:	4413      	add	r3, r2
 8004fa2:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8004fa6:	f843 2cd8 	str.w	r2, [r3, #-216]
            for(i= m-5;i<m+5; i++)
 8004faa:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004fae:	3301      	adds	r3, #1
 8004fb0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004fb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004fb8:	3304      	adds	r3, #4
 8004fba:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	ddd2      	ble.n	8004f68 <maxim_heart_rate_and_oxygen_saturation+0x49c>
                }
            if (un_only_once ==0)
 8004fc2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d104      	bne.n	8004fd4 <maxim_heart_rate_and_oxygen_saturation+0x508>
                n_exact_ir_valley_locs_count ++ ;
 8004fca:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004fce:	3301      	adds	r3, #1
 8004fd0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    for(k=0 ; k<n_npks ;k++){
 8004fd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004fd8:	3301      	adds	r3, #1
 8004fda:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004fde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004fe2:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	db9e      	blt.n	8004f28 <maxim_heart_rate_and_oxygen_saturation+0x45c>
        }
    }
    if (n_exact_ir_valley_locs_count <2 ){
 8004fea:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	dc08      	bgt.n	8005004 <maxim_heart_rate_and_oxygen_saturation+0x538>
       *pn_spo2 =  -999 ; // do not use SPO2 since signal ratio is out of range
 8004ff2:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8004ff6:	4a66      	ldr	r2, [pc, #408]	; (8005190 <maxim_heart_rate_and_oxygen_saturation+0x6c4>)
 8004ff8:	601a      	str	r2, [r3, #0]
       *pch_spo2_valid  = 0; 
 8004ffa:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004ffe:	2200      	movs	r2, #0
 8005000:	701a      	strb	r2, [r3, #0]
       return;
 8005002:	e239      	b.n	8005478 <maxim_heart_rate_and_oxygen_saturation+0x9ac>
    }
    // 4 pt MA
    for(k=0; k< BUFFER_SIZE-MA4_SIZE; k++){
 8005004:	2300      	movs	r3, #0
 8005006:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800500a:	e04c      	b.n	80050a6 <maxim_heart_rate_and_oxygen_saturation+0x5da>
        an_x[k]=( an_x[k]+an_x[k+1]+ an_x[k+2]+ an_x[k+3])/(int32_t)4;
 800500c:	4a5d      	ldr	r2, [pc, #372]	; (8005184 <maxim_heart_rate_and_oxygen_saturation+0x6b8>)
 800500e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005012:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005016:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800501a:	3301      	adds	r3, #1
 800501c:	4959      	ldr	r1, [pc, #356]	; (8005184 <maxim_heart_rate_and_oxygen_saturation+0x6b8>)
 800501e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005022:	441a      	add	r2, r3
 8005024:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005028:	3302      	adds	r3, #2
 800502a:	4956      	ldr	r1, [pc, #344]	; (8005184 <maxim_heart_rate_and_oxygen_saturation+0x6b8>)
 800502c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005030:	441a      	add	r2, r3
 8005032:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005036:	3303      	adds	r3, #3
 8005038:	4952      	ldr	r1, [pc, #328]	; (8005184 <maxim_heart_rate_and_oxygen_saturation+0x6b8>)
 800503a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800503e:	4413      	add	r3, r2
 8005040:	2b00      	cmp	r3, #0
 8005042:	da00      	bge.n	8005046 <maxim_heart_rate_and_oxygen_saturation+0x57a>
 8005044:	3303      	adds	r3, #3
 8005046:	109b      	asrs	r3, r3, #2
 8005048:	4619      	mov	r1, r3
 800504a:	4a4e      	ldr	r2, [pc, #312]	; (8005184 <maxim_heart_rate_and_oxygen_saturation+0x6b8>)
 800504c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005050:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        an_y[k]=( an_y[k]+an_y[k+1]+ an_y[k+2]+ an_y[k+3])/(int32_t)4;
 8005054:	4a4c      	ldr	r2, [pc, #304]	; (8005188 <maxim_heart_rate_and_oxygen_saturation+0x6bc>)
 8005056:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800505a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800505e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005062:	3301      	adds	r3, #1
 8005064:	4948      	ldr	r1, [pc, #288]	; (8005188 <maxim_heart_rate_and_oxygen_saturation+0x6bc>)
 8005066:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800506a:	441a      	add	r2, r3
 800506c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005070:	3302      	adds	r3, #2
 8005072:	4945      	ldr	r1, [pc, #276]	; (8005188 <maxim_heart_rate_and_oxygen_saturation+0x6bc>)
 8005074:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005078:	441a      	add	r2, r3
 800507a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800507e:	3303      	adds	r3, #3
 8005080:	4941      	ldr	r1, [pc, #260]	; (8005188 <maxim_heart_rate_and_oxygen_saturation+0x6bc>)
 8005082:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005086:	4413      	add	r3, r2
 8005088:	2b00      	cmp	r3, #0
 800508a:	da00      	bge.n	800508e <maxim_heart_rate_and_oxygen_saturation+0x5c2>
 800508c:	3303      	adds	r3, #3
 800508e:	109b      	asrs	r3, r3, #2
 8005090:	4619      	mov	r1, r3
 8005092:	4a3d      	ldr	r2, [pc, #244]	; (8005188 <maxim_heart_rate_and_oxygen_saturation+0x6bc>)
 8005094:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005098:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(k=0; k< BUFFER_SIZE-MA4_SIZE; k++){
 800509c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80050a0:	3301      	adds	r3, #1
 80050a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80050a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80050aa:	f5b3 7ff8 	cmp.w	r3, #496	; 0x1f0
 80050ae:	dbad      	blt.n	800500c <maxim_heart_rate_and_oxygen_saturation+0x540>
    }

    //using an_exact_ir_valley_locs , find ir-red DC andir-red AC for SPO2 calibration ratio
    //finding AC/DC maximum of raw ir * red between two valley locations
    n_ratio_average =0; 
 80050b0:	2300      	movs	r3, #0
 80050b2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    n_i_ratio_count =0; 
 80050b6:	2300      	movs	r3, #0
 80050b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    
    for(k=0; k< 5; k++) an_ratio[k]=0;
 80050bc:	2300      	movs	r3, #0
 80050be:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80050c2:	e00b      	b.n	80050dc <maxim_heart_rate_and_oxygen_saturation+0x610>
 80050c4:	f107 0310 	add.w	r3, r7, #16
 80050c8:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80050cc:	2100      	movs	r1, #0
 80050ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80050d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80050d6:	3301      	adds	r3, #1
 80050d8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80050dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80050e0:	2b04      	cmp	r3, #4
 80050e2:	ddef      	ble.n	80050c4 <maxim_heart_rate_and_oxygen_saturation+0x5f8>
    for (k=0; k< n_exact_ir_valley_locs_count; k++){
 80050e4:	2300      	movs	r3, #0
 80050e6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80050ea:	e018      	b.n	800511e <maxim_heart_rate_and_oxygen_saturation+0x652>
        if (an_exact_ir_valley_locs[k] > BUFFER_SIZE ){             
 80050ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80050f6:	4413      	add	r3, r2
 80050f8:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 80050fc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005100:	dd08      	ble.n	8005114 <maxim_heart_rate_and_oxygen_saturation+0x648>
            *pn_spo2 =  -999 ; // do not use SPO2 since valley loc is out of range
 8005102:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005106:	4a22      	ldr	r2, [pc, #136]	; (8005190 <maxim_heart_rate_and_oxygen_saturation+0x6c4>)
 8005108:	601a      	str	r2, [r3, #0]
            *pch_spo2_valid  = 0; 
 800510a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800510e:	2200      	movs	r2, #0
 8005110:	701a      	strb	r2, [r3, #0]
            return;
 8005112:	e1b1      	b.n	8005478 <maxim_heart_rate_and_oxygen_saturation+0x9ac>
    for (k=0; k< n_exact_ir_valley_locs_count; k++){
 8005114:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005118:	3301      	adds	r3, #1
 800511a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800511e:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8005122:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005126:	429a      	cmp	r2, r3
 8005128:	dbe0      	blt.n	80050ec <maxim_heart_rate_and_oxygen_saturation+0x620>
        }
    }
    // find max between two valley locations 
    // and use ratio betwen AC compoent of Ir & Red and DC compoent of Ir & Red for SPO2 

    for (k=0; k< n_exact_ir_valley_locs_count-1; k++){
 800512a:	2300      	movs	r3, #0
 800512c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8005130:	e14b      	b.n	80053ca <maxim_heart_rate_and_oxygen_saturation+0x8fe>
        n_y_dc_max= -16777216 ; 
 8005132:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8005136:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        n_x_dc_max= - 16777216; 
 800513a:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 800513e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        if (an_exact_ir_valley_locs[k+1]-an_exact_ir_valley_locs[k] >10){
 8005142:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005146:	3301      	adds	r3, #1
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800514e:	4413      	add	r3, r2
 8005150:	f853 2cd8 	ldr.w	r2, [r3, #-216]
 8005154:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	f507 719c 	add.w	r1, r7, #312	; 0x138
 800515e:	440b      	add	r3, r1
 8005160:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b0a      	cmp	r3, #10
 8005168:	f340 812a 	ble.w	80053c0 <maxim_heart_rate_and_oxygen_saturation+0x8f4>
            for (i=an_exact_ir_valley_locs[k]; i< an_exact_ir_valley_locs[k+1]; i++){
 800516c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005176:	4413      	add	r3, r2
 8005178:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 800517c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005180:	e035      	b.n	80051ee <maxim_heart_rate_and_oxygen_saturation+0x722>
 8005182:	bf00      	nop
 8005184:	20000854 	.word	0x20000854
 8005188:	20001024 	.word	0x20001024
 800518c:	1b4e81b5 	.word	0x1b4e81b5
 8005190:	fffffc19 	.word	0xfffffc19
                if (an_x[i]> n_x_dc_max) {n_x_dc_max =an_x[i];n_x_dc_max_idx =i; }
 8005194:	4aba      	ldr	r2, [pc, #744]	; (8005480 <maxim_heart_rate_and_oxygen_saturation+0x9b4>)
 8005196:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800519a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800519e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80051a2:	429a      	cmp	r2, r3
 80051a4:	da0a      	bge.n	80051bc <maxim_heart_rate_and_oxygen_saturation+0x6f0>
 80051a6:	4ab6      	ldr	r2, [pc, #728]	; (8005480 <maxim_heart_rate_and_oxygen_saturation+0x9b4>)
 80051a8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80051ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051b0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80051b4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80051b8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
                if (an_y[i]> n_y_dc_max) {n_y_dc_max =an_y[i];n_y_dc_max_idx=i;}
 80051bc:	4ab1      	ldr	r2, [pc, #708]	; (8005484 <maxim_heart_rate_and_oxygen_saturation+0x9b8>)
 80051be:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80051c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051c6:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80051ca:	429a      	cmp	r2, r3
 80051cc:	da0a      	bge.n	80051e4 <maxim_heart_rate_and_oxygen_saturation+0x718>
 80051ce:	4aad      	ldr	r2, [pc, #692]	; (8005484 <maxim_heart_rate_and_oxygen_saturation+0x9b8>)
 80051d0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80051d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051d8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80051dc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80051e0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
            for (i=an_exact_ir_valley_locs[k]; i< an_exact_ir_valley_locs[k+1]; i++){
 80051e4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80051e8:	3301      	adds	r3, #1
 80051ea:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80051ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80051f2:	3301      	adds	r3, #1
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80051fa:	4413      	add	r3, r2
 80051fc:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8005200:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8005204:	429a      	cmp	r2, r3
 8005206:	dbc5      	blt.n	8005194 <maxim_heart_rate_and_oxygen_saturation+0x6c8>
            }
            n_y_ac= (an_y[an_exact_ir_valley_locs[k+1]] - an_y[an_exact_ir_valley_locs[k] ] )*(n_y_dc_max_idx -an_exact_ir_valley_locs[k]); //red
 8005208:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800520c:	3301      	adds	r3, #1
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005214:	4413      	add	r3, r2
 8005216:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 800521a:	4a9a      	ldr	r2, [pc, #616]	; (8005484 <maxim_heart_rate_and_oxygen_saturation+0x9b8>)
 800521c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005220:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	f507 719c 	add.w	r1, r7, #312	; 0x138
 800522a:	440b      	add	r3, r1
 800522c:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8005230:	4994      	ldr	r1, [pc, #592]	; (8005484 <maxim_heart_rate_and_oxygen_saturation+0x9b8>)
 8005232:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005236:	1ad2      	subs	r2, r2, r3
 8005238:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	f507 719c 	add.w	r1, r7, #312	; 0x138
 8005242:	440b      	add	r3, r1
 8005244:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8005248:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800524c:	1acb      	subs	r3, r1, r3
 800524e:	fb03 f302 	mul.w	r3, r3, r2
 8005252:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
            n_y_ac=  an_y[an_exact_ir_valley_locs[k]] + n_y_ac/ (an_exact_ir_valley_locs[k+1] - an_exact_ir_valley_locs[k])  ; 
 8005256:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005260:	4413      	add	r3, r2
 8005262:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8005266:	4a87      	ldr	r2, [pc, #540]	; (8005484 <maxim_heart_rate_and_oxygen_saturation+0x9b8>)
 8005268:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800526c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005270:	3301      	adds	r3, #1
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	f507 719c 	add.w	r1, r7, #312	; 0x138
 8005278:	440b      	add	r3, r1
 800527a:	f853 1cd8 	ldr.w	r1, [r3, #-216]
 800527e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8005288:	4403      	add	r3, r0
 800528a:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 800528e:	1acb      	subs	r3, r1, r3
 8005290:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 8005294:	fb91 f3f3 	sdiv	r3, r1, r3
 8005298:	4413      	add	r3, r2
 800529a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
        
        
            n_y_ac=  an_y[n_y_dc_max_idx] - n_y_ac;    // subracting linear DC compoenents from raw 
 800529e:	4a79      	ldr	r2, [pc, #484]	; (8005484 <maxim_heart_rate_and_oxygen_saturation+0x9b8>)
 80052a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80052a8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
            n_x_ac= (an_x[an_exact_ir_valley_locs[k+1]] - an_x[an_exact_ir_valley_locs[k] ] )*(n_x_dc_max_idx -an_exact_ir_valley_locs[k]); // ir
 80052b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80052b6:	3301      	adds	r3, #1
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80052be:	4413      	add	r3, r2
 80052c0:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 80052c4:	4a6e      	ldr	r2, [pc, #440]	; (8005480 <maxim_heart_rate_and_oxygen_saturation+0x9b4>)
 80052c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80052ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	f507 719c 	add.w	r1, r7, #312	; 0x138
 80052d4:	440b      	add	r3, r1
 80052d6:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 80052da:	4969      	ldr	r1, [pc, #420]	; (8005480 <maxim_heart_rate_and_oxygen_saturation+0x9b4>)
 80052dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80052e0:	1ad2      	subs	r2, r2, r3
 80052e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	f507 719c 	add.w	r1, r7, #312	; 0x138
 80052ec:	440b      	add	r3, r1
 80052ee:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 80052f2:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 80052f6:	1acb      	subs	r3, r1, r3
 80052f8:	fb03 f302 	mul.w	r3, r3, r2
 80052fc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
            n_x_ac=  an_x[an_exact_ir_valley_locs[k]] + n_x_ac/ (an_exact_ir_valley_locs[k+1] - an_exact_ir_valley_locs[k]); 
 8005300:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800530a:	4413      	add	r3, r2
 800530c:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8005310:	4a5b      	ldr	r2, [pc, #364]	; (8005480 <maxim_heart_rate_and_oxygen_saturation+0x9b4>)
 8005312:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005316:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800531a:	3301      	adds	r3, #1
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	f507 719c 	add.w	r1, r7, #312	; 0x138
 8005322:	440b      	add	r3, r1
 8005324:	f853 1cd8 	ldr.w	r1, [r3, #-216]
 8005328:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8005332:	4403      	add	r3, r0
 8005334:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8005338:	1acb      	subs	r3, r1, r3
 800533a:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 800533e:	fb91 f3f3 	sdiv	r3, r1, r3
 8005342:	4413      	add	r3, r2
 8005344:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
            n_x_ac=  an_x[n_y_dc_max_idx] - n_x_ac;      // subracting linear DC compoenents from raw 
 8005348:	4a4d      	ldr	r2, [pc, #308]	; (8005480 <maxim_heart_rate_and_oxygen_saturation+0x9b4>)
 800534a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800534e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005352:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
            n_nume=( n_y_ac *n_x_dc_max)>>7 ; //prepare X100 to preserve floating value
 800535c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005360:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8005364:	fb02 f303 	mul.w	r3, r2, r3
 8005368:	11db      	asrs	r3, r3, #7
 800536a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
            n_denom= ( n_x_ac *n_y_dc_max)>>7;
 800536e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005372:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005376:	fb02 f303 	mul.w	r3, r2, r3
 800537a:	11db      	asrs	r3, r3, #7
 800537c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
            if (n_denom>0  && n_i_ratio_count <5 &&  n_nume != 0)
 8005380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005384:	2b00      	cmp	r3, #0
 8005386:	dd1b      	ble.n	80053c0 <maxim_heart_rate_and_oxygen_saturation+0x8f4>
 8005388:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800538c:	2b04      	cmp	r3, #4
 800538e:	dc17      	bgt.n	80053c0 <maxim_heart_rate_and_oxygen_saturation+0x8f4>
 8005390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005394:	2b00      	cmp	r3, #0
 8005396:	d013      	beq.n	80053c0 <maxim_heart_rate_and_oxygen_saturation+0x8f4>
            {   
                an_ratio[n_i_ratio_count]= (n_nume*100)/n_denom ; //formular is ( n_y_ac *n_x_dc_max) / ( n_x_ac *n_y_dc_max) ;
 8005398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800539c:	2264      	movs	r2, #100	; 0x64
 800539e:	fb02 f203 	mul.w	r2, r2, r3
 80053a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053a6:	fb92 f1f3 	sdiv	r1, r2, r3
 80053aa:	f107 0310 	add.w	r3, r7, #16
 80053ae:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80053b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                n_i_ratio_count++;
 80053b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80053ba:	3301      	adds	r3, #1
 80053bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    for (k=0; k< n_exact_ir_valley_locs_count-1; k++){
 80053c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80053c4:	3301      	adds	r3, #1
 80053c6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80053ca:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80053ce:	3b01      	subs	r3, #1
 80053d0:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80053d4:	429a      	cmp	r2, r3
 80053d6:	f6ff aeac 	blt.w	8005132 <maxim_heart_rate_and_oxygen_saturation+0x666>
            }
        }
    }

    maxim_sort_ascend(an_ratio, n_i_ratio_count);
 80053da:	f107 0310 	add.w	r3, r7, #16
 80053de:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 f949 	bl	800567a <maxim_sort_ascend>
    n_middle_idx= n_i_ratio_count/2;
 80053e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80053ec:	0fda      	lsrs	r2, r3, #31
 80053ee:	4413      	add	r3, r2
 80053f0:	105b      	asrs	r3, r3, #1
 80053f2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4

    if (n_middle_idx >1)
 80053f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	dd13      	ble.n	8005426 <maxim_heart_rate_and_oxygen_saturation+0x95a>
        n_ratio_average =( an_ratio[n_middle_idx-1] +an_ratio[n_middle_idx])/2; // use median
 80053fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005402:	1e5a      	subs	r2, r3, #1
 8005404:	f107 0310 	add.w	r3, r7, #16
 8005408:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800540c:	f107 0310 	add.w	r3, r7, #16
 8005410:	f8d7 10f4 	ldr.w	r1, [r7, #244]	; 0xf4
 8005414:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005418:	4413      	add	r3, r2
 800541a:	0fda      	lsrs	r2, r3, #31
 800541c:	4413      	add	r3, r2
 800541e:	105b      	asrs	r3, r3, #1
 8005420:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005424:	e007      	b.n	8005436 <maxim_heart_rate_and_oxygen_saturation+0x96a>
    else
        n_ratio_average = an_ratio[n_middle_idx ];
 8005426:	f107 0310 	add.w	r3, r7, #16
 800542a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800542e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005432:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc

    if( n_ratio_average>2 && n_ratio_average <184){
 8005436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800543a:	2b02      	cmp	r3, #2
 800543c:	dd14      	ble.n	8005468 <maxim_heart_rate_and_oxygen_saturation+0x99c>
 800543e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005442:	2bb7      	cmp	r3, #183	; 0xb7
 8005444:	dc10      	bgt.n	8005468 <maxim_heart_rate_and_oxygen_saturation+0x99c>
        n_spo2_calc= uch_spo2_table[n_ratio_average] ;
 8005446:	4a10      	ldr	r2, [pc, #64]	; (8005488 <maxim_heart_rate_and_oxygen_saturation+0x9bc>)
 8005448:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800544c:	4413      	add	r3, r2
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
        *pn_spo2 = n_spo2_calc ;
 8005454:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005458:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 800545c:	601a      	str	r2, [r3, #0]
        *pch_spo2_valid  = 1;//  float_SPO2 =  -45.060*n_ratio_average* n_ratio_average/10000 + 30.354 *n_ratio_average/100 + 94.845 ;  // for comparison with table
 800545e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8005462:	2201      	movs	r2, #1
 8005464:	701a      	strb	r2, [r3, #0]
 8005466:	e007      	b.n	8005478 <maxim_heart_rate_and_oxygen_saturation+0x9ac>
    }
    else{
        *pn_spo2 =  -999 ; // do not use SPO2 since signal ratio is out of range
 8005468:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800546c:	4a07      	ldr	r2, [pc, #28]	; (800548c <maxim_heart_rate_and_oxygen_saturation+0x9c0>)
 800546e:	601a      	str	r2, [r3, #0]
        *pch_spo2_valid  = 0; 
 8005470:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8005474:	2200      	movs	r2, #0
 8005476:	701a      	strb	r2, [r3, #0]
    }
}
 8005478:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800547c:	46bd      	mov	sp, r7
 800547e:	bd90      	pop	{r4, r7, pc}
 8005480:	20000854 	.word	0x20000854
 8005484:	20001024 	.word	0x20001024
 8005488:	080061c0 	.word	0x080061c0
 800548c:	fffffc19 	.word	0xfffffc19

08005490 <maxim_find_peaks>:
* \par          Details
*               Find at most MAX_NUM peaks above MIN_HEIGHT separated by at least MIN_DISTANCE
*
* \retval       None
*/
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af02      	add	r7, sp, #8
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]
 800549c:	603b      	str	r3, [r7, #0]
    maxim_peaks_above_min_height( pn_locs, pn_npks, pn_x, n_size, n_min_height );
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	9300      	str	r3, [sp, #0]
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	68b9      	ldr	r1, [r7, #8]
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f000 f812 	bl	80054d2 <maxim_peaks_above_min_height>
    maxim_remove_close_peaks( pn_locs, pn_npks, pn_x, n_min_distance );
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	68b9      	ldr	r1, [r7, #8]
 80054b4:	68f8      	ldr	r0, [r7, #12]
 80054b6:	f000 f880 	bl	80055ba <maxim_remove_close_peaks>
    *pn_npks = min( *pn_npks, n_max_num );
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	6a3b      	ldr	r3, [r7, #32]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	bfa8      	it	ge
 80054c4:	461a      	movge	r2, r3
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	601a      	str	r2, [r3, #0]
}
 80054ca:	bf00      	nop
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <maxim_peaks_above_min_height>:
* \par          Details
*               Find all peaks above MIN_HEIGHT
*
* \retval       None
*/
{
 80054d2:	b480      	push	{r7}
 80054d4:	b087      	sub	sp, #28
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	60f8      	str	r0, [r7, #12]
 80054da:	60b9      	str	r1, [r7, #8]
 80054dc:	607a      	str	r2, [r7, #4]
 80054de:	603b      	str	r3, [r7, #0]
    int32_t i = 1, n_width;
 80054e0:	2301      	movs	r3, #1
 80054e2:	617b      	str	r3, [r7, #20]
    *pn_npks = 0;
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2200      	movs	r2, #0
 80054e8:	601a      	str	r2, [r3, #0]
    
    while (i < n_size-1){
 80054ea:	e05a      	b.n	80055a2 <maxim_peaks_above_min_height+0xd0>
        if (pn_x[i] > n_min_height && pn_x[i] > pn_x[i-1]){            // find left edge of potential peaks
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	4413      	add	r3, r2
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6a3a      	ldr	r2, [r7, #32]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	da4f      	bge.n	800559c <maxim_peaks_above_min_height+0xca>
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	4413      	add	r3, r2
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800550c:	3b01      	subs	r3, #1
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	440b      	add	r3, r1
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	429a      	cmp	r2, r3
 8005518:	dd40      	ble.n	800559c <maxim_peaks_above_min_height+0xca>
            n_width = 1;
 800551a:	2301      	movs	r3, #1
 800551c:	613b      	str	r3, [r7, #16]
            while (i+n_width < n_size && pn_x[i] == pn_x[i+n_width])    // find flat peaks
 800551e:	e002      	b.n	8005526 <maxim_peaks_above_min_height+0x54>
                n_width++;
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	3301      	adds	r3, #1
 8005524:	613b      	str	r3, [r7, #16]
            while (i+n_width < n_size && pn_x[i] == pn_x[i+n_width])    // find flat peaks
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	4413      	add	r3, r2
 800552c:	683a      	ldr	r2, [r7, #0]
 800552e:	429a      	cmp	r2, r3
 8005530:	dd0d      	ble.n	800554e <maxim_peaks_above_min_height+0x7c>
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	4413      	add	r3, r2
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	6979      	ldr	r1, [r7, #20]
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	440b      	add	r3, r1
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	6879      	ldr	r1, [r7, #4]
 8005546:	440b      	add	r3, r1
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	429a      	cmp	r2, r3
 800554c:	d0e8      	beq.n	8005520 <maxim_peaks_above_min_height+0x4e>
            if (pn_x[i] > pn_x[i+n_width] && (*pn_npks) < 15 ){                            // find right edge of peaks
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	4413      	add	r3, r2
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	6979      	ldr	r1, [r7, #20]
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	440b      	add	r3, r1
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	440b      	add	r3, r1
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	429a      	cmp	r2, r3
 8005568:	dd13      	ble.n	8005592 <maxim_peaks_above_min_height+0xc0>
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2b0e      	cmp	r3, #14
 8005570:	dc0f      	bgt.n	8005592 <maxim_peaks_above_min_height+0xc0>
                pn_locs[(*pn_npks)++] = i;        
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	1c59      	adds	r1, r3, #1
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	6011      	str	r1, [r2, #0]
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	4413      	add	r3, r2
 8005582:	697a      	ldr	r2, [r7, #20]
 8005584:	601a      	str	r2, [r3, #0]
                // for flat peaks, peak location is left edge
                i += n_width+1;
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	3301      	adds	r3, #1
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	4413      	add	r3, r2
 800558e:	617b      	str	r3, [r7, #20]
 8005590:	e003      	b.n	800559a <maxim_peaks_above_min_height+0xc8>
            }
            else
                i += n_width;
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	4413      	add	r3, r2
 8005598:	617b      	str	r3, [r7, #20]
            if (pn_x[i] > pn_x[i+n_width] && (*pn_npks) < 15 ){                            // find right edge of peaks
 800559a:	e002      	b.n	80055a2 <maxim_peaks_above_min_height+0xd0>
        }
        else
            i++;
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	3301      	adds	r3, #1
 80055a0:	617b      	str	r3, [r7, #20]
    while (i < n_size-1){
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	3b01      	subs	r3, #1
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	db9f      	blt.n	80054ec <maxim_peaks_above_min_height+0x1a>
    }
}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <maxim_remove_close_peaks>:
* \par          Details
*               Remove peaks separated by less than MIN_DISTANCE
*
* \retval       None
*/
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b088      	sub	sp, #32
 80055be:	af00      	add	r7, sp, #0
 80055c0:	60f8      	str	r0, [r7, #12]
 80055c2:	60b9      	str	r1, [r7, #8]
 80055c4:	607a      	str	r2, [r7, #4]
 80055c6:	603b      	str	r3, [r7, #0]
    
    int32_t i, j, n_old_npks, n_dist;
    
    /* Order peaks from large to small */
    maxim_sort_indices_descend( pn_x, pn_locs, *pn_npks );
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	461a      	mov	r2, r3
 80055ce:	68f9      	ldr	r1, [r7, #12]
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f000 f895 	bl	8005700 <maxim_sort_indices_descend>

    for ( i = -1; i < *pn_npks; i++ ){
 80055d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055da:	61fb      	str	r3, [r7, #28]
 80055dc:	e03e      	b.n	800565c <maxim_remove_close_peaks+0xa2>
        n_old_npks = *pn_npks;
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	617b      	str	r3, [r7, #20]
        *pn_npks = i+1;
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	1c5a      	adds	r2, r3, #1
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	601a      	str	r2, [r3, #0]
        for ( j = i+1; j < n_old_npks; j++ ){
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	3301      	adds	r3, #1
 80055f0:	61bb      	str	r3, [r7, #24]
 80055f2:	e02c      	b.n	800564e <maxim_remove_close_peaks+0x94>
            n_dist =  pn_locs[j] - ( i == -1 ? -1 : pn_locs[i] ); // lag-zero peak of autocorr is at index -1
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4413      	add	r3, r2
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005604:	d005      	beq.n	8005612 <maxim_remove_close_peaks+0x58>
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	68f9      	ldr	r1, [r7, #12]
 800560c:	440b      	add	r3, r1
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	e001      	b.n	8005616 <maxim_remove_close_peaks+0x5c>
 8005612:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	613b      	str	r3, [r7, #16]
            if ( n_dist > n_min_distance || n_dist < -n_min_distance )
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	429a      	cmp	r2, r3
 8005620:	dc04      	bgt.n	800562c <maxim_remove_close_peaks+0x72>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	425b      	negs	r3, r3
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	429a      	cmp	r2, r3
 800562a:	da0d      	bge.n	8005648 <maxim_remove_close_peaks+0x8e>
                pn_locs[(*pn_npks)++] = pn_locs[j];
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	441a      	add	r2, r3
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	1c58      	adds	r0, r3, #1
 800563a:	68b9      	ldr	r1, [r7, #8]
 800563c:	6008      	str	r0, [r1, #0]
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	68f9      	ldr	r1, [r7, #12]
 8005642:	440b      	add	r3, r1
 8005644:	6812      	ldr	r2, [r2, #0]
 8005646:	601a      	str	r2, [r3, #0]
        for ( j = i+1; j < n_old_npks; j++ ){
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	3301      	adds	r3, #1
 800564c:	61bb      	str	r3, [r7, #24]
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	429a      	cmp	r2, r3
 8005654:	dbce      	blt.n	80055f4 <maxim_remove_close_peaks+0x3a>
    for ( i = -1; i < *pn_npks; i++ ){
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	3301      	adds	r3, #1
 800565a:	61fb      	str	r3, [r7, #28]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	69fa      	ldr	r2, [r7, #28]
 8005662:	429a      	cmp	r2, r3
 8005664:	dbbb      	blt.n	80055de <maxim_remove_close_peaks+0x24>
        }
    }

    // Resort indices longo ascending order
    maxim_sort_ascend( pn_locs, *pn_npks );
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4619      	mov	r1, r3
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f000 f804 	bl	800567a <maxim_sort_ascend>
}
 8005672:	bf00      	nop
 8005674:	3720      	adds	r7, #32
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <maxim_sort_ascend>:
* \par          Details
*               Sort array in ascending order (insertion sort algorithm)
*
* \retval       None
*/
{
 800567a:	b480      	push	{r7}
 800567c:	b087      	sub	sp, #28
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
 8005682:	6039      	str	r1, [r7, #0]
    int32_t i, j, n_temp;
    for (i = 1; i < n_size; i++) {
 8005684:	2301      	movs	r3, #1
 8005686:	617b      	str	r3, [r7, #20]
 8005688:	e02f      	b.n	80056ea <maxim_sort_ascend+0x70>
        n_temp = pn_x[i];
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	4413      	add	r3, r2
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	60fb      	str	r3, [r7, #12]
        for (j = i; j > 0 && n_temp < pn_x[j-1]; j--)
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	613b      	str	r3, [r7, #16]
 800569a:	e00f      	b.n	80056bc <maxim_sort_ascend+0x42>
            pn_x[j] = pn_x[j-1];
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80056a2:	3b01      	subs	r3, #1
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	441a      	add	r2, r3
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	440b      	add	r3, r1
 80056b2:	6812      	ldr	r2, [r2, #0]
 80056b4:	601a      	str	r2, [r3, #0]
        for (j = i; j > 0 && n_temp < pn_x[j-1]; j--)
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	3b01      	subs	r3, #1
 80056ba:	613b      	str	r3, [r7, #16]
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	dd0a      	ble.n	80056d8 <maxim_sort_ascend+0x5e>
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80056c8:	3b01      	subs	r3, #1
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	4413      	add	r3, r2
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	dbe1      	blt.n	800569c <maxim_sort_ascend+0x22>
        pn_x[j] = n_temp;
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	4413      	add	r3, r2
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	601a      	str	r2, [r3, #0]
    for (i = 1; i < n_size; i++) {
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	3301      	adds	r3, #1
 80056e8:	617b      	str	r3, [r7, #20]
 80056ea:	697a      	ldr	r2, [r7, #20]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	dbcb      	blt.n	800568a <maxim_sort_ascend+0x10>
    }
}
 80056f2:	bf00      	nop
 80056f4:	bf00      	nop
 80056f6:	371c      	adds	r7, #28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <maxim_sort_indices_descend>:
* \par          Details
*               Sort indices according to descending order (insertion sort algorithm)
*
* \retval       None
*/ 
{
 8005700:	b480      	push	{r7}
 8005702:	b089      	sub	sp, #36	; 0x24
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
    int32_t i, j, n_temp;
    for (i = 1; i < n_size; i++) {
 800570c:	2301      	movs	r3, #1
 800570e:	61fb      	str	r3, [r7, #28]
 8005710:	e037      	b.n	8005782 <maxim_sort_indices_descend+0x82>
        n_temp = pn_indx[i];
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	4413      	add	r3, r2
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	617b      	str	r3, [r7, #20]
        for (j = i; j > 0 && pn_x[n_temp] > pn_x[pn_indx[j-1]]; j--)
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	61bb      	str	r3, [r7, #24]
 8005722:	e00f      	b.n	8005744 <maxim_sort_indices_descend+0x44>
            pn_indx[j] = pn_indx[j-1];
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800572a:	3b01      	subs	r3, #1
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	441a      	add	r2, r3
 8005732:	69bb      	ldr	r3, [r7, #24]
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	68b9      	ldr	r1, [r7, #8]
 8005738:	440b      	add	r3, r1
 800573a:	6812      	ldr	r2, [r2, #0]
 800573c:	601a      	str	r2, [r3, #0]
        for (j = i; j > 0 && pn_x[n_temp] > pn_x[pn_indx[j-1]]; j--)
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	3b01      	subs	r3, #1
 8005742:	61bb      	str	r3, [r7, #24]
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	2b00      	cmp	r3, #0
 8005748:	dd12      	ble.n	8005770 <maxim_sort_indices_descend+0x70>
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	68fa      	ldr	r2, [r7, #12]
 8005750:	4413      	add	r3, r2
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800575a:	3b01      	subs	r3, #1
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	68b9      	ldr	r1, [r7, #8]
 8005760:	440b      	add	r3, r1
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	68f9      	ldr	r1, [r7, #12]
 8005768:	440b      	add	r3, r1
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	429a      	cmp	r2, r3
 800576e:	dcd9      	bgt.n	8005724 <maxim_sort_indices_descend+0x24>
        pn_indx[j] = n_temp;
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	4413      	add	r3, r2
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	601a      	str	r2, [r3, #0]
    for (i = 1; i < n_size; i++) {
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	3301      	adds	r3, #1
 8005780:	61fb      	str	r3, [r7, #28]
 8005782:	69fa      	ldr	r2, [r7, #28]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	429a      	cmp	r2, r3
 8005788:	dbc3      	blt.n	8005712 <maxim_sort_indices_descend+0x12>
    }
}
 800578a:	bf00      	nop
 800578c:	bf00      	nop
 800578e:	3724      	adds	r7, #36	; 0x24
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <max30102_setup_communication>:
 *
 * @param  setup   user defined setup struct (ptr)
 * @retval       	interface status (MANDATORY: return 0 -> no Error) TODO
 *
 */
void max30102_setup_communication(max30102_t *configs) {
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]

	/* Save pointer to function globally */
	max30102_comm.read = configs->comm.read;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	4a05      	ldr	r2, [pc, #20]	; (80057bc <max30102_setup_communication+0x24>)
 80057a6:	6053      	str	r3, [r2, #4]
	max30102_comm.write = configs->comm.write;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a03      	ldr	r2, [pc, #12]	; (80057bc <max30102_setup_communication+0x24>)
 80057ae:	6013      	str	r3, [r2, #0]

	// TODO: Implement return if successful
}
 80057b0:	bf00      	nop
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr
 80057bc:	20002c54 	.word	0x20002c54

080057c0 <sx1508b_setup_communication>:
 *
 * @param  setup   user defined setup struct (ptr)
 * @retval       	interface status (MANDATORY: return 0 -> no Error) TODO
 *
 */
void sx1508b_setup_communication(sx1508b_t *configs) {
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]

	/* Save pointer to function globally */
	sx1508b_comm.read = configs->comm.read;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	4a05      	ldr	r2, [pc, #20]	; (80057e4 <sx1508b_setup_communication+0x24>)
 80057ce:	6053      	str	r3, [r2, #4]
	sx1508b_comm.write = configs->comm.write;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a03      	ldr	r2, [pc, #12]	; (80057e4 <sx1508b_setup_communication+0x24>)
 80057d6:	6013      	str	r3, [r2, #0]

	// TODO: Implement return if successful
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr
 80057e4:	20002c60 	.word	0x20002c60

080057e8 <sx1508b_read_pin>:
 * reads the value of the specified pin and writes it into the given data buffer
 *
 * @param pinNumber		number of the pin, whose value is read out
 * @param data			buffer where the value of the pin is stored into
 */
void sx1508b_read_pin(uint8_t pinNumber, uint8_t *data) {
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	4603      	mov	r3, r0
 80057f0:	6039      	str	r1, [r7, #0]
 80057f2:	71fb      	strb	r3, [r7, #7]

	// update the register value
	uint8_t currentSettings = 0;
 80057f4:	2300      	movs	r3, #0
 80057f6:	73fb      	strb	r3, [r7, #15]
	sx1508b_comm.read(SX1508B_REG_DATA, &currentSettings, 1);
 80057f8:	4b0c      	ldr	r3, [pc, #48]	; (800582c <sx1508b_read_pin+0x44>)
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	f107 010f 	add.w	r1, r7, #15
 8005800:	2201      	movs	r2, #1
 8005802:	2008      	movs	r0, #8
 8005804:	4798      	blx	r3
	//TODO: doublecheck if this pointer access is correct
	*data = (currentSettings & (0b00000000 ^ (0b1 << pinNumber))) >> pinNumber;
 8005806:	7bfb      	ldrb	r3, [r7, #15]
 8005808:	4619      	mov	r1, r3
 800580a:	79fb      	ldrb	r3, [r7, #7]
 800580c:	2201      	movs	r2, #1
 800580e:	fa02 f303 	lsl.w	r3, r2, r3
 8005812:	ea01 0203 	and.w	r2, r1, r3
 8005816:	79fb      	ldrb	r3, [r7, #7]
 8005818:	fa42 f303 	asr.w	r3, r2, r3
 800581c:	b2da      	uxtb	r2, r3
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	701a      	strb	r2, [r3, #0]
}
 8005822:	bf00      	nop
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20002c60 	.word	0x20002c60

08005830 <__errno>:
 8005830:	4b01      	ldr	r3, [pc, #4]	; (8005838 <__errno+0x8>)
 8005832:	6818      	ldr	r0, [r3, #0]
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	20000010 	.word	0x20000010

0800583c <__libc_init_array>:
 800583c:	b570      	push	{r4, r5, r6, lr}
 800583e:	4d0d      	ldr	r5, [pc, #52]	; (8005874 <__libc_init_array+0x38>)
 8005840:	4c0d      	ldr	r4, [pc, #52]	; (8005878 <__libc_init_array+0x3c>)
 8005842:	1b64      	subs	r4, r4, r5
 8005844:	10a4      	asrs	r4, r4, #2
 8005846:	2600      	movs	r6, #0
 8005848:	42a6      	cmp	r6, r4
 800584a:	d109      	bne.n	8005860 <__libc_init_array+0x24>
 800584c:	4d0b      	ldr	r5, [pc, #44]	; (800587c <__libc_init_array+0x40>)
 800584e:	4c0c      	ldr	r4, [pc, #48]	; (8005880 <__libc_init_array+0x44>)
 8005850:	f000 fc4e 	bl	80060f0 <_init>
 8005854:	1b64      	subs	r4, r4, r5
 8005856:	10a4      	asrs	r4, r4, #2
 8005858:	2600      	movs	r6, #0
 800585a:	42a6      	cmp	r6, r4
 800585c:	d105      	bne.n	800586a <__libc_init_array+0x2e>
 800585e:	bd70      	pop	{r4, r5, r6, pc}
 8005860:	f855 3b04 	ldr.w	r3, [r5], #4
 8005864:	4798      	blx	r3
 8005866:	3601      	adds	r6, #1
 8005868:	e7ee      	b.n	8005848 <__libc_init_array+0xc>
 800586a:	f855 3b04 	ldr.w	r3, [r5], #4
 800586e:	4798      	blx	r3
 8005870:	3601      	adds	r6, #1
 8005872:	e7f2      	b.n	800585a <__libc_init_array+0x1e>
 8005874:	080062b4 	.word	0x080062b4
 8005878:	080062b4 	.word	0x080062b4
 800587c:	080062b4 	.word	0x080062b4
 8005880:	080062b8 	.word	0x080062b8

08005884 <memcpy>:
 8005884:	440a      	add	r2, r1
 8005886:	4291      	cmp	r1, r2
 8005888:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800588c:	d100      	bne.n	8005890 <memcpy+0xc>
 800588e:	4770      	bx	lr
 8005890:	b510      	push	{r4, lr}
 8005892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800589a:	4291      	cmp	r1, r2
 800589c:	d1f9      	bne.n	8005892 <memcpy+0xe>
 800589e:	bd10      	pop	{r4, pc}

080058a0 <memset>:
 80058a0:	4402      	add	r2, r0
 80058a2:	4603      	mov	r3, r0
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d100      	bne.n	80058aa <memset+0xa>
 80058a8:	4770      	bx	lr
 80058aa:	f803 1b01 	strb.w	r1, [r3], #1
 80058ae:	e7f9      	b.n	80058a4 <memset+0x4>

080058b0 <siprintf>:
 80058b0:	b40e      	push	{r1, r2, r3}
 80058b2:	b500      	push	{lr}
 80058b4:	b09c      	sub	sp, #112	; 0x70
 80058b6:	ab1d      	add	r3, sp, #116	; 0x74
 80058b8:	9002      	str	r0, [sp, #8]
 80058ba:	9006      	str	r0, [sp, #24]
 80058bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80058c0:	4809      	ldr	r0, [pc, #36]	; (80058e8 <siprintf+0x38>)
 80058c2:	9107      	str	r1, [sp, #28]
 80058c4:	9104      	str	r1, [sp, #16]
 80058c6:	4909      	ldr	r1, [pc, #36]	; (80058ec <siprintf+0x3c>)
 80058c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80058cc:	9105      	str	r1, [sp, #20]
 80058ce:	6800      	ldr	r0, [r0, #0]
 80058d0:	9301      	str	r3, [sp, #4]
 80058d2:	a902      	add	r1, sp, #8
 80058d4:	f000 f868 	bl	80059a8 <_svfiprintf_r>
 80058d8:	9b02      	ldr	r3, [sp, #8]
 80058da:	2200      	movs	r2, #0
 80058dc:	701a      	strb	r2, [r3, #0]
 80058de:	b01c      	add	sp, #112	; 0x70
 80058e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80058e4:	b003      	add	sp, #12
 80058e6:	4770      	bx	lr
 80058e8:	20000010 	.word	0x20000010
 80058ec:	ffff0208 	.word	0xffff0208

080058f0 <__ssputs_r>:
 80058f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058f4:	688e      	ldr	r6, [r1, #8]
 80058f6:	429e      	cmp	r6, r3
 80058f8:	4682      	mov	sl, r0
 80058fa:	460c      	mov	r4, r1
 80058fc:	4690      	mov	r8, r2
 80058fe:	461f      	mov	r7, r3
 8005900:	d838      	bhi.n	8005974 <__ssputs_r+0x84>
 8005902:	898a      	ldrh	r2, [r1, #12]
 8005904:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005908:	d032      	beq.n	8005970 <__ssputs_r+0x80>
 800590a:	6825      	ldr	r5, [r4, #0]
 800590c:	6909      	ldr	r1, [r1, #16]
 800590e:	eba5 0901 	sub.w	r9, r5, r1
 8005912:	6965      	ldr	r5, [r4, #20]
 8005914:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005918:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800591c:	3301      	adds	r3, #1
 800591e:	444b      	add	r3, r9
 8005920:	106d      	asrs	r5, r5, #1
 8005922:	429d      	cmp	r5, r3
 8005924:	bf38      	it	cc
 8005926:	461d      	movcc	r5, r3
 8005928:	0553      	lsls	r3, r2, #21
 800592a:	d531      	bpl.n	8005990 <__ssputs_r+0xa0>
 800592c:	4629      	mov	r1, r5
 800592e:	f000 fb39 	bl	8005fa4 <_malloc_r>
 8005932:	4606      	mov	r6, r0
 8005934:	b950      	cbnz	r0, 800594c <__ssputs_r+0x5c>
 8005936:	230c      	movs	r3, #12
 8005938:	f8ca 3000 	str.w	r3, [sl]
 800593c:	89a3      	ldrh	r3, [r4, #12]
 800593e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005942:	81a3      	strh	r3, [r4, #12]
 8005944:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800594c:	6921      	ldr	r1, [r4, #16]
 800594e:	464a      	mov	r2, r9
 8005950:	f7ff ff98 	bl	8005884 <memcpy>
 8005954:	89a3      	ldrh	r3, [r4, #12]
 8005956:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800595a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800595e:	81a3      	strh	r3, [r4, #12]
 8005960:	6126      	str	r6, [r4, #16]
 8005962:	6165      	str	r5, [r4, #20]
 8005964:	444e      	add	r6, r9
 8005966:	eba5 0509 	sub.w	r5, r5, r9
 800596a:	6026      	str	r6, [r4, #0]
 800596c:	60a5      	str	r5, [r4, #8]
 800596e:	463e      	mov	r6, r7
 8005970:	42be      	cmp	r6, r7
 8005972:	d900      	bls.n	8005976 <__ssputs_r+0x86>
 8005974:	463e      	mov	r6, r7
 8005976:	4632      	mov	r2, r6
 8005978:	6820      	ldr	r0, [r4, #0]
 800597a:	4641      	mov	r1, r8
 800597c:	f000 faa8 	bl	8005ed0 <memmove>
 8005980:	68a3      	ldr	r3, [r4, #8]
 8005982:	6822      	ldr	r2, [r4, #0]
 8005984:	1b9b      	subs	r3, r3, r6
 8005986:	4432      	add	r2, r6
 8005988:	60a3      	str	r3, [r4, #8]
 800598a:	6022      	str	r2, [r4, #0]
 800598c:	2000      	movs	r0, #0
 800598e:	e7db      	b.n	8005948 <__ssputs_r+0x58>
 8005990:	462a      	mov	r2, r5
 8005992:	f000 fb61 	bl	8006058 <_realloc_r>
 8005996:	4606      	mov	r6, r0
 8005998:	2800      	cmp	r0, #0
 800599a:	d1e1      	bne.n	8005960 <__ssputs_r+0x70>
 800599c:	6921      	ldr	r1, [r4, #16]
 800599e:	4650      	mov	r0, sl
 80059a0:	f000 fab0 	bl	8005f04 <_free_r>
 80059a4:	e7c7      	b.n	8005936 <__ssputs_r+0x46>
	...

080059a8 <_svfiprintf_r>:
 80059a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ac:	4698      	mov	r8, r3
 80059ae:	898b      	ldrh	r3, [r1, #12]
 80059b0:	061b      	lsls	r3, r3, #24
 80059b2:	b09d      	sub	sp, #116	; 0x74
 80059b4:	4607      	mov	r7, r0
 80059b6:	460d      	mov	r5, r1
 80059b8:	4614      	mov	r4, r2
 80059ba:	d50e      	bpl.n	80059da <_svfiprintf_r+0x32>
 80059bc:	690b      	ldr	r3, [r1, #16]
 80059be:	b963      	cbnz	r3, 80059da <_svfiprintf_r+0x32>
 80059c0:	2140      	movs	r1, #64	; 0x40
 80059c2:	f000 faef 	bl	8005fa4 <_malloc_r>
 80059c6:	6028      	str	r0, [r5, #0]
 80059c8:	6128      	str	r0, [r5, #16]
 80059ca:	b920      	cbnz	r0, 80059d6 <_svfiprintf_r+0x2e>
 80059cc:	230c      	movs	r3, #12
 80059ce:	603b      	str	r3, [r7, #0]
 80059d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059d4:	e0d1      	b.n	8005b7a <_svfiprintf_r+0x1d2>
 80059d6:	2340      	movs	r3, #64	; 0x40
 80059d8:	616b      	str	r3, [r5, #20]
 80059da:	2300      	movs	r3, #0
 80059dc:	9309      	str	r3, [sp, #36]	; 0x24
 80059de:	2320      	movs	r3, #32
 80059e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80059e8:	2330      	movs	r3, #48	; 0x30
 80059ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005b94 <_svfiprintf_r+0x1ec>
 80059ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059f2:	f04f 0901 	mov.w	r9, #1
 80059f6:	4623      	mov	r3, r4
 80059f8:	469a      	mov	sl, r3
 80059fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059fe:	b10a      	cbz	r2, 8005a04 <_svfiprintf_r+0x5c>
 8005a00:	2a25      	cmp	r2, #37	; 0x25
 8005a02:	d1f9      	bne.n	80059f8 <_svfiprintf_r+0x50>
 8005a04:	ebba 0b04 	subs.w	fp, sl, r4
 8005a08:	d00b      	beq.n	8005a22 <_svfiprintf_r+0x7a>
 8005a0a:	465b      	mov	r3, fp
 8005a0c:	4622      	mov	r2, r4
 8005a0e:	4629      	mov	r1, r5
 8005a10:	4638      	mov	r0, r7
 8005a12:	f7ff ff6d 	bl	80058f0 <__ssputs_r>
 8005a16:	3001      	adds	r0, #1
 8005a18:	f000 80aa 	beq.w	8005b70 <_svfiprintf_r+0x1c8>
 8005a1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a1e:	445a      	add	r2, fp
 8005a20:	9209      	str	r2, [sp, #36]	; 0x24
 8005a22:	f89a 3000 	ldrb.w	r3, [sl]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	f000 80a2 	beq.w	8005b70 <_svfiprintf_r+0x1c8>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a36:	f10a 0a01 	add.w	sl, sl, #1
 8005a3a:	9304      	str	r3, [sp, #16]
 8005a3c:	9307      	str	r3, [sp, #28]
 8005a3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a42:	931a      	str	r3, [sp, #104]	; 0x68
 8005a44:	4654      	mov	r4, sl
 8005a46:	2205      	movs	r2, #5
 8005a48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a4c:	4851      	ldr	r0, [pc, #324]	; (8005b94 <_svfiprintf_r+0x1ec>)
 8005a4e:	f7fa fbc7 	bl	80001e0 <memchr>
 8005a52:	9a04      	ldr	r2, [sp, #16]
 8005a54:	b9d8      	cbnz	r0, 8005a8e <_svfiprintf_r+0xe6>
 8005a56:	06d0      	lsls	r0, r2, #27
 8005a58:	bf44      	itt	mi
 8005a5a:	2320      	movmi	r3, #32
 8005a5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a60:	0711      	lsls	r1, r2, #28
 8005a62:	bf44      	itt	mi
 8005a64:	232b      	movmi	r3, #43	; 0x2b
 8005a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8005a6e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a70:	d015      	beq.n	8005a9e <_svfiprintf_r+0xf6>
 8005a72:	9a07      	ldr	r2, [sp, #28]
 8005a74:	4654      	mov	r4, sl
 8005a76:	2000      	movs	r0, #0
 8005a78:	f04f 0c0a 	mov.w	ip, #10
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a82:	3b30      	subs	r3, #48	; 0x30
 8005a84:	2b09      	cmp	r3, #9
 8005a86:	d94e      	bls.n	8005b26 <_svfiprintf_r+0x17e>
 8005a88:	b1b0      	cbz	r0, 8005ab8 <_svfiprintf_r+0x110>
 8005a8a:	9207      	str	r2, [sp, #28]
 8005a8c:	e014      	b.n	8005ab8 <_svfiprintf_r+0x110>
 8005a8e:	eba0 0308 	sub.w	r3, r0, r8
 8005a92:	fa09 f303 	lsl.w	r3, r9, r3
 8005a96:	4313      	orrs	r3, r2
 8005a98:	9304      	str	r3, [sp, #16]
 8005a9a:	46a2      	mov	sl, r4
 8005a9c:	e7d2      	b.n	8005a44 <_svfiprintf_r+0x9c>
 8005a9e:	9b03      	ldr	r3, [sp, #12]
 8005aa0:	1d19      	adds	r1, r3, #4
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	9103      	str	r1, [sp, #12]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	bfbb      	ittet	lt
 8005aaa:	425b      	neglt	r3, r3
 8005aac:	f042 0202 	orrlt.w	r2, r2, #2
 8005ab0:	9307      	strge	r3, [sp, #28]
 8005ab2:	9307      	strlt	r3, [sp, #28]
 8005ab4:	bfb8      	it	lt
 8005ab6:	9204      	strlt	r2, [sp, #16]
 8005ab8:	7823      	ldrb	r3, [r4, #0]
 8005aba:	2b2e      	cmp	r3, #46	; 0x2e
 8005abc:	d10c      	bne.n	8005ad8 <_svfiprintf_r+0x130>
 8005abe:	7863      	ldrb	r3, [r4, #1]
 8005ac0:	2b2a      	cmp	r3, #42	; 0x2a
 8005ac2:	d135      	bne.n	8005b30 <_svfiprintf_r+0x188>
 8005ac4:	9b03      	ldr	r3, [sp, #12]
 8005ac6:	1d1a      	adds	r2, r3, #4
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	9203      	str	r2, [sp, #12]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	bfb8      	it	lt
 8005ad0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005ad4:	3402      	adds	r4, #2
 8005ad6:	9305      	str	r3, [sp, #20]
 8005ad8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005ba4 <_svfiprintf_r+0x1fc>
 8005adc:	7821      	ldrb	r1, [r4, #0]
 8005ade:	2203      	movs	r2, #3
 8005ae0:	4650      	mov	r0, sl
 8005ae2:	f7fa fb7d 	bl	80001e0 <memchr>
 8005ae6:	b140      	cbz	r0, 8005afa <_svfiprintf_r+0x152>
 8005ae8:	2340      	movs	r3, #64	; 0x40
 8005aea:	eba0 000a 	sub.w	r0, r0, sl
 8005aee:	fa03 f000 	lsl.w	r0, r3, r0
 8005af2:	9b04      	ldr	r3, [sp, #16]
 8005af4:	4303      	orrs	r3, r0
 8005af6:	3401      	adds	r4, #1
 8005af8:	9304      	str	r3, [sp, #16]
 8005afa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005afe:	4826      	ldr	r0, [pc, #152]	; (8005b98 <_svfiprintf_r+0x1f0>)
 8005b00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b04:	2206      	movs	r2, #6
 8005b06:	f7fa fb6b 	bl	80001e0 <memchr>
 8005b0a:	2800      	cmp	r0, #0
 8005b0c:	d038      	beq.n	8005b80 <_svfiprintf_r+0x1d8>
 8005b0e:	4b23      	ldr	r3, [pc, #140]	; (8005b9c <_svfiprintf_r+0x1f4>)
 8005b10:	bb1b      	cbnz	r3, 8005b5a <_svfiprintf_r+0x1b2>
 8005b12:	9b03      	ldr	r3, [sp, #12]
 8005b14:	3307      	adds	r3, #7
 8005b16:	f023 0307 	bic.w	r3, r3, #7
 8005b1a:	3308      	adds	r3, #8
 8005b1c:	9303      	str	r3, [sp, #12]
 8005b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b20:	4433      	add	r3, r6
 8005b22:	9309      	str	r3, [sp, #36]	; 0x24
 8005b24:	e767      	b.n	80059f6 <_svfiprintf_r+0x4e>
 8005b26:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b2a:	460c      	mov	r4, r1
 8005b2c:	2001      	movs	r0, #1
 8005b2e:	e7a5      	b.n	8005a7c <_svfiprintf_r+0xd4>
 8005b30:	2300      	movs	r3, #0
 8005b32:	3401      	adds	r4, #1
 8005b34:	9305      	str	r3, [sp, #20]
 8005b36:	4619      	mov	r1, r3
 8005b38:	f04f 0c0a 	mov.w	ip, #10
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b42:	3a30      	subs	r2, #48	; 0x30
 8005b44:	2a09      	cmp	r2, #9
 8005b46:	d903      	bls.n	8005b50 <_svfiprintf_r+0x1a8>
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0c5      	beq.n	8005ad8 <_svfiprintf_r+0x130>
 8005b4c:	9105      	str	r1, [sp, #20]
 8005b4e:	e7c3      	b.n	8005ad8 <_svfiprintf_r+0x130>
 8005b50:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b54:	4604      	mov	r4, r0
 8005b56:	2301      	movs	r3, #1
 8005b58:	e7f0      	b.n	8005b3c <_svfiprintf_r+0x194>
 8005b5a:	ab03      	add	r3, sp, #12
 8005b5c:	9300      	str	r3, [sp, #0]
 8005b5e:	462a      	mov	r2, r5
 8005b60:	4b0f      	ldr	r3, [pc, #60]	; (8005ba0 <_svfiprintf_r+0x1f8>)
 8005b62:	a904      	add	r1, sp, #16
 8005b64:	4638      	mov	r0, r7
 8005b66:	f3af 8000 	nop.w
 8005b6a:	1c42      	adds	r2, r0, #1
 8005b6c:	4606      	mov	r6, r0
 8005b6e:	d1d6      	bne.n	8005b1e <_svfiprintf_r+0x176>
 8005b70:	89ab      	ldrh	r3, [r5, #12]
 8005b72:	065b      	lsls	r3, r3, #25
 8005b74:	f53f af2c 	bmi.w	80059d0 <_svfiprintf_r+0x28>
 8005b78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b7a:	b01d      	add	sp, #116	; 0x74
 8005b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b80:	ab03      	add	r3, sp, #12
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	462a      	mov	r2, r5
 8005b86:	4b06      	ldr	r3, [pc, #24]	; (8005ba0 <_svfiprintf_r+0x1f8>)
 8005b88:	a904      	add	r1, sp, #16
 8005b8a:	4638      	mov	r0, r7
 8005b8c:	f000 f87a 	bl	8005c84 <_printf_i>
 8005b90:	e7eb      	b.n	8005b6a <_svfiprintf_r+0x1c2>
 8005b92:	bf00      	nop
 8005b94:	08006278 	.word	0x08006278
 8005b98:	08006282 	.word	0x08006282
 8005b9c:	00000000 	.word	0x00000000
 8005ba0:	080058f1 	.word	0x080058f1
 8005ba4:	0800627e 	.word	0x0800627e

08005ba8 <_printf_common>:
 8005ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bac:	4616      	mov	r6, r2
 8005bae:	4699      	mov	r9, r3
 8005bb0:	688a      	ldr	r2, [r1, #8]
 8005bb2:	690b      	ldr	r3, [r1, #16]
 8005bb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	bfb8      	it	lt
 8005bbc:	4613      	movlt	r3, r2
 8005bbe:	6033      	str	r3, [r6, #0]
 8005bc0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bc4:	4607      	mov	r7, r0
 8005bc6:	460c      	mov	r4, r1
 8005bc8:	b10a      	cbz	r2, 8005bce <_printf_common+0x26>
 8005bca:	3301      	adds	r3, #1
 8005bcc:	6033      	str	r3, [r6, #0]
 8005bce:	6823      	ldr	r3, [r4, #0]
 8005bd0:	0699      	lsls	r1, r3, #26
 8005bd2:	bf42      	ittt	mi
 8005bd4:	6833      	ldrmi	r3, [r6, #0]
 8005bd6:	3302      	addmi	r3, #2
 8005bd8:	6033      	strmi	r3, [r6, #0]
 8005bda:	6825      	ldr	r5, [r4, #0]
 8005bdc:	f015 0506 	ands.w	r5, r5, #6
 8005be0:	d106      	bne.n	8005bf0 <_printf_common+0x48>
 8005be2:	f104 0a19 	add.w	sl, r4, #25
 8005be6:	68e3      	ldr	r3, [r4, #12]
 8005be8:	6832      	ldr	r2, [r6, #0]
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	42ab      	cmp	r3, r5
 8005bee:	dc26      	bgt.n	8005c3e <_printf_common+0x96>
 8005bf0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bf4:	1e13      	subs	r3, r2, #0
 8005bf6:	6822      	ldr	r2, [r4, #0]
 8005bf8:	bf18      	it	ne
 8005bfa:	2301      	movne	r3, #1
 8005bfc:	0692      	lsls	r2, r2, #26
 8005bfe:	d42b      	bmi.n	8005c58 <_printf_common+0xb0>
 8005c00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c04:	4649      	mov	r1, r9
 8005c06:	4638      	mov	r0, r7
 8005c08:	47c0      	blx	r8
 8005c0a:	3001      	adds	r0, #1
 8005c0c:	d01e      	beq.n	8005c4c <_printf_common+0xa4>
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	68e5      	ldr	r5, [r4, #12]
 8005c12:	6832      	ldr	r2, [r6, #0]
 8005c14:	f003 0306 	and.w	r3, r3, #6
 8005c18:	2b04      	cmp	r3, #4
 8005c1a:	bf08      	it	eq
 8005c1c:	1aad      	subeq	r5, r5, r2
 8005c1e:	68a3      	ldr	r3, [r4, #8]
 8005c20:	6922      	ldr	r2, [r4, #16]
 8005c22:	bf0c      	ite	eq
 8005c24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c28:	2500      	movne	r5, #0
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	bfc4      	itt	gt
 8005c2e:	1a9b      	subgt	r3, r3, r2
 8005c30:	18ed      	addgt	r5, r5, r3
 8005c32:	2600      	movs	r6, #0
 8005c34:	341a      	adds	r4, #26
 8005c36:	42b5      	cmp	r5, r6
 8005c38:	d11a      	bne.n	8005c70 <_printf_common+0xc8>
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	e008      	b.n	8005c50 <_printf_common+0xa8>
 8005c3e:	2301      	movs	r3, #1
 8005c40:	4652      	mov	r2, sl
 8005c42:	4649      	mov	r1, r9
 8005c44:	4638      	mov	r0, r7
 8005c46:	47c0      	blx	r8
 8005c48:	3001      	adds	r0, #1
 8005c4a:	d103      	bne.n	8005c54 <_printf_common+0xac>
 8005c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c54:	3501      	adds	r5, #1
 8005c56:	e7c6      	b.n	8005be6 <_printf_common+0x3e>
 8005c58:	18e1      	adds	r1, r4, r3
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	2030      	movs	r0, #48	; 0x30
 8005c5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c62:	4422      	add	r2, r4
 8005c64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c6c:	3302      	adds	r3, #2
 8005c6e:	e7c7      	b.n	8005c00 <_printf_common+0x58>
 8005c70:	2301      	movs	r3, #1
 8005c72:	4622      	mov	r2, r4
 8005c74:	4649      	mov	r1, r9
 8005c76:	4638      	mov	r0, r7
 8005c78:	47c0      	blx	r8
 8005c7a:	3001      	adds	r0, #1
 8005c7c:	d0e6      	beq.n	8005c4c <_printf_common+0xa4>
 8005c7e:	3601      	adds	r6, #1
 8005c80:	e7d9      	b.n	8005c36 <_printf_common+0x8e>
	...

08005c84 <_printf_i>:
 8005c84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c88:	460c      	mov	r4, r1
 8005c8a:	4691      	mov	r9, r2
 8005c8c:	7e27      	ldrb	r7, [r4, #24]
 8005c8e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c90:	2f78      	cmp	r7, #120	; 0x78
 8005c92:	4680      	mov	r8, r0
 8005c94:	469a      	mov	sl, r3
 8005c96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c9a:	d807      	bhi.n	8005cac <_printf_i+0x28>
 8005c9c:	2f62      	cmp	r7, #98	; 0x62
 8005c9e:	d80a      	bhi.n	8005cb6 <_printf_i+0x32>
 8005ca0:	2f00      	cmp	r7, #0
 8005ca2:	f000 80d8 	beq.w	8005e56 <_printf_i+0x1d2>
 8005ca6:	2f58      	cmp	r7, #88	; 0x58
 8005ca8:	f000 80a3 	beq.w	8005df2 <_printf_i+0x16e>
 8005cac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005cb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cb4:	e03a      	b.n	8005d2c <_printf_i+0xa8>
 8005cb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cba:	2b15      	cmp	r3, #21
 8005cbc:	d8f6      	bhi.n	8005cac <_printf_i+0x28>
 8005cbe:	a001      	add	r0, pc, #4	; (adr r0, 8005cc4 <_printf_i+0x40>)
 8005cc0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005cc4:	08005d1d 	.word	0x08005d1d
 8005cc8:	08005d31 	.word	0x08005d31
 8005ccc:	08005cad 	.word	0x08005cad
 8005cd0:	08005cad 	.word	0x08005cad
 8005cd4:	08005cad 	.word	0x08005cad
 8005cd8:	08005cad 	.word	0x08005cad
 8005cdc:	08005d31 	.word	0x08005d31
 8005ce0:	08005cad 	.word	0x08005cad
 8005ce4:	08005cad 	.word	0x08005cad
 8005ce8:	08005cad 	.word	0x08005cad
 8005cec:	08005cad 	.word	0x08005cad
 8005cf0:	08005e3d 	.word	0x08005e3d
 8005cf4:	08005d61 	.word	0x08005d61
 8005cf8:	08005e1f 	.word	0x08005e1f
 8005cfc:	08005cad 	.word	0x08005cad
 8005d00:	08005cad 	.word	0x08005cad
 8005d04:	08005e5f 	.word	0x08005e5f
 8005d08:	08005cad 	.word	0x08005cad
 8005d0c:	08005d61 	.word	0x08005d61
 8005d10:	08005cad 	.word	0x08005cad
 8005d14:	08005cad 	.word	0x08005cad
 8005d18:	08005e27 	.word	0x08005e27
 8005d1c:	680b      	ldr	r3, [r1, #0]
 8005d1e:	1d1a      	adds	r2, r3, #4
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	600a      	str	r2, [r1, #0]
 8005d24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e0a3      	b.n	8005e78 <_printf_i+0x1f4>
 8005d30:	6825      	ldr	r5, [r4, #0]
 8005d32:	6808      	ldr	r0, [r1, #0]
 8005d34:	062e      	lsls	r6, r5, #24
 8005d36:	f100 0304 	add.w	r3, r0, #4
 8005d3a:	d50a      	bpl.n	8005d52 <_printf_i+0xce>
 8005d3c:	6805      	ldr	r5, [r0, #0]
 8005d3e:	600b      	str	r3, [r1, #0]
 8005d40:	2d00      	cmp	r5, #0
 8005d42:	da03      	bge.n	8005d4c <_printf_i+0xc8>
 8005d44:	232d      	movs	r3, #45	; 0x2d
 8005d46:	426d      	negs	r5, r5
 8005d48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d4c:	485e      	ldr	r0, [pc, #376]	; (8005ec8 <_printf_i+0x244>)
 8005d4e:	230a      	movs	r3, #10
 8005d50:	e019      	b.n	8005d86 <_printf_i+0x102>
 8005d52:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005d56:	6805      	ldr	r5, [r0, #0]
 8005d58:	600b      	str	r3, [r1, #0]
 8005d5a:	bf18      	it	ne
 8005d5c:	b22d      	sxthne	r5, r5
 8005d5e:	e7ef      	b.n	8005d40 <_printf_i+0xbc>
 8005d60:	680b      	ldr	r3, [r1, #0]
 8005d62:	6825      	ldr	r5, [r4, #0]
 8005d64:	1d18      	adds	r0, r3, #4
 8005d66:	6008      	str	r0, [r1, #0]
 8005d68:	0628      	lsls	r0, r5, #24
 8005d6a:	d501      	bpl.n	8005d70 <_printf_i+0xec>
 8005d6c:	681d      	ldr	r5, [r3, #0]
 8005d6e:	e002      	b.n	8005d76 <_printf_i+0xf2>
 8005d70:	0669      	lsls	r1, r5, #25
 8005d72:	d5fb      	bpl.n	8005d6c <_printf_i+0xe8>
 8005d74:	881d      	ldrh	r5, [r3, #0]
 8005d76:	4854      	ldr	r0, [pc, #336]	; (8005ec8 <_printf_i+0x244>)
 8005d78:	2f6f      	cmp	r7, #111	; 0x6f
 8005d7a:	bf0c      	ite	eq
 8005d7c:	2308      	moveq	r3, #8
 8005d7e:	230a      	movne	r3, #10
 8005d80:	2100      	movs	r1, #0
 8005d82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d86:	6866      	ldr	r6, [r4, #4]
 8005d88:	60a6      	str	r6, [r4, #8]
 8005d8a:	2e00      	cmp	r6, #0
 8005d8c:	bfa2      	ittt	ge
 8005d8e:	6821      	ldrge	r1, [r4, #0]
 8005d90:	f021 0104 	bicge.w	r1, r1, #4
 8005d94:	6021      	strge	r1, [r4, #0]
 8005d96:	b90d      	cbnz	r5, 8005d9c <_printf_i+0x118>
 8005d98:	2e00      	cmp	r6, #0
 8005d9a:	d04d      	beq.n	8005e38 <_printf_i+0x1b4>
 8005d9c:	4616      	mov	r6, r2
 8005d9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005da2:	fb03 5711 	mls	r7, r3, r1, r5
 8005da6:	5dc7      	ldrb	r7, [r0, r7]
 8005da8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005dac:	462f      	mov	r7, r5
 8005dae:	42bb      	cmp	r3, r7
 8005db0:	460d      	mov	r5, r1
 8005db2:	d9f4      	bls.n	8005d9e <_printf_i+0x11a>
 8005db4:	2b08      	cmp	r3, #8
 8005db6:	d10b      	bne.n	8005dd0 <_printf_i+0x14c>
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	07df      	lsls	r7, r3, #31
 8005dbc:	d508      	bpl.n	8005dd0 <_printf_i+0x14c>
 8005dbe:	6923      	ldr	r3, [r4, #16]
 8005dc0:	6861      	ldr	r1, [r4, #4]
 8005dc2:	4299      	cmp	r1, r3
 8005dc4:	bfde      	ittt	le
 8005dc6:	2330      	movle	r3, #48	; 0x30
 8005dc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dcc:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005dd0:	1b92      	subs	r2, r2, r6
 8005dd2:	6122      	str	r2, [r4, #16]
 8005dd4:	f8cd a000 	str.w	sl, [sp]
 8005dd8:	464b      	mov	r3, r9
 8005dda:	aa03      	add	r2, sp, #12
 8005ddc:	4621      	mov	r1, r4
 8005dde:	4640      	mov	r0, r8
 8005de0:	f7ff fee2 	bl	8005ba8 <_printf_common>
 8005de4:	3001      	adds	r0, #1
 8005de6:	d14c      	bne.n	8005e82 <_printf_i+0x1fe>
 8005de8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005dec:	b004      	add	sp, #16
 8005dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df2:	4835      	ldr	r0, [pc, #212]	; (8005ec8 <_printf_i+0x244>)
 8005df4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	680e      	ldr	r6, [r1, #0]
 8005dfc:	061f      	lsls	r7, r3, #24
 8005dfe:	f856 5b04 	ldr.w	r5, [r6], #4
 8005e02:	600e      	str	r6, [r1, #0]
 8005e04:	d514      	bpl.n	8005e30 <_printf_i+0x1ac>
 8005e06:	07d9      	lsls	r1, r3, #31
 8005e08:	bf44      	itt	mi
 8005e0a:	f043 0320 	orrmi.w	r3, r3, #32
 8005e0e:	6023      	strmi	r3, [r4, #0]
 8005e10:	b91d      	cbnz	r5, 8005e1a <_printf_i+0x196>
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	f023 0320 	bic.w	r3, r3, #32
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	2310      	movs	r3, #16
 8005e1c:	e7b0      	b.n	8005d80 <_printf_i+0xfc>
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	f043 0320 	orr.w	r3, r3, #32
 8005e24:	6023      	str	r3, [r4, #0]
 8005e26:	2378      	movs	r3, #120	; 0x78
 8005e28:	4828      	ldr	r0, [pc, #160]	; (8005ecc <_printf_i+0x248>)
 8005e2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e2e:	e7e3      	b.n	8005df8 <_printf_i+0x174>
 8005e30:	065e      	lsls	r6, r3, #25
 8005e32:	bf48      	it	mi
 8005e34:	b2ad      	uxthmi	r5, r5
 8005e36:	e7e6      	b.n	8005e06 <_printf_i+0x182>
 8005e38:	4616      	mov	r6, r2
 8005e3a:	e7bb      	b.n	8005db4 <_printf_i+0x130>
 8005e3c:	680b      	ldr	r3, [r1, #0]
 8005e3e:	6826      	ldr	r6, [r4, #0]
 8005e40:	6960      	ldr	r0, [r4, #20]
 8005e42:	1d1d      	adds	r5, r3, #4
 8005e44:	600d      	str	r5, [r1, #0]
 8005e46:	0635      	lsls	r5, r6, #24
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	d501      	bpl.n	8005e50 <_printf_i+0x1cc>
 8005e4c:	6018      	str	r0, [r3, #0]
 8005e4e:	e002      	b.n	8005e56 <_printf_i+0x1d2>
 8005e50:	0671      	lsls	r1, r6, #25
 8005e52:	d5fb      	bpl.n	8005e4c <_printf_i+0x1c8>
 8005e54:	8018      	strh	r0, [r3, #0]
 8005e56:	2300      	movs	r3, #0
 8005e58:	6123      	str	r3, [r4, #16]
 8005e5a:	4616      	mov	r6, r2
 8005e5c:	e7ba      	b.n	8005dd4 <_printf_i+0x150>
 8005e5e:	680b      	ldr	r3, [r1, #0]
 8005e60:	1d1a      	adds	r2, r3, #4
 8005e62:	600a      	str	r2, [r1, #0]
 8005e64:	681e      	ldr	r6, [r3, #0]
 8005e66:	6862      	ldr	r2, [r4, #4]
 8005e68:	2100      	movs	r1, #0
 8005e6a:	4630      	mov	r0, r6
 8005e6c:	f7fa f9b8 	bl	80001e0 <memchr>
 8005e70:	b108      	cbz	r0, 8005e76 <_printf_i+0x1f2>
 8005e72:	1b80      	subs	r0, r0, r6
 8005e74:	6060      	str	r0, [r4, #4]
 8005e76:	6863      	ldr	r3, [r4, #4]
 8005e78:	6123      	str	r3, [r4, #16]
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e80:	e7a8      	b.n	8005dd4 <_printf_i+0x150>
 8005e82:	6923      	ldr	r3, [r4, #16]
 8005e84:	4632      	mov	r2, r6
 8005e86:	4649      	mov	r1, r9
 8005e88:	4640      	mov	r0, r8
 8005e8a:	47d0      	blx	sl
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	d0ab      	beq.n	8005de8 <_printf_i+0x164>
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	079b      	lsls	r3, r3, #30
 8005e94:	d413      	bmi.n	8005ebe <_printf_i+0x23a>
 8005e96:	68e0      	ldr	r0, [r4, #12]
 8005e98:	9b03      	ldr	r3, [sp, #12]
 8005e9a:	4298      	cmp	r0, r3
 8005e9c:	bfb8      	it	lt
 8005e9e:	4618      	movlt	r0, r3
 8005ea0:	e7a4      	b.n	8005dec <_printf_i+0x168>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	4632      	mov	r2, r6
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	4640      	mov	r0, r8
 8005eaa:	47d0      	blx	sl
 8005eac:	3001      	adds	r0, #1
 8005eae:	d09b      	beq.n	8005de8 <_printf_i+0x164>
 8005eb0:	3501      	adds	r5, #1
 8005eb2:	68e3      	ldr	r3, [r4, #12]
 8005eb4:	9903      	ldr	r1, [sp, #12]
 8005eb6:	1a5b      	subs	r3, r3, r1
 8005eb8:	42ab      	cmp	r3, r5
 8005eba:	dcf2      	bgt.n	8005ea2 <_printf_i+0x21e>
 8005ebc:	e7eb      	b.n	8005e96 <_printf_i+0x212>
 8005ebe:	2500      	movs	r5, #0
 8005ec0:	f104 0619 	add.w	r6, r4, #25
 8005ec4:	e7f5      	b.n	8005eb2 <_printf_i+0x22e>
 8005ec6:	bf00      	nop
 8005ec8:	08006289 	.word	0x08006289
 8005ecc:	0800629a 	.word	0x0800629a

08005ed0 <memmove>:
 8005ed0:	4288      	cmp	r0, r1
 8005ed2:	b510      	push	{r4, lr}
 8005ed4:	eb01 0402 	add.w	r4, r1, r2
 8005ed8:	d902      	bls.n	8005ee0 <memmove+0x10>
 8005eda:	4284      	cmp	r4, r0
 8005edc:	4623      	mov	r3, r4
 8005ede:	d807      	bhi.n	8005ef0 <memmove+0x20>
 8005ee0:	1e43      	subs	r3, r0, #1
 8005ee2:	42a1      	cmp	r1, r4
 8005ee4:	d008      	beq.n	8005ef8 <memmove+0x28>
 8005ee6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005eea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005eee:	e7f8      	b.n	8005ee2 <memmove+0x12>
 8005ef0:	4402      	add	r2, r0
 8005ef2:	4601      	mov	r1, r0
 8005ef4:	428a      	cmp	r2, r1
 8005ef6:	d100      	bne.n	8005efa <memmove+0x2a>
 8005ef8:	bd10      	pop	{r4, pc}
 8005efa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005efe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f02:	e7f7      	b.n	8005ef4 <memmove+0x24>

08005f04 <_free_r>:
 8005f04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f06:	2900      	cmp	r1, #0
 8005f08:	d048      	beq.n	8005f9c <_free_r+0x98>
 8005f0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f0e:	9001      	str	r0, [sp, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f1a1 0404 	sub.w	r4, r1, #4
 8005f16:	bfb8      	it	lt
 8005f18:	18e4      	addlt	r4, r4, r3
 8005f1a:	f000 f8d3 	bl	80060c4 <__malloc_lock>
 8005f1e:	4a20      	ldr	r2, [pc, #128]	; (8005fa0 <_free_r+0x9c>)
 8005f20:	9801      	ldr	r0, [sp, #4]
 8005f22:	6813      	ldr	r3, [r2, #0]
 8005f24:	4615      	mov	r5, r2
 8005f26:	b933      	cbnz	r3, 8005f36 <_free_r+0x32>
 8005f28:	6063      	str	r3, [r4, #4]
 8005f2a:	6014      	str	r4, [r2, #0]
 8005f2c:	b003      	add	sp, #12
 8005f2e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f32:	f000 b8cd 	b.w	80060d0 <__malloc_unlock>
 8005f36:	42a3      	cmp	r3, r4
 8005f38:	d90b      	bls.n	8005f52 <_free_r+0x4e>
 8005f3a:	6821      	ldr	r1, [r4, #0]
 8005f3c:	1862      	adds	r2, r4, r1
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	bf04      	itt	eq
 8005f42:	681a      	ldreq	r2, [r3, #0]
 8005f44:	685b      	ldreq	r3, [r3, #4]
 8005f46:	6063      	str	r3, [r4, #4]
 8005f48:	bf04      	itt	eq
 8005f4a:	1852      	addeq	r2, r2, r1
 8005f4c:	6022      	streq	r2, [r4, #0]
 8005f4e:	602c      	str	r4, [r5, #0]
 8005f50:	e7ec      	b.n	8005f2c <_free_r+0x28>
 8005f52:	461a      	mov	r2, r3
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	b10b      	cbz	r3, 8005f5c <_free_r+0x58>
 8005f58:	42a3      	cmp	r3, r4
 8005f5a:	d9fa      	bls.n	8005f52 <_free_r+0x4e>
 8005f5c:	6811      	ldr	r1, [r2, #0]
 8005f5e:	1855      	adds	r5, r2, r1
 8005f60:	42a5      	cmp	r5, r4
 8005f62:	d10b      	bne.n	8005f7c <_free_r+0x78>
 8005f64:	6824      	ldr	r4, [r4, #0]
 8005f66:	4421      	add	r1, r4
 8005f68:	1854      	adds	r4, r2, r1
 8005f6a:	42a3      	cmp	r3, r4
 8005f6c:	6011      	str	r1, [r2, #0]
 8005f6e:	d1dd      	bne.n	8005f2c <_free_r+0x28>
 8005f70:	681c      	ldr	r4, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	6053      	str	r3, [r2, #4]
 8005f76:	4421      	add	r1, r4
 8005f78:	6011      	str	r1, [r2, #0]
 8005f7a:	e7d7      	b.n	8005f2c <_free_r+0x28>
 8005f7c:	d902      	bls.n	8005f84 <_free_r+0x80>
 8005f7e:	230c      	movs	r3, #12
 8005f80:	6003      	str	r3, [r0, #0]
 8005f82:	e7d3      	b.n	8005f2c <_free_r+0x28>
 8005f84:	6825      	ldr	r5, [r4, #0]
 8005f86:	1961      	adds	r1, r4, r5
 8005f88:	428b      	cmp	r3, r1
 8005f8a:	bf04      	itt	eq
 8005f8c:	6819      	ldreq	r1, [r3, #0]
 8005f8e:	685b      	ldreq	r3, [r3, #4]
 8005f90:	6063      	str	r3, [r4, #4]
 8005f92:	bf04      	itt	eq
 8005f94:	1949      	addeq	r1, r1, r5
 8005f96:	6021      	streq	r1, [r4, #0]
 8005f98:	6054      	str	r4, [r2, #4]
 8005f9a:	e7c7      	b.n	8005f2c <_free_r+0x28>
 8005f9c:	b003      	add	sp, #12
 8005f9e:	bd30      	pop	{r4, r5, pc}
 8005fa0:	200017f4 	.word	0x200017f4

08005fa4 <_malloc_r>:
 8005fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa6:	1ccd      	adds	r5, r1, #3
 8005fa8:	f025 0503 	bic.w	r5, r5, #3
 8005fac:	3508      	adds	r5, #8
 8005fae:	2d0c      	cmp	r5, #12
 8005fb0:	bf38      	it	cc
 8005fb2:	250c      	movcc	r5, #12
 8005fb4:	2d00      	cmp	r5, #0
 8005fb6:	4606      	mov	r6, r0
 8005fb8:	db01      	blt.n	8005fbe <_malloc_r+0x1a>
 8005fba:	42a9      	cmp	r1, r5
 8005fbc:	d903      	bls.n	8005fc6 <_malloc_r+0x22>
 8005fbe:	230c      	movs	r3, #12
 8005fc0:	6033      	str	r3, [r6, #0]
 8005fc2:	2000      	movs	r0, #0
 8005fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fc6:	f000 f87d 	bl	80060c4 <__malloc_lock>
 8005fca:	4921      	ldr	r1, [pc, #132]	; (8006050 <_malloc_r+0xac>)
 8005fcc:	680a      	ldr	r2, [r1, #0]
 8005fce:	4614      	mov	r4, r2
 8005fd0:	b99c      	cbnz	r4, 8005ffa <_malloc_r+0x56>
 8005fd2:	4f20      	ldr	r7, [pc, #128]	; (8006054 <_malloc_r+0xb0>)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	b923      	cbnz	r3, 8005fe2 <_malloc_r+0x3e>
 8005fd8:	4621      	mov	r1, r4
 8005fda:	4630      	mov	r0, r6
 8005fdc:	f000 f862 	bl	80060a4 <_sbrk_r>
 8005fe0:	6038      	str	r0, [r7, #0]
 8005fe2:	4629      	mov	r1, r5
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	f000 f85d 	bl	80060a4 <_sbrk_r>
 8005fea:	1c43      	adds	r3, r0, #1
 8005fec:	d123      	bne.n	8006036 <_malloc_r+0x92>
 8005fee:	230c      	movs	r3, #12
 8005ff0:	6033      	str	r3, [r6, #0]
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	f000 f86c 	bl	80060d0 <__malloc_unlock>
 8005ff8:	e7e3      	b.n	8005fc2 <_malloc_r+0x1e>
 8005ffa:	6823      	ldr	r3, [r4, #0]
 8005ffc:	1b5b      	subs	r3, r3, r5
 8005ffe:	d417      	bmi.n	8006030 <_malloc_r+0x8c>
 8006000:	2b0b      	cmp	r3, #11
 8006002:	d903      	bls.n	800600c <_malloc_r+0x68>
 8006004:	6023      	str	r3, [r4, #0]
 8006006:	441c      	add	r4, r3
 8006008:	6025      	str	r5, [r4, #0]
 800600a:	e004      	b.n	8006016 <_malloc_r+0x72>
 800600c:	6863      	ldr	r3, [r4, #4]
 800600e:	42a2      	cmp	r2, r4
 8006010:	bf0c      	ite	eq
 8006012:	600b      	streq	r3, [r1, #0]
 8006014:	6053      	strne	r3, [r2, #4]
 8006016:	4630      	mov	r0, r6
 8006018:	f000 f85a 	bl	80060d0 <__malloc_unlock>
 800601c:	f104 000b 	add.w	r0, r4, #11
 8006020:	1d23      	adds	r3, r4, #4
 8006022:	f020 0007 	bic.w	r0, r0, #7
 8006026:	1ac2      	subs	r2, r0, r3
 8006028:	d0cc      	beq.n	8005fc4 <_malloc_r+0x20>
 800602a:	1a1b      	subs	r3, r3, r0
 800602c:	50a3      	str	r3, [r4, r2]
 800602e:	e7c9      	b.n	8005fc4 <_malloc_r+0x20>
 8006030:	4622      	mov	r2, r4
 8006032:	6864      	ldr	r4, [r4, #4]
 8006034:	e7cc      	b.n	8005fd0 <_malloc_r+0x2c>
 8006036:	1cc4      	adds	r4, r0, #3
 8006038:	f024 0403 	bic.w	r4, r4, #3
 800603c:	42a0      	cmp	r0, r4
 800603e:	d0e3      	beq.n	8006008 <_malloc_r+0x64>
 8006040:	1a21      	subs	r1, r4, r0
 8006042:	4630      	mov	r0, r6
 8006044:	f000 f82e 	bl	80060a4 <_sbrk_r>
 8006048:	3001      	adds	r0, #1
 800604a:	d1dd      	bne.n	8006008 <_malloc_r+0x64>
 800604c:	e7cf      	b.n	8005fee <_malloc_r+0x4a>
 800604e:	bf00      	nop
 8006050:	200017f4 	.word	0x200017f4
 8006054:	200017f8 	.word	0x200017f8

08006058 <_realloc_r>:
 8006058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800605a:	4607      	mov	r7, r0
 800605c:	4614      	mov	r4, r2
 800605e:	460e      	mov	r6, r1
 8006060:	b921      	cbnz	r1, 800606c <_realloc_r+0x14>
 8006062:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006066:	4611      	mov	r1, r2
 8006068:	f7ff bf9c 	b.w	8005fa4 <_malloc_r>
 800606c:	b922      	cbnz	r2, 8006078 <_realloc_r+0x20>
 800606e:	f7ff ff49 	bl	8005f04 <_free_r>
 8006072:	4625      	mov	r5, r4
 8006074:	4628      	mov	r0, r5
 8006076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006078:	f000 f830 	bl	80060dc <_malloc_usable_size_r>
 800607c:	42a0      	cmp	r0, r4
 800607e:	d20f      	bcs.n	80060a0 <_realloc_r+0x48>
 8006080:	4621      	mov	r1, r4
 8006082:	4638      	mov	r0, r7
 8006084:	f7ff ff8e 	bl	8005fa4 <_malloc_r>
 8006088:	4605      	mov	r5, r0
 800608a:	2800      	cmp	r0, #0
 800608c:	d0f2      	beq.n	8006074 <_realloc_r+0x1c>
 800608e:	4631      	mov	r1, r6
 8006090:	4622      	mov	r2, r4
 8006092:	f7ff fbf7 	bl	8005884 <memcpy>
 8006096:	4631      	mov	r1, r6
 8006098:	4638      	mov	r0, r7
 800609a:	f7ff ff33 	bl	8005f04 <_free_r>
 800609e:	e7e9      	b.n	8006074 <_realloc_r+0x1c>
 80060a0:	4635      	mov	r5, r6
 80060a2:	e7e7      	b.n	8006074 <_realloc_r+0x1c>

080060a4 <_sbrk_r>:
 80060a4:	b538      	push	{r3, r4, r5, lr}
 80060a6:	4d06      	ldr	r5, [pc, #24]	; (80060c0 <_sbrk_r+0x1c>)
 80060a8:	2300      	movs	r3, #0
 80060aa:	4604      	mov	r4, r0
 80060ac:	4608      	mov	r0, r1
 80060ae:	602b      	str	r3, [r5, #0]
 80060b0:	f7fa ff08 	bl	8000ec4 <_sbrk>
 80060b4:	1c43      	adds	r3, r0, #1
 80060b6:	d102      	bne.n	80060be <_sbrk_r+0x1a>
 80060b8:	682b      	ldr	r3, [r5, #0]
 80060ba:	b103      	cbz	r3, 80060be <_sbrk_r+0x1a>
 80060bc:	6023      	str	r3, [r4, #0]
 80060be:	bd38      	pop	{r3, r4, r5, pc}
 80060c0:	20002c68 	.word	0x20002c68

080060c4 <__malloc_lock>:
 80060c4:	4801      	ldr	r0, [pc, #4]	; (80060cc <__malloc_lock+0x8>)
 80060c6:	f000 b811 	b.w	80060ec <__retarget_lock_acquire_recursive>
 80060ca:	bf00      	nop
 80060cc:	20002c70 	.word	0x20002c70

080060d0 <__malloc_unlock>:
 80060d0:	4801      	ldr	r0, [pc, #4]	; (80060d8 <__malloc_unlock+0x8>)
 80060d2:	f000 b80c 	b.w	80060ee <__retarget_lock_release_recursive>
 80060d6:	bf00      	nop
 80060d8:	20002c70 	.word	0x20002c70

080060dc <_malloc_usable_size_r>:
 80060dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060e0:	1f18      	subs	r0, r3, #4
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	bfbc      	itt	lt
 80060e6:	580b      	ldrlt	r3, [r1, r0]
 80060e8:	18c0      	addlt	r0, r0, r3
 80060ea:	4770      	bx	lr

080060ec <__retarget_lock_acquire_recursive>:
 80060ec:	4770      	bx	lr

080060ee <__retarget_lock_release_recursive>:
 80060ee:	4770      	bx	lr

080060f0 <_init>:
 80060f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f2:	bf00      	nop
 80060f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060f6:	bc08      	pop	{r3}
 80060f8:	469e      	mov	lr, r3
 80060fa:	4770      	bx	lr

080060fc <_fini>:
 80060fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fe:	bf00      	nop
 8006100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006102:	bc08      	pop	{r3}
 8006104:	469e      	mov	lr, r3
 8006106:	4770      	bx	lr
