# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 17:14:34 on Feb 10,2023
# Loading work.tb
# Loading work.slowclk
# Loading work.slowrst
# Loading sv_std.std
# Loading work.top_level_lab2_part2
# Loading work.ct_mod_N
# Loading work.regce
# Loading work.lcd_int
# Loading work.alarm
# Loading work.encoder
# Loading work.keyboard_interface
# Loading work.ps2_data_out
# Loading work.ps2_command_in
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Note: $finish    : ../tb/tb.v(83)
#    Time: 65815 us  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 17:14:49 on Feb 10,2023, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
