Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  1 15:49:45 2019
| Host         : MB241LABVIEW running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
| Design       : top_level_wrapper
| Device       : xczu29dr-ffvf1760-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 7          |
| TIMING-7  | Critical Warning | No common node between related clocks          | 7          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 19         |
| TIMING-9  | Warning          | Unknown CDC Logic                              | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer               | 1          |
| TIMING-18 | Warning          | Missing input or output delay                  | 2          |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks RFDAC0_CLK and RFADC0_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC0_CLK] -to [get_clocks RFADC0_CLK]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks RFDAC0_CLK and RFDAC1_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC0_CLK] -to [get_clocks RFDAC1_CLK]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks RFDAC0_CLK and RFDAC2_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC0_CLK] -to [get_clocks RFDAC2_CLK]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks RFDAC0_CLK and RFDAC3_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC0_CLK] -to [get_clocks RFDAC3_CLK]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks RFDAC1_CLK and RFDAC0_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC1_CLK] -to [get_clocks RFDAC0_CLK]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks RFDAC2_CLK and RFDAC0_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC2_CLK] -to [get_clocks RFDAC0_CLK]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks RFDAC3_CLK and RFDAC0_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC3_CLK] -to [get_clocks RFDAC0_CLK]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks RFDAC0_CLK and RFADC0_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC0_CLK] -to [get_clocks RFADC0_CLK]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks RFDAC0_CLK and RFDAC1_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC0_CLK] -to [get_clocks RFDAC1_CLK]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks RFDAC0_CLK and RFDAC2_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC0_CLK] -to [get_clocks RFDAC2_CLK]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks RFDAC0_CLK and RFDAC3_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC0_CLK] -to [get_clocks RFDAC3_CLK]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks RFDAC1_CLK and RFDAC0_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC1_CLK] -to [get_clocks RFDAC0_CLK]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks RFDAC2_CLK and RFDAC0_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC2_CLK] -to [get_clocks RFDAC0_CLK]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks RFDAC3_CLK and RFDAC0_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks RFDAC3_CLK] -to [get_clocks RFDAC0_CLK]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ext_trigger_0_0 relative to clock(s) RFDAC0_CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) RFADC0_CLK, RFDAC0_CLK, RFDAC1_CLK, RFDAC2_CLK, RFDAC3_CLK
Related violations: <none>


