#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Oct  2 18:34:16 2018
# Process ID: 6012
# Current directory: /home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.runs/impl_10
# Command line: vivado -log base_zynq_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_zynq_design_wrapper.tcl -notrace
# Log file: /home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.runs/impl_10/base_zynq_design_wrapper.vdi
# Journal file: /home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.runs/impl_10/vivado.jou
#-----------------------------------------------------------
source base_zynq_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/ip_repo/ulp_soc_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/ip_repo/ulpsoc_wrap_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/ip_repo/ulpsoc_wrap_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/ip_repo/ulpsoc_wrap_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7060 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0_board.xdc] for cell 'base_zynq_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0_board.xdc] for cell 'base_zynq_design_i/clk_wiz_1/inst'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.xdc] for cell 'base_zynq_design_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 2730.922 ; gain = 774.449 ; free physical = 4536 ; free virtual = 175307
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.xdc] for cell 'base_zynq_design_i/clk_wiz_1/inst'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/constrs_1/new/ioconstraint.xdc]
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/constrs_1/new/ioconstraint.xdc]
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_dwidth_converter_0_0/base_zynq_design_axi_dwidth_converter_0_0_clocks.xdc] for cell 'base_zynq_design_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_dwidth_converter_0_0/base_zynq_design_axi_dwidth_converter_0_0_clocks.xdc] for cell 'base_zynq_design_i/axi_dwidth_converter_0/inst'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_ds_0/base_zynq_design_auto_ds_0_clocks.xdc] for cell 'base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_ds_0/base_zynq_design_auto_ds_0_clocks.xdc] for cell 'base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_us_0/base_zynq_design_auto_us_0_clocks.xdc] for cell 'base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_us_0/base_zynq_design_auto_us_0_clocks.xdc] for cell 'base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 38 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

link_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:53 . Memory (MB): peak = 2730.934 ; gain = 1603.617 ; free physical = 5098 ; free virtual = 175523
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -275 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2802.961 ; gain = 64.035 ; free physical = 5061 ; free virtual = 175486
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 417 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1086d4350

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2802.961 ; gain = 0.000 ; free physical = 5031 ; free virtual = 175456
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 4998 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 136b15879

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2802.961 ; gain = 0.000 ; free physical = 5025 ; free virtual = 175450
INFO: [Opt 31-389] Phase Constant propagation created 628 cells and removed 3200 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1525126a8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:55 . Memory (MB): peak = 2802.961 ; gain = 0.000 ; free physical = 5021 ; free virtual = 175446
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1021 cells

Phase 4 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/weights_i/MemContent_int_reg[6][0]_0_BUFG_inst, Net: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/weights_i/MemContent_int_reg[6][0]_0
INFO: [Opt 31-274] Optimized connectivity to 3 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 16599fd4d

Time (s): cpu = 00:01:21 ; elapsed = 00:01:10 . Memory (MB): peak = 2802.961 ; gain = 0.000 ; free physical = 4993 ; free virtual = 175418
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 3 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16599fd4d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 2802.961 ; gain = 0.000 ; free physical = 4993 ; free virtual = 175418
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2802.961 ; gain = 0.000 ; free physical = 4994 ; free virtual = 175419
Ending Logic Optimization Task | Checksum: 16599fd4d

Time (s): cpu = 00:01:24 ; elapsed = 00:01:13 . Memory (MB): peak = 2802.961 ; gain = 0.000 ; free physical = 4994 ; free virtual = 175419

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 128 BRAM(s) out of a total of 408 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 128 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 128 Total Ports: 816
Ending PowerOpt Patch Enables Task | Checksum: 151070093

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3986.527 ; gain = 0.000 ; free physical = 4679 ; free virtual = 175165
Ending Power Optimization Task | Checksum: 151070093

Time (s): cpu = 00:02:58 ; elapsed = 00:01:33 . Memory (MB): peak = 3986.527 ; gain = 1183.566 ; free physical = 4812 ; free virtual = 175299
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:13 ; elapsed = 00:03:55 . Memory (MB): peak = 3986.527 ; gain = 1255.594 ; free physical = 4812 ; free virtual = 175299
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3986.527 ; gain = 0.000 ; free physical = 4809 ; free virtual = 175298
INFO: [Common 17-1381] The checkpoint '/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.runs/impl_10/base_zynq_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3986.527 ; gain = 0.000 ; free physical = 4758 ; free virtual = 175286
Command: report_drc -file base_zynq_design_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.runs/impl_10/base_zynq_design_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4010.547 ; gain = 24.020 ; free physical = 4758 ; free virtual = 175286
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive AltSpreadLogic_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -275 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[0].sop_i/NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[0].SoP[1].sop_i/NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Common 17-14] Message 'DRC REQP-1724' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/buffer_reg[1][28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/elements_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/elements_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/pointer_out_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/req_channel_i/CS_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/ar_buffer_i/buffer_i/buffer_reg[0][29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/ar_buffer_i/buffer_i/buffer_reg[1][29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/ar_buffer_i/buffer_i/pointer_out_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/buffer_reg[0][29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/buffer_reg[1][29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/elements_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/elements_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/pointer_out_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/req_channel_i/CS_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_zynq_design_i/nuraghe_soc_0/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (base_zynq_design_i/nuraghe_soc_0/inst/axi2per_datamem_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 885 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'AltSpreadLogic_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4010.547 ; gain = 0.000 ; free physical = 4759 ; free virtual = 175288
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 97eaf973

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.60 . Memory (MB): peak = 4010.547 ; gain = 0.000 ; free physical = 4758 ; free virtual = 175287
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4010.547 ; gain = 0.000 ; free physical = 4778 ; free virtual = 175307

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10229d4c6

Time (s): cpu = 00:01:24 ; elapsed = 00:00:43 . Memory (MB): peak = 4010.547 ; gain = 0.000 ; free physical = 4579 ; free virtual = 175108

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e240772f

Time (s): cpu = 00:03:03 ; elapsed = 00:01:27 . Memory (MB): peak = 4010.547 ; gain = 0.000 ; free physical = 4700 ; free virtual = 175229

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e240772f

Time (s): cpu = 00:03:03 ; elapsed = 00:01:28 . Memory (MB): peak = 4010.547 ; gain = 0.000 ; free physical = 4697 ; free virtual = 175226
Phase 1 Placer Initialization | Checksum: e240772f

Time (s): cpu = 00:03:04 ; elapsed = 00:01:28 . Memory (MB): peak = 4010.547 ; gain = 0.000 ; free physical = 4696 ; free virtual = 175225

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14884be82

Time (s): cpu = 00:10:20 ; elapsed = 00:05:13 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 4582 ; free virtual = 175111

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14884be82

Time (s): cpu = 00:10:23 ; elapsed = 00:05:16 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 4581 ; free virtual = 175110

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c9ac86ab

Time (s): cpu = 00:12:23 ; elapsed = 00:05:57 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 4557 ; free virtual = 174824

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: acaffb1f

Time (s): cpu = 00:12:28 ; elapsed = 00:06:02 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 4551 ; free virtual = 174818

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9b8516be

Time (s): cpu = 00:12:28 ; elapsed = 00:06:02 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 4493 ; free virtual = 174760

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 138cb7d83

Time (s): cpu = 00:13:13 ; elapsed = 00:06:17 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 4391 ; free virtual = 174658

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: fb1a856b

Time (s): cpu = 00:13:32 ; elapsed = 00:06:36 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 4402 ; free virtual = 174669

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: de41745b

Time (s): cpu = 00:14:25 ; elapsed = 00:07:27 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 3714 ; free virtual = 173993

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10bf16bd3

Time (s): cpu = 00:14:34 ; elapsed = 00:07:35 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 3724 ; free virtual = 174003

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13e24f644

Time (s): cpu = 00:14:35 ; elapsed = 00:07:37 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 3724 ; free virtual = 174003

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 15f1ad459

Time (s): cpu = 00:15:47 ; elapsed = 00:08:01 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 3503 ; free virtual = 173782
Phase 3 Detail Placement | Checksum: 15f1ad459

Time (s): cpu = 00:15:49 ; elapsed = 00:08:02 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 3484 ; free virtual = 173763

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1be8cbc01

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/sop_ready_y_out[3]_3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/weights_i/MemContent_int[5][1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/weights_i/MemContent_int[4][1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/weights_i/MemContent_int[3][1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/weights_i/MemContent_int[2][1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/weights_i/MemContent_int[1][1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/weights_i/MemContent_int[0][1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 7 candidate nets, 0 success, 7 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1be8cbc01

Time (s): cpu = 00:17:59 ; elapsed = 00:08:39 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 2430 ; free virtual = 172759
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.417. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14bc69be7

Time (s): cpu = 00:22:08 ; elapsed = 00:12:53 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 561 ; free virtual = 169777
Phase 4.1 Post Commit Optimization | Checksum: 14bc69be7

Time (s): cpu = 00:22:10 ; elapsed = 00:12:55 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 641 ; free virtual = 169852

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14bc69be7

Time (s): cpu = 00:22:14 ; elapsed = 00:12:59 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 638 ; free virtual = 169843

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14bc69be7

Time (s): cpu = 00:22:16 ; elapsed = 00:13:01 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 646 ; free virtual = 169849

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: daed581a

Time (s): cpu = 00:22:18 ; elapsed = 00:13:03 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 630 ; free virtual = 169830
Phase 4 Post Placement Optimization and Clean-Up | Checksum: daed581a

Time (s): cpu = 00:22:19 ; elapsed = 00:13:04 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 595 ; free virtual = 169788
Ending Placer Task | Checksum: a439689c

Time (s): cpu = 00:22:19 ; elapsed = 00:13:04 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 787 ; free virtual = 169981
67 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:22:43 ; elapsed = 00:13:41 . Memory (MB): peak = 4066.566 ; gain = 56.020 ; free physical = 788 ; free virtual = 169981
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 4066.566 ; gain = 0.000 ; free physical = 527 ; free virtual = 169935
INFO: [Common 17-1381] The checkpoint '/home/gderiu/marco/neuraghe_zc706_8_16_runtime_dma2d_lenhack/pulp_on_zynq/pulp_on_zynq.runs/impl_10/base_zynq_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 4066.566 ; gain = 0.000 ; free physical = 626 ; free virtual = 169846
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4066.566 ; gain = 0.000 ; free physical = 605 ; free virtual = 169825
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4066.566 ; gain = 0.000 ; free physical = 592 ; free virtual = 169835
report_control_sets: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4066.566 ; gain = 0.000 ; free physical = 616 ; free virtual = 169837
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -275 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4066.566 ; gain = 0.000 ; free physical = 500 ; free virtual = 169721

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1e723f9a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 4066.566 ; gain = 0.000 ; free physical = 433 ; free virtual = 169624
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-91.780 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_733. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_697. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_34. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_483. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_476. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/LINEBUFFER[3].linebuffer_i/p_reg_reg_18. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_558. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/LINEBUFFER[0].linebuffer_i/i___12_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_512. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][6]. Replicated 1 times.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/dmac_wei_wrap_i/mchan_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_tcdm_cmd_nb_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_41 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_14. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_779. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_sink_i/fifo_ff_gen.fifo_registers_reg[0][50]_2. Replicated 4 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_255. Replicated 4 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/LINEBUFFER[2].linebuffer_i/p_reg_reg_18. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_70. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][8]. Replicated 1 times.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/dmac_wei_wrap_i/mchan_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_tcdm_cmd_nb_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/dmac_wei_wrap_i/mchan_per_i/ctrl_unit_i/tx_trans_queue_i/s_tx_queue_cmd_nb[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/dmac_wei_wrap_i/mchan_per_i/ctrl_unit_i/tx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/LINEBUFFER[1].linebuffer_i/p_reg_reg_70[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/word_counter_reg[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_550[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/dmac_wei_wrap_i/mchan_per_i/ctrl_unit_i/tx_trans_queue_i/Pop_Pointer_CS_reg[0]_rep_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net base_zynq_design_i/nuraghe_soc_0/inst/dmac_wei_wrap_i/mchan_per_i/ctrl_unit_i/rx_trans_queue_i/Pop_Pointer_CS_reg[0]_rep__0_n_0. Net driver base_zynq_design_i/nuraghe_soc_0/inst/dmac_wei_wrap_i/mchan_per_i/ctrl_unit_i/rx_trans_queue_i/Pop_Pointer_CS_reg[0]_rep__0 was replaced.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_reg_reg_704 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/engine_params_pipe_reg[stream_config][8][feat_length_n_0_][10]. Replicated 1 times.
INFO: [Physopt 32-572] Net base_zynq_design_i/nuraghe_soc_0/inst/hwce_wrap_i/hwce_top_i/engine_i/LINEBUFFER[3].linebuffer_i/p_reg_reg_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
