

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_alpha_1'
================================================================
* Date:           Tue Mar  4 14:23:35 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.148 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 2 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_95_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_95_val"   --->   Operation 5 'read' 'data_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_94_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_94_val"   --->   Operation 6 'read' 'data_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_93_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_93_val"   --->   Operation 7 'read' 'data_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_92_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_92_val"   --->   Operation 8 'read' 'data_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_91_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_91_val"   --->   Operation 9 'read' 'data_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_90_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_90_val"   --->   Operation 10 'read' 'data_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_89_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_89_val"   --->   Operation 11 'read' 'data_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_88_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_88_val"   --->   Operation 12 'read' 'data_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_87_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_87_val"   --->   Operation 13 'read' 'data_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_86_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_86_val"   --->   Operation 14 'read' 'data_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_85_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_85_val"   --->   Operation 15 'read' 'data_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_84_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_84_val"   --->   Operation 16 'read' 'data_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_83_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_83_val"   --->   Operation 17 'read' 'data_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_82_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_82_val"   --->   Operation 18 'read' 'data_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_81_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_81_val"   --->   Operation 19 'read' 'data_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_80_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_80_val"   --->   Operation 20 'read' 'data_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_79_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_79_val"   --->   Operation 21 'read' 'data_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_78_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_78_val"   --->   Operation 22 'read' 'data_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_77_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_77_val"   --->   Operation 23 'read' 'data_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_76_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_76_val"   --->   Operation 24 'read' 'data_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_75_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_75_val"   --->   Operation 25 'read' 'data_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_74_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_74_val"   --->   Operation 26 'read' 'data_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_73_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_73_val"   --->   Operation 27 'read' 'data_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_72_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_72_val"   --->   Operation 28 'read' 'data_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_71_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_71_val"   --->   Operation 29 'read' 'data_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_70_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_70_val"   --->   Operation 30 'read' 'data_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_69_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_69_val"   --->   Operation 31 'read' 'data_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_68_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_68_val"   --->   Operation 32 'read' 'data_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_67_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_67_val"   --->   Operation 33 'read' 'data_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_66_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_66_val"   --->   Operation 34 'read' 'data_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_65_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_65_val"   --->   Operation 35 'read' 'data_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_64_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_64_val"   --->   Operation 36 'read' 'data_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_63_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_63_val"   --->   Operation 37 'read' 'data_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_62_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_62_val"   --->   Operation 38 'read' 'data_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_61_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_61_val"   --->   Operation 39 'read' 'data_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_60_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_60_val"   --->   Operation 40 'read' 'data_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_59_val"   --->   Operation 41 'read' 'data_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_58_val"   --->   Operation 42 'read' 'data_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_57_val"   --->   Operation 43 'read' 'data_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_56_val"   --->   Operation 44 'read' 'data_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_55_val"   --->   Operation 45 'read' 'data_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_54_val"   --->   Operation 46 'read' 'data_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_53_val"   --->   Operation 47 'read' 'data_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_52_val"   --->   Operation 48 'read' 'data_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_51_val"   --->   Operation 49 'read' 'data_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_50_val"   --->   Operation 50 'read' 'data_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_49_val"   --->   Operation 51 'read' 'data_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_48_val"   --->   Operation 52 'read' 'data_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.74ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_48_val_read, i7 49, i16 %data_49_val_read, i7 50, i16 %data_50_val_read, i7 51, i16 %data_51_val_read, i7 52, i16 %data_52_val_read, i7 53, i16 %data_53_val_read, i7 54, i16 %data_54_val_read, i7 55, i16 %data_55_val_read, i7 56, i16 %data_56_val_read, i7 57, i16 %data_57_val_read, i7 58, i16 %data_58_val_read, i7 59, i16 %data_59_val_read, i7 60, i16 %data_60_val_read, i7 61, i16 %data_61_val_read, i7 62, i16 %data_62_val_read, i7 63, i16 %data_63_val_read, i7 64, i16 %data_64_val_read, i7 65, i16 %data_65_val_read, i7 66, i16 %data_66_val_read, i7 67, i16 %data_67_val_read, i7 68, i16 %data_68_val_read, i7 69, i16 %data_69_val_read, i7 70, i16 %data_70_val_read, i7 71, i16 %data_71_val_read, i7 72, i16 %data_72_val_read, i7 73, i16 %data_73_val_read, i7 74, i16 %data_74_val_read, i7 75, i16 %data_75_val_read, i7 76, i16 %data_76_val_read, i7 77, i16 %data_77_val_read, i7 78, i16 %data_78_val_read, i7 79, i16 %data_79_val_read, i7 80, i16 %data_80_val_read, i7 81, i16 %data_81_val_read, i7 82, i16 %data_82_val_read, i7 83, i16 %data_83_val_read, i7 84, i16 %data_84_val_read, i7 85, i16 %data_85_val_read, i7 86, i16 %data_86_val_read, i7 87, i16 %data_87_val_read, i7 88, i16 %data_88_val_read, i7 89, i16 %data_89_val_read, i7 90, i16 %data_90_val_read, i16 0, i7 %idx_read"   --->   Operation 53 'sparsemux' 'a' <Predicate = true> <Delay = 0.74> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %a" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %a" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i24 %sext_ln70, i24 122" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73, i32 10, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i14 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.94ns)   --->   "%mul_ln42 = mul i26 %sext_ln42, i26 1267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.74ns)   --->   "%a_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_49_val_read, i7 49, i16 %data_50_val_read, i7 50, i16 %data_51_val_read, i7 51, i16 %data_52_val_read, i7 52, i16 %data_53_val_read, i7 53, i16 %data_54_val_read, i7 54, i16 %data_55_val_read, i7 55, i16 %data_56_val_read, i7 56, i16 %data_57_val_read, i7 57, i16 %data_58_val_read, i7 58, i16 %data_59_val_read, i7 59, i16 %data_60_val_read, i7 60, i16 %data_61_val_read, i7 61, i16 %data_62_val_read, i7 62, i16 %data_63_val_read, i7 63, i16 %data_64_val_read, i7 64, i16 %data_65_val_read, i7 65, i16 %data_66_val_read, i7 66, i16 %data_67_val_read, i7 67, i16 %data_68_val_read, i7 68, i16 %data_69_val_read, i7 69, i16 %data_70_val_read, i7 70, i16 %data_71_val_read, i7 71, i16 %data_72_val_read, i7 72, i16 %data_73_val_read, i7 73, i16 %data_74_val_read, i7 74, i16 %data_75_val_read, i7 75, i16 %data_76_val_read, i7 76, i16 %data_77_val_read, i7 77, i16 %data_78_val_read, i7 78, i16 %data_79_val_read, i7 79, i16 %data_80_val_read, i7 80, i16 %data_81_val_read, i7 81, i16 %data_82_val_read, i7 82, i16 %data_83_val_read, i7 83, i16 %data_84_val_read, i7 84, i16 %data_85_val_read, i7 85, i16 %data_86_val_read, i7 86, i16 %data_87_val_read, i7 87, i16 %data_88_val_read, i7 88, i16 %data_89_val_read, i7 89, i16 %data_90_val_read, i7 90, i16 %data_91_val_read, i16 0, i7 %idx_read"   --->   Operation 61 'sparsemux' 'a_33' <Predicate = true> <Delay = 0.74> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i16 %a_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.94ns)   --->   "%mul_ln42_111 = mul i26 %sext_ln42_4, i26 1143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'mul' 'mul_ln42_111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln42_113 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_111, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'partselect' 'trunc_ln42_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_33, i8 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i24 %shl_ln" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln73_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_33, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitconcatenate' 'shl_ln73_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln73_161 = sext i17 %shl_ln73_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'sext' 'sext_ln73_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.83ns)   --->   "%sub_ln73 = sub i25 %sext_ln73_161, i25 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln42_114 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln73, i32 10, i32 24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'trunc_ln42_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i15 %trunc_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.74ns)   --->   "%a_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_50_val_read, i7 49, i16 %data_51_val_read, i7 50, i16 %data_52_val_read, i7 51, i16 %data_53_val_read, i7 52, i16 %data_54_val_read, i7 53, i16 %data_55_val_read, i7 54, i16 %data_56_val_read, i7 55, i16 %data_57_val_read, i7 56, i16 %data_58_val_read, i7 57, i16 %data_59_val_read, i7 58, i16 %data_60_val_read, i7 59, i16 %data_61_val_read, i7 60, i16 %data_62_val_read, i7 61, i16 %data_63_val_read, i7 62, i16 %data_64_val_read, i7 63, i16 %data_65_val_read, i7 64, i16 %data_66_val_read, i7 65, i16 %data_67_val_read, i7 66, i16 %data_68_val_read, i7 67, i16 %data_69_val_read, i7 68, i16 %data_70_val_read, i7 69, i16 %data_71_val_read, i7 70, i16 %data_72_val_read, i7 71, i16 %data_73_val_read, i7 72, i16 %data_74_val_read, i7 73, i16 %data_75_val_read, i7 74, i16 %data_76_val_read, i7 75, i16 %data_77_val_read, i7 76, i16 %data_78_val_read, i7 77, i16 %data_79_val_read, i7 78, i16 %data_80_val_read, i7 79, i16 %data_81_val_read, i7 80, i16 %data_82_val_read, i7 81, i16 %data_83_val_read, i7 82, i16 %data_84_val_read, i7 83, i16 %data_85_val_read, i7 84, i16 %data_86_val_read, i7 85, i16 %data_87_val_read, i7 86, i16 %data_88_val_read, i7 87, i16 %data_89_val_read, i7 88, i16 %data_90_val_read, i7 89, i16 %data_91_val_read, i7 90, i16 %data_92_val_read, i16 0, i7 %idx_read"   --->   Operation 72 'sparsemux' 'a_34' <Predicate = true> <Delay = 0.74> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln73_162 = sext i16 %a_34" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'sext' 'sext_ln73_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.94ns)   --->   "%mul_ln42_112 = mul i26 %sext_ln73_162, i26 67107478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'mul' 'mul_ln42_112' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln42_115 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_112, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'partselect' 'trunc_ln42_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%mul_ln42_113 = mul i26 %sext_ln73_162, i26 67107127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'mul' 'mul_ln42_113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln42_116 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_113, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'partselect' 'trunc_ln42_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.74ns)   --->   "%a_35 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_51_val_read, i7 49, i16 %data_52_val_read, i7 50, i16 %data_53_val_read, i7 51, i16 %data_54_val_read, i7 52, i16 %data_55_val_read, i7 53, i16 %data_56_val_read, i7 54, i16 %data_57_val_read, i7 55, i16 %data_58_val_read, i7 56, i16 %data_59_val_read, i7 57, i16 %data_60_val_read, i7 58, i16 %data_61_val_read, i7 59, i16 %data_62_val_read, i7 60, i16 %data_63_val_read, i7 61, i16 %data_64_val_read, i7 62, i16 %data_65_val_read, i7 63, i16 %data_66_val_read, i7 64, i16 %data_67_val_read, i7 65, i16 %data_68_val_read, i7 66, i16 %data_69_val_read, i7 67, i16 %data_70_val_read, i7 68, i16 %data_71_val_read, i7 69, i16 %data_72_val_read, i7 70, i16 %data_73_val_read, i7 71, i16 %data_74_val_read, i7 72, i16 %data_75_val_read, i7 73, i16 %data_76_val_read, i7 74, i16 %data_77_val_read, i7 75, i16 %data_78_val_read, i7 76, i16 %data_79_val_read, i7 77, i16 %data_80_val_read, i7 78, i16 %data_81_val_read, i7 79, i16 %data_82_val_read, i7 80, i16 %data_83_val_read, i7 81, i16 %data_84_val_read, i7 82, i16 %data_85_val_read, i7 83, i16 %data_86_val_read, i7 84, i16 %data_87_val_read, i7 85, i16 %data_88_val_read, i7 86, i16 %data_89_val_read, i7 87, i16 %data_90_val_read, i7 88, i16 %data_91_val_read, i7 89, i16 %data_92_val_read, i7 90, i16 %data_93_val_read, i16 0, i7 %idx_read"   --->   Operation 78 'sparsemux' 'a_35' <Predicate = true> <Delay = 0.74> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln73_163 = sext i16 %a_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'sext' 'sext_ln73_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln42_114 = mul i26 %sext_ln73_163, i26 580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'mul' 'mul_ln42_114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_117 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_114, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'partselect' 'trunc_ln42_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.94ns)   --->   "%mul_ln42_115 = mul i26 %sext_ln73_163, i26 812" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'mul' 'mul_ln42_115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln42_118 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_115, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'partselect' 'trunc_ln42_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.74ns)   --->   "%a_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_52_val_read, i7 49, i16 %data_53_val_read, i7 50, i16 %data_54_val_read, i7 51, i16 %data_55_val_read, i7 52, i16 %data_56_val_read, i7 53, i16 %data_57_val_read, i7 54, i16 %data_58_val_read, i7 55, i16 %data_59_val_read, i7 56, i16 %data_60_val_read, i7 57, i16 %data_61_val_read, i7 58, i16 %data_62_val_read, i7 59, i16 %data_63_val_read, i7 60, i16 %data_64_val_read, i7 61, i16 %data_65_val_read, i7 62, i16 %data_66_val_read, i7 63, i16 %data_67_val_read, i7 64, i16 %data_68_val_read, i7 65, i16 %data_69_val_read, i7 66, i16 %data_70_val_read, i7 67, i16 %data_71_val_read, i7 68, i16 %data_72_val_read, i7 69, i16 %data_73_val_read, i7 70, i16 %data_74_val_read, i7 71, i16 %data_75_val_read, i7 72, i16 %data_76_val_read, i7 73, i16 %data_77_val_read, i7 74, i16 %data_78_val_read, i7 75, i16 %data_79_val_read, i7 76, i16 %data_80_val_read, i7 77, i16 %data_81_val_read, i7 78, i16 %data_82_val_read, i7 79, i16 %data_83_val_read, i7 80, i16 %data_84_val_read, i7 81, i16 %data_85_val_read, i7 82, i16 %data_86_val_read, i7 83, i16 %data_87_val_read, i7 84, i16 %data_88_val_read, i7 85, i16 %data_89_val_read, i7 86, i16 %data_90_val_read, i7 87, i16 %data_91_val_read, i7 88, i16 %data_92_val_read, i7 89, i16 %data_93_val_read, i7 90, i16 %data_94_val_read, i16 0, i7 %idx_read"   --->   Operation 84 'sparsemux' 'a_36' <Predicate = true> <Delay = 0.74> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i16 %a_36" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i16 %a_36" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.94ns)   --->   "%mul_ln73_3 = mul i26 %sext_ln70_4, i26 450" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln42_119 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_3, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'partselect' 'trunc_ln42_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.94ns)   --->   "%mul_ln73_4 = mul i24 %sext_ln70_3, i24 115" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln42_120 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_4, i32 10, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'partselect' 'trunc_ln42_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i14 %trunc_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.74ns)   --->   "%a_37 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_53_val_read, i7 49, i16 %data_54_val_read, i7 50, i16 %data_55_val_read, i7 51, i16 %data_56_val_read, i7 52, i16 %data_57_val_read, i7 53, i16 %data_58_val_read, i7 54, i16 %data_59_val_read, i7 55, i16 %data_60_val_read, i7 56, i16 %data_61_val_read, i7 57, i16 %data_62_val_read, i7 58, i16 %data_63_val_read, i7 59, i16 %data_64_val_read, i7 60, i16 %data_65_val_read, i7 61, i16 %data_66_val_read, i7 62, i16 %data_67_val_read, i7 63, i16 %data_68_val_read, i7 64, i16 %data_69_val_read, i7 65, i16 %data_70_val_read, i7 66, i16 %data_71_val_read, i7 67, i16 %data_72_val_read, i7 68, i16 %data_73_val_read, i7 69, i16 %data_74_val_read, i7 70, i16 %data_75_val_read, i7 71, i16 %data_76_val_read, i7 72, i16 %data_77_val_read, i7 73, i16 %data_78_val_read, i7 74, i16 %data_79_val_read, i7 75, i16 %data_80_val_read, i7 76, i16 %data_81_val_read, i7 77, i16 %data_82_val_read, i7 78, i16 %data_83_val_read, i7 79, i16 %data_84_val_read, i7 80, i16 %data_85_val_read, i7 81, i16 %data_86_val_read, i7 82, i16 %data_87_val_read, i7 83, i16 %data_88_val_read, i7 84, i16 %data_89_val_read, i7 85, i16 %data_90_val_read, i7 86, i16 %data_91_val_read, i7 87, i16 %data_92_val_read, i7 88, i16 %data_93_val_read, i7 89, i16 %data_94_val_read, i7 90, i16 %data_95_val_read, i16 0, i7 %idx_read"   --->   Operation 92 'sparsemux' 'a_37' <Predicate = true> <Delay = 0.74> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i16 %a_37" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.94ns)   --->   "%mul_ln42_116 = mul i26 %sext_ln70_5, i26 656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'mul' 'mul_ln42_116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln42_121 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_116, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'partselect' 'trunc_ln42_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.94ns)   --->   "%mul_ln73_5 = mul i26 %sext_ln70_5, i26 451" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln42_122 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_5, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'trunc_ln42_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln58 = add i16 %sext_ln42_3, i16 %trunc_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 98 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_87 = add i16 %add_ln58, i16 %trunc_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 99 'add' 'add_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_88 = add i16 %trunc_ln42_119, i16 %trunc_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 100 'add' 'add_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 101 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln58_89 = add i16 %add_ln58_88, i16 %trunc_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 101 'add' 'add_ln58_89' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 102 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln58_90 = add i16 %add_ln58_89, i16 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 102 'add' 'add_ln58_90' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln58_91 = add i16 %trunc_ln42_s, i16 %trunc_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 103 'add' 'add_ln58_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_92 = add i16 %add_ln58_91, i16 %sext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 104 'add' 'add_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_93 = add i16 %sext_ln42_6, i16 %trunc_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 105 'add' 'add_ln58_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln58_94 = add i16 %add_ln58_93, i16 %trunc_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 106 'add' 'add_ln58_94' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln58_95 = add i16 %add_ln58_94, i16 %add_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 107 'add' 'add_ln58_95' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %add_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 108 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %add_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 109 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 110 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.148ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [52]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [120]  (0.748 ns)
	'mul' operation 26 bit ('mul_ln42_112', firmware/nnet_utils/nnet_dense_latency.h:42) [122]  (1.940 ns)
	'add' operation 16 bit ('add_ln58', firmware/nnet_utils/nnet_dense_latency.h:58) [146]  (0.785 ns)
	'add' operation 16 bit ('add_ln58_87', firmware/nnet_utils/nnet_dense_latency.h:58) [147]  (0.000 ns)
	'add' operation 16 bit ('add_ln58_90', firmware/nnet_utils/nnet_dense_latency.h:58) [150]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
