Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 29 14:33:24 2019
| Host         : uhrmann.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.394        0.000                      0                 9204        0.033        0.000                      0                 9204        2.000        0.000                       0                  3130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_in                          {0.000 4.000}        8.000           125.000         
  clk_75MHz_cpu_clock_gen       {0.000 6.667}        13.333          75.000          
  clkfbout_cpu_clock_gen        {0.000 20.000}       40.000          25.000          
  cpu_clk                       {0.000 8.333}        16.667          60.000          
u_video_clock_gen/inst/clk_in1  {0.000 6.667}        13.333          75.002          
  clkfbout_video_clock_gen      {0.000 20.000}       39.999          25.001          
  pixel_clk                     {0.000 12.500}       24.999          40.001          
  serial_clk                    {0.000 2.500}        5.000           200.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_75MHz_cpu_clock_gen                                                                                                                                                        11.178        0.000                       0                     2  
  clkfbout_cpu_clock_gen                                                                                                                                                         37.845        0.000                       0                     3  
  cpu_clk                             1.394        0.000                      0                 5690        0.033        0.000                      0                 5690        7.833        0.000                       0                  2796  
u_video_clock_gen/inst/clk_in1                                                                                                                                                    3.666        0.000                       0                     1  
  clkfbout_video_clock_gen                                                                                                                                                       37.844        0.000                       0                     3  
  pixel_clk                          11.941        0.000                      0                 1248        0.054        0.000                      0                 1248       12.000        0.000                       0                   314  
  serial_clk                                                                                                                                                                      2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  5.341        0.000                      0                 2266        0.594        0.000                      0                 2266  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75MHz_cpu_clock_gen
  To Clock:  clk_75MHz_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75MHz_cpu_clock_gen
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   u_cpu_clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clock_gen
  To Clock:  clkfbout_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_cpu_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.057ns  (logic 8.562ns (56.863%)  route 6.495ns (43.137%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 15.215 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          1.040    13.573    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X80Y110        LUT5 (Prop_lut5_I1_O)        0.124    13.697 r  u_cpu/u_exec_unit/u_divider/div_acc_r[40]_i_3/O
                         net (fo=1, routed)           0.490    14.187    u_cpu/u_exec_unit/u_divider/div_acc_r[40]_i_3_n_0
    SLICE_X80Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.311 r  u_cpu/u_exec_unit/u_divider/div_acc_r[40]_i_1/O
                         net (fo=1, routed)           0.000    14.311    u_cpu/u_exec_unit/u_divider/div_acc_nxt[40]
    SLICE_X80Y110        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.717    15.215    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X80Y110        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[40]/C
                         clock pessimism              0.584    15.799    
                         clock uncertainty           -0.125    15.674    
    SLICE_X80Y110        FDCE (Setup_fdce_C_D)        0.031    15.705    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[40]
  -------------------------------------------------------------------
                         required time                         15.705    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        15.028ns  (logic 8.562ns (56.974%)  route 6.466ns (43.026%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 15.215 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          1.056    13.590    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X80Y109        LUT5 (Prop_lut5_I1_O)        0.124    13.714 r  u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_2/O
                         net (fo=1, routed)           0.444    14.158    u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_2_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.282 r  u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_1/O
                         net (fo=1, routed)           0.000    14.282    u_cpu/u_exec_unit/u_divider/div_acc_nxt[35]
    SLICE_X80Y109        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.717    15.215    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X80Y109        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/C
                         clock pessimism              0.584    15.799    
                         clock uncertainty           -0.125    15.674    
    SLICE_X80Y109        FDCE (Setup_fdce_C_D)        0.029    15.703    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]
  -------------------------------------------------------------------
                         required time                         15.703    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.931ns  (logic 8.562ns (57.345%)  route 6.369ns (42.655%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.899    13.432    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X80Y114        LUT4 (Prop_lut4_I3_O)        0.124    13.556 r  u_cpu/u_exec_unit/u_divider/div_acc_r[64]_i_3/O
                         net (fo=2, routed)           0.504    14.060    u_cpu/u_exec_unit/u_divider/div_acc_r[64]_i_3_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I0_O)        0.124    14.184 r  u_cpu/u_exec_unit/u_divider/div_acc_r[32]_i_1/O
                         net (fo=1, routed)           0.000    14.184    u_cpu/u_exec_unit/u_divider/div_acc_nxt[32]
    SLICE_X80Y114        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.714    15.212    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X80Y114        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[32]/C
                         clock pessimism              0.584    15.796    
                         clock uncertainty           -0.125    15.671    
    SLICE_X80Y114        FDCE (Setup_fdce_C_D)        0.029    15.700    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[32]
  -------------------------------------------------------------------
                         required time                         15.700    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.928ns  (logic 8.562ns (57.357%)  route 6.366ns (42.643%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.899    13.432    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X80Y114        LUT4 (Prop_lut4_I3_O)        0.124    13.556 r  u_cpu/u_exec_unit/u_divider/div_acc_r[64]_i_3/O
                         net (fo=2, routed)           0.501    14.057    u_cpu/u_exec_unit/u_divider/div_acc_r[64]_i_3_n_0
    SLICE_X80Y114        LUT5 (Prop_lut5_I0_O)        0.124    14.181 r  u_cpu/u_exec_unit/u_divider/div_acc_r[64]_i_2/O
                         net (fo=1, routed)           0.000    14.181    u_cpu/u_exec_unit/u_divider/div_acc_nxt[64]
    SLICE_X80Y114        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.714    15.212    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X80Y114        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[64]/C
                         clock pessimism              0.584    15.796    
                         clock uncertainty           -0.125    15.671    
    SLICE_X80Y114        FDCE (Setup_fdce_C_D)        0.031    15.702    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[64]
  -------------------------------------------------------------------
                         required time                         15.702    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.908ns  (logic 8.562ns (57.432%)  route 6.346ns (42.568%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.891    13.424    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X80Y111        LUT5 (Prop_lut5_I1_O)        0.124    13.548 r  u_cpu/u_exec_unit/u_divider/div_acc_r[38]_i_2/O
                         net (fo=1, routed)           0.490    14.038    u_cpu/u_exec_unit/u_divider/div_acc_r[38]_i_2_n_0
    SLICE_X80Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.162 r  u_cpu/u_exec_unit/u_divider/div_acc_r[38]_i_1/O
                         net (fo=1, routed)           0.000    14.162    u_cpu/u_exec_unit/u_divider/div_acc_nxt[38]
    SLICE_X80Y111        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.716    15.214    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X80Y111        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[38]/C
                         clock pessimism              0.584    15.798    
                         clock uncertainty           -0.125    15.673    
    SLICE_X80Y111        FDCE (Setup_fdce_C_D)        0.031    15.704    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[38]
  -------------------------------------------------------------------
                         required time                         15.704    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.903ns  (logic 8.562ns (57.450%)  route 6.341ns (42.550%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 15.215 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.942    13.476    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X83Y111        LUT5 (Prop_lut5_I1_O)        0.124    13.600 r  u_cpu/u_exec_unit/u_divider/div_acc_r[41]_i_2/O
                         net (fo=1, routed)           0.433    14.033    u_cpu/u_exec_unit/u_divider/div_acc_r[41]_i_2_n_0
    SLICE_X83Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.157 r  u_cpu/u_exec_unit/u_divider/div_acc_r[41]_i_1/O
                         net (fo=1, routed)           0.000    14.157    u_cpu/u_exec_unit/u_divider/div_acc_nxt[41]
    SLICE_X83Y111        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.717    15.215    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y111        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[41]/C
                         clock pessimism              0.584    15.799    
                         clock uncertainty           -0.125    15.674    
    SLICE_X83Y111        FDCE (Setup_fdce_C_D)        0.029    15.703    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[41]
  -------------------------------------------------------------------
                         required time                         15.703    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 8.562ns (57.347%)  route 6.368ns (42.653%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.909    13.442    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X82Y112        LUT5 (Prop_lut5_I1_O)        0.124    13.566 r  u_cpu/u_exec_unit/u_divider/div_acc_r[44]_i_3/O
                         net (fo=1, routed)           0.493    14.060    u_cpu/u_exec_unit/u_divider/div_acc_r[44]_i_3_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I4_O)        0.124    14.184 r  u_cpu/u_exec_unit/u_divider/div_acc_r[44]_i_1/O
                         net (fo=1, routed)           0.000    14.184    u_cpu/u_exec_unit/u_divider/div_acc_nxt[44]
    SLICE_X82Y112        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.716    15.214    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X82Y112        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[44]/C
                         clock pessimism              0.584    15.798    
                         clock uncertainty           -0.125    15.673    
    SLICE_X82Y112        FDCE (Setup_fdce_C_D)        0.081    15.754    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[44]
  -------------------------------------------------------------------
                         required time                         15.754    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.827ns  (logic 8.562ns (57.745%)  route 6.265ns (42.255%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.762    13.296    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X88Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.420 r  u_cpu/u_exec_unit/u_divider/div_acc_r[54]_i_2/O
                         net (fo=1, routed)           0.537    13.957    u_cpu/u_exec_unit/u_divider/div_acc_r[54]_i_2_n_0
    SLICE_X88Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.081 r  u_cpu/u_exec_unit/u_divider/div_acc_r[54]_i_1/O
                         net (fo=1, routed)           0.000    14.081    u_cpu/u_exec_unit/u_divider/div_acc_nxt[54]
    SLICE_X88Y115        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.714    15.212    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X88Y115        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[54]/C
                         clock pessimism              0.584    15.796    
                         clock uncertainty           -0.125    15.671    
    SLICE_X88Y115        FDCE (Setup_fdce_C_D)        0.031    15.702    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[54]
  -------------------------------------------------------------------
                         required time                         15.702    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.822ns  (logic 8.562ns (57.764%)  route 6.260ns (42.236%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 15.216 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.205    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.322    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.439    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.556    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.673 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.673    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.988 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.508    10.496    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X93Y114        LUT6 (Prop_lut6_I5_O)        0.307    10.803 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.433    11.236    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.643    12.004    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y117        LUT5 (Prop_lut5_I0_O)        0.124    12.128 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    12.410    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X90Y117        LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.887    13.421    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X83Y110        LUT5 (Prop_lut5_I1_O)        0.124    13.545 r  u_cpu/u_exec_unit/u_divider/div_acc_r[33]_i_2/O
                         net (fo=1, routed)           0.407    13.952    u_cpu/u_exec_unit/u_divider/div_acc_r[33]_i_2_n_0
    SLICE_X83Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.076 r  u_cpu/u_exec_unit/u_divider/div_acc_r[33]_i_1/O
                         net (fo=1, routed)           0.000    14.076    u_cpu/u_exec_unit/u_divider/div_acc_nxt[33]
    SLICE_X83Y110        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.718    15.216    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y110        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[33]/C
                         clock pessimism              0.584    15.800    
                         clock uncertainty           -0.125    15.675    
    SLICE_X83Y110        FDCE (Setup_fdce_C_D)        0.031    15.706    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[33]
  -------------------------------------------------------------------
                         required time                         15.706    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_reg2_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.739ns  (logic 7.986ns (54.184%)  route 6.753ns (45.816%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 15.279 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.970    -0.746    u_cpu/u_exec_unit/clk
    SLICE_X92Y113        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.530     0.302    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y113        LUT3 (Prop_lut3_I2_O)        0.124     0.426 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.577     1.002    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[15]_P[37])
                                                      3.656     4.658 r  u_cpu/u_exec_unit/m32_result0/P[37]
                         net (fo=1, routed)           1.020     5.679    u_cpu/u_exec_unit/m32_result0_n_68
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[1])
                                                      1.820     7.499 r  u_cpu/u_exec_unit/m32_result0__0/P[1]
                         net (fo=1, routed)           0.972     8.471    u_cpu/u_exec_unit/m32_result0__0_n_104
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.595 r  u_cpu/u_exec_unit/mem_result_r[3]_i_4/O
                         net (fo=1, routed)           0.000     8.595    u_cpu/u_exec_unit/mem_result_r[3]_i_4_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.971 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.088    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.411 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.625    10.037    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_6
    SLICE_X93Y111        LUT6 (Prop_lut6_I5_O)        0.306    10.343 r  u_cpu/u_exec_unit/mem_result_r[9]_i_2/O
                         net (fo=1, routed)           0.639    10.981    u_cpu/u_exec_unit/mem_result_r[9]_i_2_n_0
    SLICE_X92Y111        LUT3 (Prop_lut3_I0_O)        0.150    11.131 r  u_cpu/u_exec_unit/mem_result_r[9]_i_1/O
                         net (fo=3, routed)           0.867    11.998    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[9]
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.348    12.346 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.263    12.609    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0_i_1_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I4_O)        0.124    12.733 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[9]_INST_0/O
                         net (fo=5, routed)           1.259    13.992    u_cpu/u_exec_unit/exe_reg2_nxt[9]
    SLICE_X95Y107        FDRE                                         r  u_cpu/u_exec_unit/exe_reg2_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.781    15.279    u_cpu/u_exec_unit/clk
    SLICE_X95Y107        FDRE                                         r  u_cpu/u_exec_unit/exe_reg2_r_reg[9]/C
                         clock pessimism              0.584    15.863    
                         clock uncertainty           -0.125    15.738    
    SLICE_X95Y107        FDRE (Setup_fdre_C_D)       -0.101    15.637    u_cpu/u_exec_unit/exe_reg2_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  1.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.689    -0.542    u_cpu/u_exec_unit/clk
    SLICE_X105Y109       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_cpu/u_exec_unit/wrb_target_r_reg[10]/Q
                         net (fo=1, routed)           0.106    -0.295    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[10]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155    -0.328    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.842%)  route 0.107ns (43.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.690    -0.541    u_cpu/u_exec_unit/clk
    SLICE_X105Y106       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_cpu/u_exec_unit/wrb_target_r_reg[24]/Q
                         net (fo=1, routed)           0.107    -0.293    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[24]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.155    -0.328    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_resync/sync_btn_1_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_resync/sync_btn_2_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.719    -0.512    u_resync/clk
    SLICE_X112Y100       FDCE                                         r  u_resync/sync_btn_1_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  u_resync/sync_btn_1_r_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.231    u_resync/sync_btn_1_r[3]
    SLICE_X112Y98        FDCE                                         r  u_resync/sync_btn_2_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.909    -0.831    u_resync/clk
    SLICE_X112Y98        FDCE                                         r  u_resync/sync_btn_2_r_reg[3]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X112Y98        FDCE (Hold_fdce_C_D)         0.059    -0.268    u_resync/sync_btn_2_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/exe_csr_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_csr_addr_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.513%)  route 0.154ns (48.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.691    -0.540    u_cpu/u_exec_unit/clk
    SLICE_X98Y100        FDRE                                         r  u_cpu/u_exec_unit/exe_csr_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  u_cpu/u_exec_unit/exe_csr_addr_r_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.222    u_cpu/u_exec_unit/exe_csr_addr_r[10]
    SLICE_X101Y98        FDRE                                         r  u_cpu/u_exec_unit/mem_csr_addr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.879    -0.861    u_cpu/u_exec_unit/clk
    SLICE_X101Y98        FDRE                                         r  u_cpu/u_exec_unit/mem_csr_addr_r_reg[10]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X101Y98        FDRE (Hold_fdre_C_D)         0.070    -0.287    u_cpu/u_exec_unit/mem_csr_addr_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/exe_csr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_csr_addr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.352%)  route 0.155ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.691    -0.540    u_cpu/u_exec_unit/clk
    SLICE_X98Y100        FDRE                                         r  u_cpu/u_exec_unit/exe_csr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  u_cpu/u_exec_unit/exe_csr_addr_r_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.221    u_cpu/u_exec_unit/exe_csr_addr_r[4]
    SLICE_X101Y98        FDRE                                         r  u_cpu/u_exec_unit/mem_csr_addr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.879    -0.861    u_cpu/u_exec_unit/clk
    SLICE_X101Y98        FDRE                                         r  u_cpu/u_exec_unit/mem_csr_addr_r_reg[4]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X101Y98        FDRE (Hold_fdre_C_D)         0.070    -0.287    u_cpu/u_exec_unit/mem_csr_addr_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.004%)  route 0.119ns (41.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.689    -0.542    u_cpu/u_exec_unit/clk
    SLICE_X104Y109       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  u_cpu/u_exec_unit/wrb_pc_r_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.259    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[19]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.155    -0.328    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.637    -0.594    u_cpu/u_control_unit/clk
    SLICE_X110Y98        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_cpu/u_control_unit/minstret_r_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.320    u_cpu/u_control_unit/minstret_r_reg_n_0_[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.160 r  u_cpu/u_control_unit/minstret_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.160    u_cpu/u_control_unit/minstret_r_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.121 r  u_cpu/u_control_unit/minstret_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.121    u_cpu/u_control_unit/minstret_r_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.067 r  u_cpu/u_control_unit/minstret_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.067    u_cpu/u_control_unit/minstret_r_reg[16]_i_1_n_7
    SLICE_X110Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.995    -0.745    u_cpu/u_control_unit/clk
    SLICE_X110Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[16]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.136    u_cpu/u_control_unit/minstret_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/exe_csr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_csr_addr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.513%)  route 0.154ns (48.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.691    -0.540    u_cpu/u_exec_unit/clk
    SLICE_X98Y100        FDRE                                         r  u_cpu/u_exec_unit/exe_csr_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  u_cpu/u_exec_unit/exe_csr_addr_r_reg[3]/Q
                         net (fo=1, routed)           0.154    -0.222    u_cpu/u_exec_unit/exe_csr_addr_r[3]
    SLICE_X101Y98        FDRE                                         r  u_cpu/u_exec_unit/mem_csr_addr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.879    -0.861    u_cpu/u_exec_unit/clk
    SLICE_X101Y98        FDRE                                         r  u_cpu/u_exec_unit/mem_csr_addr_r_reg[3]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X101Y98        FDRE (Hold_fdre_C_D)         0.066    -0.291    u_cpu/u_exec_unit/mem_csr_addr_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.394ns (74.267%)  route 0.137ns (25.733%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.636    -0.595    u_cpu/u_control_unit/clk
    SLICE_X106Y98        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_cpu/u_control_unit/mcycle_r_reg[22]/Q
                         net (fo=2, routed)           0.136    -0.319    u_cpu/u_control_unit/mcycle_r_reg_n_0_[22]
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.159 r  u_cpu/u_control_unit/mcycle_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.159    u_cpu/u_control_unit/mcycle_r_reg[20]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.120 r  u_cpu/u_control_unit/mcycle_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    u_cpu/u_control_unit/mcycle_r_reg[24]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.065 r  u_cpu/u_control_unit/mcycle_r_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    u_cpu/u_control_unit/mcycle_r_reg[28]_i_1_n_7
    SLICE_X106Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.992    -0.748    u_cpu/u_control_unit/clk
    SLICE_X106Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[28]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105    -0.139    u_cpu/u_control_unit/mcycle_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.461%)  route 0.111ns (46.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.690    -0.541    u_cpu/u_exec_unit/clk
    SLICE_X105Y106       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  u_cpu/u_exec_unit/wrb_target_r_reg[31]/Q
                         net (fo=1, routed)           0.111    -0.302    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[31]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.101    -0.382    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y21     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y21     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X4Y38     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y38     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y42     u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y40     u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y41     u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y43     u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   u_cpu_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X91Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[102]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X91Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[112]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X91Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[118]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X93Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[128]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X92Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[134]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X93Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[138]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X93Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[144]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X92Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[150]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X93Y89     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[154]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X101Y113   u_cpu/u_exec_unit/mem_branch_type_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X95Y92     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X92Y91     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[100]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X92Y90     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[104]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X90Y90     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[106]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X90Y90     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[108]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y92     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X91Y91     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[110]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X91Y91     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[114]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X92Y91     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[116]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X92Y90     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[120]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_video_clock_gen/inst/clk_in1
  To Clock:  u_video_clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video_clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_video_clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_gen
  To Clock:  clkfbout_video_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         39.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         39.999      37.844     BUFGCTRL_X0Y2    u_video_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.999      60.001     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.999      173.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.941ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.833ns  (logic 0.580ns (4.902%)  route 11.253ns (95.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 26.524 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.407     6.904    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13/O
                         net (fo=22, routed)          6.846    13.874    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.521    26.524    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/CLKARDCLK
                         clock pessimism              0.014    26.538    
                         clock uncertainty           -0.157    26.380    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    25.814    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
  -------------------------------------------------------------------
                         required time                         25.814    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                 11.941    

Slack (MET) :             12.282ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.495ns  (logic 0.580ns (5.046%)  route 10.915ns (94.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 26.527 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.407     6.904    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13/O
                         net (fo=22, routed)          6.508    13.536    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13_n_0
    RAMB36_X2Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.524    26.527    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/CLKARDCLK
                         clock pessimism              0.014    26.541    
                         clock uncertainty           -0.157    26.383    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    25.817    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18
  -------------------------------------------------------------------
                         required time                         25.817    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                 12.282    

Slack (MET) :             12.524ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 0.580ns (5.156%)  route 10.669ns (94.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 26.524 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.723     6.220    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y92        LUT4 (Prop_lut4_I1_O)        0.124     6.344 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10/O
                         net (fo=22, routed)          6.946    13.290    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.521    26.524    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/CLKARDCLK
                         clock pessimism              0.014    26.538    
                         clock uncertainty           -0.157    26.380    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.814    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
  -------------------------------------------------------------------
                         required time                         25.814    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                 12.524    

Slack (MET) :             12.621ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 0.580ns (5.199%)  route 10.577ns (94.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 26.528 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.407     6.904    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13/O
                         net (fo=22, routed)          6.170    13.198    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.525    26.528    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/CLKARDCLK
                         clock pessimism              0.014    26.542    
                         clock uncertainty           -0.157    26.384    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    25.818    u_dvi_display/u_frame_buffer/fb_memory_reg_0_15
  -------------------------------------------------------------------
                         required time                         25.818    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                 12.621    

Slack (MET) :             12.865ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 0.580ns (5.316%)  route 10.331ns (94.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 26.527 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.723     6.220    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y92        LUT4 (Prop_lut4_I1_O)        0.124     6.344 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10/O
                         net (fo=22, routed)          6.608    12.952    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10_n_0
    RAMB36_X2Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.524    26.527    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/CLKARDCLK
                         clock pessimism              0.014    26.541    
                         clock uncertainty           -0.157    26.383    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.817    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18
  -------------------------------------------------------------------
                         required time                         25.817    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 12.865    

Slack (MET) :             12.875ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 0.580ns (5.322%)  route 10.319ns (94.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 26.524 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.163     7.660    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y90        LUT4 (Prop_lut4_I1_O)        0.124     7.784 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14/O
                         net (fo=22, routed)          5.156    12.940    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.521    26.524    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/CLKARDCLK
                         clock pessimism              0.014    26.538    
                         clock uncertainty           -0.157    26.380    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    25.814    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
  -------------------------------------------------------------------
                         required time                         25.814    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                 12.875    

Slack (MET) :             12.990ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 0.580ns (5.379%)  route 10.203ns (94.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 26.524 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.478     5.975    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X107Y93        LUT4 (Prop_lut4_I1_O)        0.124     6.099 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3/O
                         net (fo=22, routed)          6.725    12.824    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.521    26.524    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/CLKARDCLK
                         clock pessimism              0.014    26.538    
                         clock uncertainty           -0.157    26.380    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.814    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
  -------------------------------------------------------------------
                         required time                         25.814    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                 12.990    

Slack (MET) :             13.061ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.712ns  (logic 0.580ns (5.415%)  route 10.132ns (94.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 26.524 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.387     5.884    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X107Y93        LUT4 (Prop_lut4_I1_O)        0.124     6.008 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5/O
                         net (fo=22, routed)          6.745    12.753    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.521    26.524    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/CLKARDCLK
                         clock pessimism              0.014    26.538    
                         clock uncertainty           -0.157    26.380    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    25.814    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
  -------------------------------------------------------------------
                         required time                         25.814    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 13.061    

Slack (MET) :             13.150ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_15/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.819ns  (logic 0.580ns (5.361%)  route 10.239ns (94.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 26.701 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.407     6.904    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13/O
                         net (fo=22, routed)          5.832    12.860    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_15/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.699    26.701    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_15/CLKARDCLK
                         clock pessimism              0.032    26.733    
                         clock uncertainty           -0.157    26.575    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    26.009    u_dvi_display/u_frame_buffer/fb_memory_reg_1_15
  -------------------------------------------------------------------
                         required time                         26.009    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                 13.150    

Slack (MET) :             13.204ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.580ns (5.486%)  route 9.993ns (94.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 26.528 - 24.999 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.038     2.041    u_dvi_display/u_vga_control/clk
    SLICE_X106Y124       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.456     2.497 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.723     6.220    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y92        LUT4 (Prop_lut4_I1_O)        0.124     6.344 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10/O
                         net (fo=22, routed)          6.270    12.614    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.525    26.528    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/CLKARDCLK
                         clock pessimism              0.014    26.542    
                         clock uncertainty           -0.157    26.384    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.818    u_dvi_display/u_frame_buffer/fb_memory_reg_0_15
  -------------------------------------------------------------------
                         required time                         25.818    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                 13.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.153 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.153    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_7
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.166 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.166    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_5
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.189 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.189    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_6
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.191 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.191    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_4
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.140 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.140    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.193 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.193    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1_n_7
    SLICE_X104Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y101       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.140 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.140    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.206 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.206    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1_n_5
    SLICE_X104Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[18]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y101       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.348%)  route 0.127ns (20.652%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.140 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.140    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.229 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.229    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1_n_6
    SLICE_X104Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[17]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y101       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.415%)  route 0.127ns (20.585%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.140 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.140    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.231 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.231    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1_n_4
    SLICE_X104Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y101       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y101       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.493ns (79.481%)  route 0.127ns (20.519%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.140 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.140    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.180 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.180    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.233 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.233    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1_n_7
    SLICE_X104Y102       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y102       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[20]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y102       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.506ns (79.903%)  route 0.127ns (20.097%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.611     0.613    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[6]/Q
                         net (fo=2, routed)           0.127     0.903    u_dvi_display/u_msec_timer/msec_elapsed[6]
    SLICE_X104Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.059 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[7]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.099 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.100    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.140 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.140    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.180 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.180    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.246 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.246    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1_n_5
    SLICE_X104Y102       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.968     0.970    u_dvi_display/u_msec_timer/clk
    SLICE_X104Y102       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y102       FDCE (Hold_fdce_C_D)         0.134     1.099    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X2Y21     u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y18     u_dvi_display/u_frame_buffer/fb_memory_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X2Y18     u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y12     u_dvi_display/u_frame_buffer/fb_memory_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y22     u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y11     u_dvi_display/u_frame_buffer/fb_memory_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y10     u_dvi_display/u_frame_buffer/fb_memory_reg_1_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X2Y17     u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y11     u_dvi_display/u_frame_buffer/fb_memory_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_1_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       24.999      188.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X112Y99    u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X112Y99    u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y97    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y99    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y99    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y97    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y97    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y97    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y98    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y98    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X112Y99    u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X112Y99    u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y121   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y123   u_dvi_display/u_msec_timer/msec_cntr_r_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y123   u_dvi_display/u_msec_timer/msec_cntr_r_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y121   u_dvi_display/u_msec_timer/msec_cntr_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y121   u_dvi_display/u_msec_timer/msec_cntr_r_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y121   u_dvi_display/u_msec_timer/msec_cntr_r_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y97    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y99    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  serial_clk
  To Clock:  serial_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_video_clock_gen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y128    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y127    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y126    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y125    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y130    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y129    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y122    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y121    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[63]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 0.580ns (5.442%)  route 10.077ns (94.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 15.210 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.419     9.805    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X80Y116        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.712    15.210    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X80Y116        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[63]/C
                         clock pessimism              0.466    15.676    
                         clock uncertainty           -0.125    15.551    
    SLICE_X80Y116        FDCE (Recov_fdce_C_CLR)     -0.405    15.146    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[63]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[27][10]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.653ns  (logic 0.580ns (5.445%)  route 10.073ns (94.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 15.210 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.415     9.800    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X81Y116        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.712    15.210    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X81Y116        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][10]/C
                         clock pessimism              0.466    15.676    
                         clock uncertainty           -0.125    15.551    
    SLICE_X81Y116        FDCE (Recov_fdce_C_CLR)     -0.405    15.146    u_cpu/u_exec_unit/u_regfile/xreg_reg[27][10]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[27][13]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.653ns  (logic 0.580ns (5.445%)  route 10.073ns (94.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 15.210 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.415     9.800    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X81Y116        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.712    15.210    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X81Y116        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][13]/C
                         clock pessimism              0.466    15.676    
                         clock uncertainty           -0.125    15.551    
    SLICE_X81Y116        FDCE (Recov_fdce_C_CLR)     -0.405    15.146    u_cpu/u_exec_unit/u_regfile/xreg_reg[27][13]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[27][1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.653ns  (logic 0.580ns (5.445%)  route 10.073ns (94.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 15.210 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.415     9.800    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X81Y116        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.712    15.210    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X81Y116        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][1]/C
                         clock pessimism              0.466    15.676    
                         clock uncertainty           -0.125    15.551    
    SLICE_X81Y116        FDCE (Recov_fdce_C_CLR)     -0.405    15.146    u_cpu/u_exec_unit/u_regfile/xreg_reg[27][1]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[27][8]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.653ns  (logic 0.580ns (5.445%)  route 10.073ns (94.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 15.210 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.415     9.800    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X81Y116        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.712    15.210    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X81Y116        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][8]/C
                         clock pessimism              0.466    15.676    
                         clock uncertainty           -0.125    15.551    
    SLICE_X81Y116        FDCE (Recov_fdce_C_CLR)     -0.405    15.146    u_cpu/u_exec_unit/u_regfile/xreg_reg[27][8]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[27][9]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.653ns  (logic 0.580ns (5.445%)  route 10.073ns (94.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 15.210 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.415     9.800    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X81Y116        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.712    15.210    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X81Y116        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[27][9]/C
                         clock pessimism              0.466    15.676    
                         clock uncertainty           -0.125    15.551    
    SLICE_X81Y116        FDCE (Recov_fdce_C_CLR)     -0.405    15.146    u_cpu/u_exec_unit/u_regfile/xreg_reg[27][9]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.642ns  (logic 0.580ns (5.450%)  route 10.062ns (94.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.404     9.790    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X85Y113        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.715    15.213    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X85Y113        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/C
                         clock pessimism              0.466    15.679    
                         clock uncertainty           -0.125    15.554    
    SLICE_X85Y113        FDCE (Recov_fdce_C_CLR)     -0.405    15.149    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[13]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.561ns  (logic 0.580ns (5.492%)  route 9.981ns (94.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.323     9.708    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X80Y112        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.715    15.213    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X80Y112        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[13]/C
                         clock pessimism              0.466    15.679    
                         clock uncertainty           -0.125    15.554    
    SLICE_X80Y112        FDCE (Recov_fdce_C_CLR)     -0.405    15.149    u_cpu/u_exec_unit/u_divider/div_region_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[14]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.561ns  (logic 0.580ns (5.492%)  route 9.981ns (94.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.323     9.708    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X80Y112        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.715    15.213    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X80Y112        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[14]/C
                         clock pessimism              0.466    15.679    
                         clock uncertainty           -0.125    15.554    
    SLICE_X80Y112        FDCE (Recov_fdce_C_CLR)     -0.405    15.149    u_cpu/u_exec_unit/u_divider/div_region_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_region_r_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.556ns  (logic 0.580ns (5.494%)  route 9.976ns (94.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.262    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.386 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.318     9.704    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X81Y112        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_region_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.715    15.213    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X81Y112        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_region_r_reg[3]/C
                         clock pessimism              0.466    15.679    
                         clock uncertainty           -0.125    15.554    
    SLICE_X81Y112        FDCE (Recov_fdce_C_CLR)     -0.405    15.149    u_cpu/u_exec_unit/u_divider/div_region_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  5.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[48]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.791%)  route 0.668ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.447     0.257    u_cpu/u_control_unit/reset
    SLICE_X106Y105       FDCE                                         f  u_cpu/u_control_unit/mcycle_r_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.991    -0.749    u_cpu/u_control_unit/clk
    SLICE_X106Y105       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[48]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X106Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.337    u_cpu/u_control_unit/mcycle_r_reg[48]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[49]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.791%)  route 0.668ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.447     0.257    u_cpu/u_control_unit/reset
    SLICE_X106Y105       FDCE                                         f  u_cpu/u_control_unit/mcycle_r_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.991    -0.749    u_cpu/u_control_unit/clk
    SLICE_X106Y105       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[49]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X106Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.337    u_cpu/u_control_unit/mcycle_r_reg[49]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[50]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.791%)  route 0.668ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.447     0.257    u_cpu/u_control_unit/reset
    SLICE_X106Y105       FDCE                                         f  u_cpu/u_control_unit/mcycle_r_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.991    -0.749    u_cpu/u_control_unit/clk
    SLICE_X106Y105       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[50]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X106Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.337    u_cpu/u_control_unit/mcycle_r_reg[50]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[51]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.791%)  route 0.668ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.447     0.257    u_cpu/u_control_unit/reset
    SLICE_X106Y105       FDCE                                         f  u_cpu/u_control_unit/mcycle_r_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.991    -0.749    u_cpu/u_control_unit/clk
    SLICE_X106Y105       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[51]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X106Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.337    u_cpu/u_control_unit/mcycle_r_reg[51]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.077%)  route 0.413ns (68.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.192     0.002    u_ssd_driver/reset
    SLICE_X112Y90        FDCE                                         f  u_ssd_driver/counter_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.907    -0.833    u_ssd_driver/clk
    SLICE_X112Y90        FDCE                                         r  u_ssd_driver/counter_r_reg[16]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y90        FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    u_ssd_driver/counter_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.077%)  route 0.413ns (68.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.192     0.002    u_ssd_driver/reset
    SLICE_X112Y90        FDCE                                         f  u_ssd_driver/counter_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.907    -0.833    u_ssd_driver/clk
    SLICE_X112Y90        FDCE                                         r  u_ssd_driver/counter_r_reg[17]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y90        FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    u_ssd_driver/counter_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[18]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.077%)  route 0.413ns (68.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.192     0.002    u_ssd_driver/reset
    SLICE_X112Y90        FDCE                                         f  u_ssd_driver/counter_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.907    -0.833    u_ssd_driver/clk
    SLICE_X112Y90        FDCE                                         r  u_ssd_driver/counter_r_reg[18]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y90        FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    u_ssd_driver/counter_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[19]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.077%)  route 0.413ns (68.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.192     0.002    u_ssd_driver/reset
    SLICE_X112Y90        FDCE                                         f  u_ssd_driver/counter_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.907    -0.833    u_ssd_driver/clk
    SLICE_X112Y90        FDCE                                         r  u_ssd_driver/counter_r_reg[19]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y90        FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    u_ssd_driver/counter_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[52]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.070%)  route 0.741ns (79.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.520     0.330    u_cpu/u_control_unit/reset
    SLICE_X106Y106       FDCE                                         f  u_cpu/u_control_unit/mcycle_r_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.991    -0.749    u_cpu/u_control_unit/clk
    SLICE_X106Y106       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[52]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X106Y106       FDCE (Remov_fdce_C_CLR)     -0.092    -0.337    u_cpu/u_control_unit/mcycle_r_reg[52]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[53]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.070%)  route 0.741ns (79.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.635    -0.596    u_resync/clk
    SLICE_X110Y91        FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.234    u_resync/p_0_in
    SLICE_X110Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.520     0.330    u_cpu/u_control_unit/reset
    SLICE_X106Y106       FDCE                                         f  u_cpu/u_control_unit/mcycle_r_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.991    -0.749    u_cpu/u_control_unit/clk
    SLICE_X106Y106       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[53]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X106Y106       FDCE (Remov_fdce_C_CLR)     -0.092    -0.337    u_cpu/u_control_unit/mcycle_r_reg[53]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.667    





