
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.923344                       # Number of seconds simulated
sim_ticks                                1923344403500                       # Number of ticks simulated
final_tick                               1923344403500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197355                       # Simulator instruction rate (inst/s)
host_op_rate                                   345890                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              759163510                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823992                       # Number of bytes of host memory used
host_seconds                                  2533.51                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           36480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       334313888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334350368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41212704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41212704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10447309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10448449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1287897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1287897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          173819045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173838012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21427626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21427626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21427626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         173819045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            195265638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10448449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1287897                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10448449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1287897                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              667917120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  783616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74833664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               334350368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41212704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                118598                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9126702                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            668552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            647122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            649876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            668217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            638628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            640618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            654671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            637581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            643821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            642419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           644994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           651007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           662675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           666300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           657557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           662167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             80542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74682                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1923327985500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10448449                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1287897                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10436205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5979037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.225822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.600991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.602237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2185161     36.55%     36.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3564465     59.62%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85188      1.42%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26495      0.44%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15346      0.26%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11736      0.20%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10714      0.18%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8403      0.14%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71529      1.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5979037                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     147.414041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.631674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    223.329201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         58961     83.28%     83.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5858      8.27%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         5226      7.38%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          278      0.39%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          171      0.24%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          109      0.15%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           64      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           33      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           23      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           19      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           21      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           14      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70795                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.516364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.494343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51990     73.44%     73.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1202      1.70%     75.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17456     24.66%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70795                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 161532753250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            357211597000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52181025000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15478.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34228.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       347.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5128780                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  497664                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     163877.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22533169680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12294884250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             40601067000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3815456400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         125623474080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1032502047570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         248302938750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1485673037730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.442643                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 406804024500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64224680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1452315458000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22668350040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12368643375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             40801332000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3761452080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         125623474080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1032777280620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         248061506250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1486062038445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            772.644895                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 406052732250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64224680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1453066750250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3846688807                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3846688807                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          15239087                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.617571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278570715                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15241135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.277557                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1017493500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.617571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2365735935                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2365735935                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    206785831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       206785831                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71784884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71784884                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278570715                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278570715                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278570715                       # number of overall hits
system.cpu.dcache.overall_hits::total       278570715                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14547459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14547459                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       693676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       693676                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     15241135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15241135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     15241135                       # number of overall misses
system.cpu.dcache.overall_misses::total      15241135                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 928183833000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 928183833000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  39207686000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  39207686000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 967391519000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 967391519000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 967391519000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 967391519000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.065726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065726                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009571                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009571                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051874                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051874                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051874                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051874                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63803.845950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63803.845950                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56521.612395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56521.612395                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63472.406681                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63472.406681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63472.406681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63472.406681                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3190815                       # number of writebacks
system.cpu.dcache.writebacks::total           3190815                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14547459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14547459                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       693676                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       693676                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     15241135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15241135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     15241135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15241135                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 913636374000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 913636374000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  38514010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38514010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 952150384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 952150384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 952150384000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 952150384000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.065726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.051874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.051874                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.051874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051874                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62803.845950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62803.845950                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55521.612395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55521.612395                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62472.406681                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62472.406681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62472.406681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62472.406681                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               173                       # number of replacements
system.cpu.icache.tags.tagsinuse           937.101904                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677316803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1143                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          592578.130359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   937.101904                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.915139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.915139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          970                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          970                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418544711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418544711                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677316803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677316803                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677316803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677316803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677316803                       # number of overall hits
system.cpu.icache.overall_hits::total       677316803                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1143                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1143                       # number of overall misses
system.cpu.icache.overall_misses::total          1143                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90836500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90836500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90836500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90836500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90836500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90836500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79472.003500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79472.003500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79472.003500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79472.003500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79472.003500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79472.003500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          173                       # number of writebacks
system.cpu.icache.writebacks::total               173                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1143                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1143                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89693500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89693500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89693500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89693500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89693500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89693500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78472.003500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78472.003500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78472.003500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78472.003500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78472.003500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78472.003500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10526745                       # number of replacements
system.l2.tags.tagsinuse                 32297.274783                       # Cycle average of tags in use
system.l2.tags.total_refs                    18727803                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10559428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.773562                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1845604171000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6194.772624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.044770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26099.457389                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.189049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.796492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985635                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997406                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41734641                       # Number of tag accesses
system.l2.tags.data_accesses                 41734641                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3190815                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3190815                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          173                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              173                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             245874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                245874                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4547952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4547952                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4793826                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4793829                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data              4793826                       # number of overall hits
system.l2.overall_hits::total                 4793829                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           447802                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              447802                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1140                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9999507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9999507                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10447309                       # number of demand (read+write) misses
system.l2.demand_misses::total               10448449                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1140                       # number of overall misses
system.l2.overall_misses::cpu.data           10447309                       # number of overall misses
system.l2.overall_misses::total              10448449                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  34891819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34891819000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     87946500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87946500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 844061689500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 844061689500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      87946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  878953508500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     879041455000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     87946500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 878953508500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    879041455000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3190815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3190815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          173                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          173                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         693676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            693676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14547459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14547459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          15241135                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15242278                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         15241135                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15242278                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.645549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.645549                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997375                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.687371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.687371                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997375                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.685468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.685491                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997375                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.685468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.685491                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 77917.961510                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77917.961510                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77146.052632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77146.052632                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84410.330379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84410.330379                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77146.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84132.048597                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84131.286376                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77146.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84132.048597                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84131.286376                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1287897                       # number of writebacks
system.l2.writebacks::total                   1287897                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       500253                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        500253                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       447802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         447802                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1140                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9999507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9999507                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10447309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10448449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10447309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10448449                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  30413799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30413799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     76546500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76546500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 744066619500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 744066619500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     76546500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 774480418500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 774556965000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     76546500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 774480418500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 774556965000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.645549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.645549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.687371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.687371                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.685468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.685491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.685468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.685491                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 67917.961510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67917.961510                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67146.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67146.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74410.330379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74410.330379                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67146.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74132.048597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74131.286376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67146.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74132.048597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74131.286376                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10000647                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1287897                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9126702                       # Transaction distribution
system.membus.trans_dist::ReadExReq            447802                       # Transaction distribution
system.membus.trans_dist::ReadExResp           447802                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10000647                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31311497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31311497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31311497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    375563072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    375563072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375563072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          20863048                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20863048    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20863048                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23450283500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36087905000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     30481538                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15239260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         612399                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       612399                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          14548602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4478712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          173                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21287119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           693676                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          693676                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14547459                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     45721356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              45723815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    589822400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              589864512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10526745                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         25769023                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023765                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.152316                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25156623     97.62%     97.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 612400      2.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25769023                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16836263000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1143000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15241135000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
