# MIPS-21bit-Single-Cycle-Processor
In this project MIPS 21bit Single Cycle Processor was implemented and designed with Verilog language using Xilinx Integrated Synthesis Environment (ISE) tools
