#--------------------------------------------------------------------------
#
#  Unpublished work. Copyright 2022 Siemens
#
#  This material contains trade secrets or otherwise confidential 
#  information owned by Siemens Industry Software Inc. or its affiliates 
#  (collectively, SISW), or its licensors. Access to and use of this 
#  information is strictly limited as set forth in the Customer's 
#  applicable agreements with SISW.
#
#--------------------------------------------------------------------------
#  File created by: Tessent Shell
#          Version: 2022.4
#       Created on: Mon Apr 28 10:58:55 IST 2025
#--------------------------------------------------------------------------

set synthesis_dictionary {
  design_source_dictionary {
    read1 {
      format verilog_2001
      work_library work
      files {
        ./memlibc_memory_bist_assembly_rtl_tessent_sib_1.v ./memlibc_memory_bist_assembly_rtl_tessent_sib_2.v
      }
    }
  }
  designs_dictionary {
    memlibc_memory_bist_assembly_rtl_tessent_sib_1 {
      boundary_optimization off
      size_only_prefix_list tessent_persistent_cell_
      sdc {
        file_name memlibc_memory_bist_assembly_rtl_ijtag.sdc
        proc_list memlibc_memory_bist_assembly_rtl_tessent_sib_1
      }
      output_files {
        memlibc_memory_bist_assembly_rtl_tessent_sib_1.vg {
          module_name_list memlibc_memory_bist_assembly_rtl_tessent_sib_1
        }
      }
    }
    memlibc_memory_bist_assembly_rtl_tessent_sib_2 {
      boundary_optimization off
      size_only_prefix_list tessent_persistent_cell_
      sdc {
        file_name memlibc_memory_bist_assembly_rtl_ijtag.sdc
        proc_list memlibc_memory_bist_assembly_rtl_tessent_sib_2
      }
      output_files {
        memlibc_memory_bist_assembly_rtl_tessent_sib_2.vg {
          module_name_list memlibc_memory_bist_assembly_rtl_tessent_sib_2
        }
      }
    }
  }
}
