read_verilog ../top.v
proc
tee -o result.log sat -set-all-undef-at U 1 middle
