DESIGN=build
DESDIR=C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\designer\build
FAM=IGLOO2
DIE=PA4MGL5000
PACKAGE=fg896
SPEED=-1
VOLTAGE=1.2
TEMPR=IND
VOLTR=IND
VCCI_1.2_VOLTR=COM
VCCI_1.5_VOLTR=COM
VCCI_1.8_VOLTR=COM
VCCI_2.5_VOLTR=COM
VCCI_3.3_VOLTR=COM
LAYOUT_MODE=TIMING_DRIVEN
INCREMENTAL_MODE=OFF
PA4_LAYOUT_HIGH_EFFORT_MODE=0
PDPR=0
PA4_PHYS_OPT_MODE=0
PA4_LAYOUT_SEQ_OPT_MODE=0
RANDOM_SEED=0
NETLIST_TYPE=EDIF
LAYOUT_STATE=NOT_VALID
