ENOMEM	,	V_66
parent	,	V_72
ADC_V2_CON2_OSEL	,	V_22
ADC_V2_CON1	,	F_26
modes	,	V_74
dev_get_drvdata	,	F_74
ADC_V2_CON2	,	F_28
of_match_node	,	F_36
enable_reg	,	V_11
val2	,	V_38
EXYNOS_ADC_TIMEOUT	,	V_47
exynos_adc_match	,	V_31
ADC_V1_CON_PRSCEN	,	V_12
writeval	,	V_57
dev	,	V_8
ADC_S3C2410_CON_SELMUX	,	F_24
exynos_adc_get_data	,	F_35
"failed getting regulator, err = %ld\n"	,	L_14
INDIO_DIRECT_MODE	,	V_75
"failed requesting irq, irq = %d\n"	,	L_15
"no irq resource?\n"	,	L_8
ADC_V2_CON2_ACH_MASK	,	V_25
to_platform_device	,	F_49
"failed enabling adc clock: %d\n"	,	L_3
val	,	V_37
clk	,	V_6
regulator_disable	,	F_70
clk_enable	,	F_9
ADC_V2_INT_ST	,	F_32
request_irq	,	F_64
mlock	,	V_43
indio_dev	,	V_34
exynos_adc_data	,	V_26
wait_for_completion_timeout	,	F_41
IRQ_HANDLED	,	V_55
exynos_adc_disable_clk	,	F_6
clear_irq	,	V_54
needs_sclk	,	V_4
exynos_adc_v2_init_hw	,	F_25
err_disable_clk	,	V_79
of_node	,	V_32
ADC_V2_CON2_ACH_SEL	,	F_34
iio_priv	,	F_38
device	,	V_59
ENODEV	,	V_65
iio_device_unregister	,	F_68
ADC_V1_CON_STANDBY	,	V_16
"failed getting sclk clock, err = %ld\n"	,	L_12
free_irq	,	F_69
ADC_CON_EN_START	,	V_18
exit_hw	,	V_82
exynos_adc_probe	,	F_51
devm_regulator_get	,	F_60
of_platform_populate	,	F_66
IIO_CHAN_INFO_RAW	,	V_41
device_node	,	V_61
init_completion	,	F_58
mutex_unlock	,	F_43
exynos_adc_v1_exit_hw	,	F_14
exynos_read_raw	,	F_37
"failed preparing adc clock: %d\n"	,	L_1
exynos_adc_v2_clear_irq	,	F_31
err_irq	,	V_80
completion	,	V_44
devm_ioremap_resource	,	F_54
address	,	V_46
c	,	V_60
devm_iio_device_alloc	,	F_52
irq	,	V_52
regs	,	V_14
EINVAL	,	V_42
clk_prepare	,	F_4
ADC_V2_CON1_SOFT_RESET	,	V_21
exynos_adc_remove	,	F_71
mutex_lock	,	F_39
vdd	,	V_68
ADC_V1_MUX	,	F_19
ADC_V1_DATX	,	F_45
chan	,	V_36
complete	,	F_46
platform_device	,	V_27
num_channels	,	V_78
exynos_adc_s3c2443_start_conv	,	F_22
con	,	V_15
data	,	V_3
exynos_adc_prepare_clk	,	F_3
ADC_V1_CON	,	F_13
reinit_completion	,	F_40
exynos_adc_v2_exit_hw	,	F_30
pdev	,	V_28
exynos_adc_s3c2416_start_conv	,	F_20
device_for_each_child	,	F_67
exynos_adc_reg_access	,	F_47
"failed getting clock, err = %ld\n"	,	L_10
u32	,	T_1
reg	,	V_56
"failed enabling sclk_adc clock: %d\n"	,	L_4
"vdd"	,	L_13
exynos_adc	,	V_1
ADC_V2_CON2_C_TIME	,	F_27
exynos_adc_resume	,	F_75
exynos_adc_unprepare_clk	,	F_1
platform_get_irq	,	F_57
info	,	V_2
exynos_adc_suspend	,	F_73
ret	,	V_7
ADC_S3C2410_MUX	,	F_21
"failed allocating iio device\n"	,	L_6
resource	,	V_63
"adc"	,	L_9
err_disable_reg	,	V_69
PTR_ERR	,	F_56
err_unprepare_clk	,	V_70
readval	,	V_58
platform_device_unregister	,	F_50
ETIMEDOUT	,	V_49
channels	,	V_76
exynos_adc_enable_clk	,	F_8
ADC_V2_CON2_HIGHF	,	V_24
ADC_S3C2416_CON_RES_SEL	,	V_19
name	,	V_71
platform_get_resource	,	F_53
init_hw	,	V_48
platform_set_drvdata	,	F_62
iio_chan_spec	,	V_35
con1	,	V_9
iio_dev	,	V_33
exynos_adc_iio_channels	,	V_77
np	,	V_62
platform_get_drvdata	,	F_72
start_conv	,	V_45
ADC_V1_CON_RES	,	V_13
"failed getting exynos_adc_data\n"	,	L_7
timeout	,	V_40
dev_err	,	F_5
mem	,	V_64
"sclk"	,	L_11
exynos_adc_iio_info	,	V_73
exynos_adc_isr	,	F_44
exynos_adc_remove_devices	,	F_48
iio_device_register	,	F_65
of_device_id	,	V_29
needs_adc_phy	,	V_10
addr	,	V_17
IORESOURCE_MEM	,	V_67
value	,	V_50
con2	,	V_20
exynos_adc_v1_start_conv	,	F_18
mask	,	V_39
ADC_V2_INT_EN	,	F_29
dev_name	,	F_63
readl	,	F_15
devm_clk_get	,	F_59
ADC_V1_INTCLR	,	F_17
writel	,	F_11
irqreturn_t	,	T_2
match	,	V_30
"failed preparing sclk_adc clock: %d\n"	,	L_2
dev_warn	,	F_42
"Conversion timed out! Resetting\n"	,	L_5
exynos_adc_v2_start_conv	,	F_33
ADC_V2_CON2_ESEL	,	V_23
dev_id	,	V_53
ADC_V1_CON_PRSCLV	,	F_12
clk_unprepare	,	F_2
exynos_adc_v1_clear_irq	,	F_16
IIO_VAL_INT	,	V_51
"failed adding child nodes\n"	,	L_16
exynos_adc_v1_init_hw	,	F_10
sclk	,	V_5
regulator_enable	,	F_61
exynos_adc_s3c64xx_start_conv	,	F_23
err_of_populate	,	V_81
clk_disable	,	F_7
IS_ERR	,	F_55
