mcu=[{"name":"STM32F030C6Tx","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F030C6Tx"}},{"name":"STM32F030C8Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F030C8Tx"}},{"name":"STM32F030CCTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F030CCTx"}},{"name":"STM32F030F4Px","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F030F4Px"}},{"name":"STM32F030K6Tx","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F030K6Tx"}},{"name":"STM32F030R8Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F030R8Tx"}},{"name":"STM32F030RCTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F030RCTx"}},{"name":"STM32F070C6Tx","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F070C6Tx"}},{"name":"STM32F070CBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F070CBTx"}},{"name":"STM32F070F6Px","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F070F6Px"}},{"name":"STM32F070RBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x0.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F070RBTx"}},{"name":"STM32F031C4Tx","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F031C4Tx"}},{"name":"STM32F031C6Tx","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F031C6Tx"}},{"name":"STM32F031E6Yx","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F031E6Yx"}},{"name":"STM32F031F4Px","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F031F4Px"}},{"name":"STM32F031F6Px","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F031F6Px"}},{"name":"STM32F031G4Ux","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F031G4Ux"}},{"name":"STM32F031G6Ux","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F031G6Ux"}},{"name":"STM32F031K4Ux","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F031K4Ux"}},{"name":"STM32F031K6Ux","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F031K6Ux"}},{"name":"STM32F031K6Tx","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F031K6Tx"}},{"name":"STM32F051C4Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F051C4Tx"}},{"name":"STM32F051C4Ux","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F051C4Ux"}},{"name":"STM32F051C6Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F051C6Tx"}},{"name":"STM32F051C6Ux","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F051C6Ux"}},{"name":"STM32F051C8Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F051C8Tx"}},{"name":"STM32F051C8Ux","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F051C8Ux"}},{"name":"STM32F051K4Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F051K4Tx"}},{"name":"STM32F051K4Ux","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F051K4Ux"}},{"name":"STM32F051K6Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F051K6Tx"}},{"name":"STM32F051K6Ux","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F051K6Ux"}},{"name":"STM32F051K8Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F051K8Tx"}},{"name":"STM32F051K8Ux","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F051K8Ux"}},{"name":"STM32F051R4Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F051R4Tx"}},{"name":"STM32F051R6Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F051R6Tx"}},{"name":"STM32F051R8Hx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F051R8Hx"}},{"name":"STM32F051R8Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F051R8Tx"}},{"name":"STM32F051T8Yx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F051T8Yx"}},{"name":"STM32F071C8Tx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F071C8Tx"}},{"name":"STM32F071CBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F071CBTx"}},{"name":"STM32F071C8Ux","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F071C8Ux"}},{"name":"STM32F071CBUx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F071CBUx"}},{"name":"STM32F071CBYx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F071CBYx"}},{"name":"STM32F071RBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F071RBTx"}},{"name":"STM32F071V8Hx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F071V8Hx"}},{"name":"STM32F071VBHx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F071VBHx"}},{"name":"STM32F071V8Tx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F071V8Tx"}},{"name":"STM32F071VBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F071VBTx"}},{"name":"STM32F091CBTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F091CBTx"}},{"name":"STM32F091CCTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F091CCTx"}},{"name":"STM32F091CBUx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F091CBUx"}},{"name":"STM32F091CCUx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F091CCUx"}},{"name":"STM32F091RBTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F091RBTx"}},{"name":"STM32F091RCTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F091RCTx"}},{"name":"STM32F091RCHx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F091RCHx"}},{"name":"STM32F091RCYx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F091RCYx"}},{"name":"STM32F091VBTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F091VBTx"}},{"name":"STM32F091VCTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F091VCTx"}},{"name":"STM32F091VCHx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x1.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F091VCHx"}},{"name":"STM32F042C4Tx","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F042C4Tx"}},{"name":"STM32F042C6Tx","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F042C6Tx"}},{"name":"STM32F042C4Ux","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F042C4Ux"}},{"name":"STM32F042C6Ux","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F042C6Ux"}},{"name":"STM32F042F4Px","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F042F4Px"}},{"name":"STM32F042F6Px","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F042F6Px"}},{"name":"STM32F042G4Ux","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F042G4Ux"}},{"name":"STM32F042G6Ux","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F042G6Ux"}},{"name":"STM32F042K4Tx","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F042K4Tx"}},{"name":"STM32F042K6Tx","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F042K6Tx"}},{"name":"STM32F042K4Ux","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F042K4Ux"}},{"name":"STM32F042K6Ux","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F042K6Ux"}},{"name":"STM32F042T6Yx","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F042T6Yx"}},{"name":"STM32F072C8Tx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F072C8Tx"}},{"name":"STM32F072CBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F072CBTx"}},{"name":"STM32F072C8Ux","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F072C8Ux"}},{"name":"STM32F072CBUx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F072CBUx"}},{"name":"STM32F072CBYx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F072CBYx"}},{"name":"STM32F072R8Tx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F072R8Tx"}},{"name":"STM32F072RBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F072RBTx"}},{"name":"STM32F072RBHx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F072RBHx"}},{"name":"STM32F072RBIx","status":"Obsolete","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F072RBIx"}},{"name":"STM32F072V8Hx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F072V8Hx"}},{"name":"STM32F072VBHx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F072VBHx"}},{"name":"STM32F072V8Tx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F072V8Tx"}},{"name":"STM32F072VBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x2.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F072VBTx"}},{"name":"STM32F038C6Tx","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F038C6Tx"}},{"name":"STM32F038E6Yx","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F038E6Yx"}},{"name":"STM32F038F6Px","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F038F6Px"}},{"name":"STM32F038G6Ux","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F038G6Ux"}},{"name":"STM32F038K6Ux","status":"Active","dieId":"0444","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F038K6Ux"}},{"name":"STM32F048C6Ux","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F048C6Ux"}},{"name":"STM32F048G6Ux","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F048G6Ux"}},{"name":"STM32F048T6Yx","status":"Active","dieId":"0445","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F048T6Yx"}},{"name":"STM32F058C8Ux","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F058C8Ux"}},{"name":"STM32F058R8Hx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F058R8Hx"}},{"name":"STM32F058R8Tx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F058R8Tx"}},{"name":"STM32F058T8Yx","status":"Active","dieId":"0440","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F058T8Yx"}},{"name":"STM32F078CBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F078CBTx"}},{"name":"STM32F078CBUx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F078CBUx"}},{"name":"STM32F078CBYx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F078CBYx"}},{"name":"STM32F078RBHx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F078RBHx"}},{"name":"STM32F078RBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F078RBTx"}},{"name":"STM32F078VBHx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F078VBHx"}},{"name":"STM32F078VBTx","status":"Active","dieId":"0448","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F078VBTx"}},{"name":"STM32F098CCTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F098CCTx"}},{"name":"STM32F098CCUx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F098CCUx"}},{"name":"STM32F098RCHx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F098RCHx"}},{"name":"STM32F098RCTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F098RCTx"}},{"name":"STM32F098RCYx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F098RCYx"}},{"name":"STM32F098VCHx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F098VCHx"}},{"name":"STM32F098VCTx","status":"Active","dieId":"0442","parent":"stm32f0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F0x8.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F098VCTx"}},{"name":"STM32F100C4Tx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F100C4Tx"}},{"name":"STM32F100C6Tx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F100C6Tx"}},{"name":"STM32F100C8Tx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F100C8Tx"}},{"name":"STM32F100CBTx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F100CBTx"}},{"name":"STM32F100R4Hx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F100R4Hx"}},{"name":"STM32F100R6Hx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F100R6Hx"}},{"name":"STM32F100R4Tx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F100R4Tx"}},{"name":"STM32F100R6Tx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F100R6Tx"}},{"name":"STM32F100R8Hx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F100R8Hx"}},{"name":"STM32F100RBHx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F100RBHx"}},{"name":"STM32F100R8Tx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F100R8Tx"}},{"name":"STM32F100RBTx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F100RBTx"}},{"name":"STM32F100RCTx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x6000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F100RCTx"}},{"name":"STM32F100RDTx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F100RDTx"}},{"name":"STM32F100RETx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F100RETx"}},{"name":"STM32F100V8Tx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F100V8Tx"}},{"name":"STM32F100VBTx","status":"Active","dieId":"0420","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F100VBTx"}},{"name":"STM32F100VCTx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x6000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F100VCTx"}},{"name":"STM32F100VDTx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F100VDTx"}},{"name":"STM32F100VETx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F100VETx"}},{"name":"STM32F100ZCTx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x6000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F100ZCTx"}},{"name":"STM32F100ZDTx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F100ZDTx"}},{"name":"STM32F100ZETx","status":"Active","dieId":"0428","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F100.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F100ZETx"}},{"name":"STM32F101C4Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F101C4Tx"}},{"name":"STM32F101C6Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F101C6Tx"}},{"name":"STM32F101C8Tx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F101C8Tx"}},{"name":"STM32F101CBTx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F101CBTx"}},{"name":"STM32F101C8Ux","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F101C8Ux"}},{"name":"STM32F101CBUx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F101CBUx"}},{"name":"STM32F101R4Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F101R4Tx"}},{"name":"STM32F101R6Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F101R6Tx"}},{"name":"STM32F101R8Tx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F101R8Tx"}},{"name":"STM32F101RBTx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F101RBTx"}},{"name":"STM32F101RCTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F101RCTx"}},{"name":"STM32F101RDTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F101RDTx"}},{"name":"STM32F101RETx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F101RETx"}},{"name":"STM32F101RFTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F101RFTx"}},{"name":"STM32F101RGTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F101RGTx"}},{"name":"STM32F101RBHx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F101RBHx"}},{"name":"STM32F101T4Ux","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"VFQFPN36","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F101T4Ux"}},{"name":"STM32F101T6Ux","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"VFQFPN36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F101T6Ux"}},{"name":"STM32F101T8Ux","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"VFQFPN36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F101T8Ux"}},{"name":"STM32F101TBUx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"VFQFPN36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F101TBUx"}},{"name":"STM32F101V8Tx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F101V8Tx"}},{"name":"STM32F101VBTx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F101VBTx"}},{"name":"STM32F101VCTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F101VCTx"}},{"name":"STM32F101VDTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F101VDTx"}},{"name":"STM32F101VETx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F101VETx"}},{"name":"STM32F101VFTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F101VFTx"}},{"name":"STM32F101VGTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F101VGTx"}},{"name":"STM32F101ZCTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F101ZCTx"}},{"name":"STM32F101ZDTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F101ZDTx"}},{"name":"STM32F101ZETx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F101ZETx"}},{"name":"STM32F101ZFTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F101ZFTx"}},{"name":"STM32F101ZGTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F101.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F101ZGTx"}},{"name":"STM32F102C4Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F102.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F102C4Tx"}},{"name":"STM32F102C6Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F102.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F102C6Tx"}},{"name":"STM32F102C8Tx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F102.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F102C8Tx"}},{"name":"STM32F102CBTx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F102.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F102CBTx"}},{"name":"STM32F102R4Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F102.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F102R4Tx"}},{"name":"STM32F102R6Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F102.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F102R6Tx"}},{"name":"STM32F102R8Tx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F102.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F102R8Tx"}},{"name":"STM32F102RBTx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F102.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAMEXEC","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F102RBTx"}},{"name":"STM32F103C4Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F103C4Tx"}},{"name":"STM32F103C6Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F103C6Tx"}},{"name":"STM32F103C8Tx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F103C8Tx"}},{"name":"STM32F103CBTx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F103CBTx"}},{"name":"STM32F103C6Ux","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F103C6Ux"}},{"name":"STM32F103CBUx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F103CBUx"}},{"name":"STM32F103R4Hx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F103R4Hx"}},{"name":"STM32F103R6Hx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F103R6Hx"}},{"name":"STM32F103R4Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F103R4Tx"}},{"name":"STM32F103R6Tx","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F103R6Tx"}},{"name":"STM32F103R8Hx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F103R8Hx"}},{"name":"STM32F103RBHx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F103RBHx"}},{"name":"STM32F103R8Tx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F103R8Tx"}},{"name":"STM32F103RBTx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F103RBTx"}},{"name":"STM32F103RCTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F103RCTx"}},{"name":"STM32F103RDTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F103RDTx"}},{"name":"STM32F103RETx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F103RETx"}},{"name":"STM32F103RCYx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F103RCYx"}},{"name":"STM32F103RDYx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F103RDYx"}},{"name":"STM32F103REYx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F103REYx"}},{"name":"STM32F103RFTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F103RFTx"}},{"name":"STM32F103RGTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F103RGTx"}},{"name":"STM32F103T4Ux","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"VFQFPN36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F103T4Ux"}},{"name":"STM32F103T6Ux","status":"Active","dieId":"0412","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"VFQFPN36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F103T6Ux"}},{"name":"STM32F103T8Ux","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"VFQFPN36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F103T8Ux"}},{"name":"STM32F103TBUx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"VFQFPN36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F103TBUx"}},{"name":"STM32F103V8Hx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F103V8Hx"}},{"name":"STM32F103VBHx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F103VBHx"}},{"name":"STM32F103V8Tx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F103V8Tx"}},{"name":"STM32F103VBTx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F103VBTx"}},{"name":"STM32F103VCHx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F103VCHx"}},{"name":"STM32F103VDHx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F103VDHx"}},{"name":"STM32F103VEHx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F103VEHx"}},{"name":"STM32F103VCTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F103VCTx"}},{"name":"STM32F103VDTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F103VDTx"}},{"name":"STM32F103VETx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F103VETx"}},{"name":"STM32F103VFTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F103VFTx"}},{"name":"STM32F103VGTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F103VGTx"}},{"name":"STM32F103VBIx","status":"Active","dieId":"0410","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F103VBIx"}},{"name":"STM32F103ZCHx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F103ZCHx"}},{"name":"STM32F103ZDHx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F103ZDHx"}},{"name":"STM32F103ZEHx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F103ZEHx"}},{"name":"STM32F103ZCTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F103ZCTx"}},{"name":"STM32F103ZDTx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F103ZDTx"}},{"name":"STM32F103ZETx","status":"Active","dieId":"0414","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F103ZETx"}},{"name":"STM32F103ZFHx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F103ZFHx"}},{"name":"STM32F103ZGHx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F103ZGHx"}},{"name":"STM32F103ZFTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F103ZFTx"}},{"name":"STM32F103ZGTx","status":"Active","dieId":"0430","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F103.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F103ZGTx"}},{"name":"STM32F105R8Tx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F105R8Tx"}},{"name":"STM32F105RBTx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F105RBTx"}},{"name":"STM32F105RCTx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F105RCTx"}},{"name":"STM32F105V8Hx","status":"Obsolete","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F105V8Hx"}},{"name":"STM32F105VBHx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F105VBHx"}},{"name":"STM32F105V8Tx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F105V8Tx"}},{"name":"STM32F105VBTx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F105VBTx"}},{"name":"STM32F105VCTx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F105VCTx"}},{"name":"STM32F107RBTx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F107RBTx"}},{"name":"STM32F107RCTx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F107RCTx"}},{"name":"STM32F107VBTx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F107VBTx"}},{"name":"STM32F107VCTx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F107VCTx"}},{"name":"STM32F107VCHx","status":"Active","dieId":"0418","parent":"stm32f1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F107.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F107VCHx"}},{"name":"STM32F205RBTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F205RBTx"}},{"name":"STM32F205RCTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F205RCTx"}},{"name":"STM32F205RETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F205RETx"}},{"name":"STM32F205RFTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F205RFTx"}},{"name":"STM32F205RGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F205RGTx"}},{"name":"STM32F205REYx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP66","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F205REYx"}},{"name":"STM32F205RGYx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP66","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F205RGYx"}},{"name":"STM32F205RGEx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"EWLCSP66","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F205RGEx"}},{"name":"STM32F205VBTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F205VBTx"}},{"name":"STM32F205VCTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F205VCTx"}},{"name":"STM32F205VETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F205VETx"}},{"name":"STM32F205VFTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F205VFTx"}},{"name":"STM32F205VGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F205VGTx"}},{"name":"STM32F205ZCTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F205ZCTx"}},{"name":"STM32F205ZETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F205ZETx"}},{"name":"STM32F205ZFTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F205ZFTx"}},{"name":"STM32F205ZGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F205ZGTx"}},{"name":"STM32F215RETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F215RETx"}},{"name":"STM32F215RGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F215RGTx"}},{"name":"STM32F215VETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F215VETx"}},{"name":"STM32F215VGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F215VGTx"}},{"name":"STM32F215ZETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F215ZETx"}},{"name":"STM32F215ZGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F215.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F215ZGTx"}},{"name":"STM32F207ICHx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F207ICHx"}},{"name":"STM32F207IEHx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F207IEHx"}},{"name":"STM32F207IFHx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F207IFHx"}},{"name":"STM32F207IGHx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F207IGHx"}},{"name":"STM32F207ICTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F207ICTx"}},{"name":"STM32F207IETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F207IETx"}},{"name":"STM32F207IFTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F207IFTx"}},{"name":"STM32F207IGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F207IGTx"}},{"name":"STM32F207VCTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F207VCTx"}},{"name":"STM32F207VETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F207VETx"}},{"name":"STM32F207VFTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F207VFTx"}},{"name":"STM32F207VGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F207VGTx"}},{"name":"STM32F207ZCTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F207ZCTx"}},{"name":"STM32F207ZETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F207ZETx"}},{"name":"STM32F207ZFTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xC0000"}]},"CDefines":{"CDefine":"-DSTM32F207ZFTx"}},{"name":"STM32F207ZGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F207ZGTx"}},{"name":"STM32F217IEHx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F217IEHx"}},{"name":"STM32F217IGHx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F217IGHx"}},{"name":"STM32F217IETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F217IETx"}},{"name":"STM32F217IGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F217IGTx"}},{"name":"STM32F217VETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F217VETx"}},{"name":"STM32F217VGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F217VGTx"}},{"name":"STM32F217ZETx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F217ZETx"}},{"name":"STM32F217ZGTx","status":"Active","dieId":"0411","parent":"stm32f2","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F217.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F217ZGTx"}},{"name":"STM32F301C6Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F301C6Tx"}},{"name":"STM32F301C8Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F301C8Tx"}},{"name":"STM32F301C8Yx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F301C8Yx"}},{"name":"STM32F301K6Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F301K6Tx"}},{"name":"STM32F301K8Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F301K8Tx"}},{"name":"STM32F301K6Ux","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F301K6Ux"}},{"name":"STM32F301K8Ux","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F301K8Ux"}},{"name":"STM32F301R6Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F301R6Tx"}},{"name":"STM32F301R8Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F301.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F301R8Tx"}},{"name":"STM32F302C6Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F302C6Tx"}},{"name":"STM32F302C8Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F302C8Tx"}},{"name":"STM32F302CBTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F302CBTx"}},{"name":"STM32F302CCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F302CCTx"}},{"name":"STM32F302C8Yx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F302C8Yx"}},{"name":"STM32F302K6Ux","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F302K6Ux"}},{"name":"STM32F302K8Ux","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F302K8Ux"}},{"name":"STM32F302R6Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F302R6Tx"}},{"name":"STM32F302R8Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F302R8Tx"}},{"name":"STM32F302RBTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F302RBTx"}},{"name":"STM32F302RCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F302RCTx"}},{"name":"STM32F302RDTx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F302RDTx"}},{"name":"STM32F302RETx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F302RETx"}},{"name":"STM32F302VBTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F302VBTx"}},{"name":"STM32F302VCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F302VCTx"}},{"name":"STM32F302VDHx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F302VDHx"}},{"name":"STM32F302VEHx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F302VEHx"}},{"name":"STM32F302VDTx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F302VDTx"}},{"name":"STM32F302VETx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F302VETx"}},{"name":"STM32F302VCYx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F302VCYx"}},{"name":"STM32F302ZDTx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F302ZDTx"}},{"name":"STM32F302ZETx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F302.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F302ZETx"}},{"name":"STM32F303C6Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F303C6Tx"}},{"name":"STM32F303C8Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F303C8Tx"}},{"name":"STM32F303CBTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F303CBTx"}},{"name":"STM32F303CCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F303CCTx"}},{"name":"STM32F303C8Yx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F303C8Yx"}},{"name":"STM32F303K6Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F303K6Tx"}},{"name":"STM32F303K8Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F303K8Tx"}},{"name":"STM32F303R6Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F303R6Tx"}},{"name":"STM32F303R8Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F303R8Tx"}},{"name":"STM32F303RBTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F303RBTx"}},{"name":"STM32F303RCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F303RCTx"}},{"name":"STM32F303RDTx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F303RDTx"}},{"name":"STM32F303RETx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F303RETx"}},{"name":"STM32F303VBTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F303VBTx"}},{"name":"STM32F303VCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F303VCTx"}},{"name":"STM32F303VDHx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F303VDHx"}},{"name":"STM32F303VEHx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F303VEHx"}},{"name":"STM32F303VDTx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F303VDTx"}},{"name":"STM32F303VETx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F303VETx"}},{"name":"STM32F303VCYx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F303VCYx"}},{"name":"STM32F303VEYx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F303VEYx"}},{"name":"STM32F303ZDTx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F303ZDTx"}},{"name":"STM32F303ZETx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F303ZETx"}},{"name":"STM32F334C4Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F334C4Tx"}},{"name":"STM32F334C6Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F334C6Tx"}},{"name":"STM32F334C8Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F334C8Tx"}},{"name":"STM32F334C8Yx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F334C8Yx"}},{"name":"STM32F334K4Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F334K4Tx"}},{"name":"STM32F334K6Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F334K6Tx"}},{"name":"STM32F334K8Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F334K8Tx"}},{"name":"STM32F334K4Ux","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32F334K4Ux"}},{"name":"STM32F334K6Ux","status":"Obsolete","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F334K6Ux"}},{"name":"STM32F334K8Ux","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F334K8Ux"}},{"name":"STM32F334R6Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F334R6Tx"}},{"name":"STM32F334R8Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x4.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F334R8Tx"}},{"name":"STM32F373C8Tx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F373C8Tx"}},{"name":"STM32F373CBTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x6000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F373CBTx"}},{"name":"STM32F373CCTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F373CCTx"}},{"name":"STM32F373R8Tx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F373R8Tx"}},{"name":"STM32F373RBTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x6000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F373RBTx"}},{"name":"STM32F373RCTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F373RCTx"}},{"name":"STM32F373V8Hx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F373V8Hx"}},{"name":"STM32F373VBHx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x6000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F373VBHx"}},{"name":"STM32F373VCHx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F373VCHx"}},{"name":"STM32F373V8Tx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F373V8Tx"}},{"name":"STM32F373VBTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x6000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F373VBTx"}},{"name":"STM32F373VCTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F373.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F373VCTx"}},{"name":"STM32F303K6Ux","status":"Obsolete","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32F303K6Ux"}},{"name":"STM32F303K8Ux","status":"Obsolete","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F303.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F303K8Ux"}},{"name":"STM32F318C8Tx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F318C8Tx"}},{"name":"STM32F318C8Yx","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F318C8Yx"}},{"name":"STM32F318K8Ux","status":"Active","dieId":"0439","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F318K8Ux"}},{"name":"STM32F328C8Tx","status":"Active","dieId":"0438","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x3000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F328C8Tx"}},{"name":"STM32F358CCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F358CCTx"}},{"name":"STM32F358RCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F358RCTx"}},{"name":"STM32F358VCTx","status":"Active","dieId":"0422","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F358VCTx"}},{"name":"STM32F378CCTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F378CCTx"}},{"name":"STM32F378RCTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F378RCTx"}},{"name":"STM32F378RCYx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP66","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F378RCYx"}},{"name":"STM32F378VCHx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F378VCHx"}},{"name":"STM32F378VCTx","status":"Active","dieId":"0432","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F378VCTx"}},{"name":"STM32F398VETx","status":"Active","dieId":"0446","parent":"stm32f3","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F3x8.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F398VETx"}},{"name":"STM32F401CBUx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F401CBUx"}},{"name":"STM32F401CCUx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F401CCUx"}},{"name":"STM32F401CBYx","status":"Obsolete","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F401CBYx"}},{"name":"STM32F401CCYx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F401CCYx"}},{"name":"STM32F401CDUx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F401CDUx"}},{"name":"STM32F401CEUx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F401CEUx"}},{"name":"STM32F401CDYx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F401CDYx"}},{"name":"STM32F401CEYx","status":"Obsolete","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F401CEYx"}},{"name":"STM32F401CCFx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F401CCFx"}},{"name":"STM32F401RBTx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F401RBTx"}},{"name":"STM32F401RCTx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F401RCTx"}},{"name":"STM32F401RDTx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F401RDTx"}},{"name":"STM32F401RETx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F401RETx"}},{"name":"STM32F401VBHx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F401VBHx"}},{"name":"STM32F401VCHx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F401VCHx"}},{"name":"STM32F401VBTx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F401VBTx"}},{"name":"STM32F401VCTx","status":"Active","dieId":"0423","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F401VCTx"}},{"name":"STM32F401VDHx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F401VDHx"}},{"name":"STM32F401VEHx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F401VEHx"}},{"name":"STM32F401VDTx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32F401VDTx"}},{"name":"STM32F401VETx","status":"Active","dieId":"0433","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F401.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F401VETx"}},{"name":"STM32F405OEYx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP90","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F405OEYx"}},{"name":"STM32F405OGYx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP90","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F405OGYx"}},{"name":"STM32F405RGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F405RGTx"}},{"name":"STM32F405VGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F405VGTx"}},{"name":"STM32F405ZGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F405ZGTx"}},{"name":"STM32F415OGYx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP90","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F415OGYx"}},{"name":"STM32F415RGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F415RGTx"}},{"name":"STM32F415VGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F415VGTx"}},{"name":"STM32F415ZGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F405.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F415ZGTx"}},{"name":"STM32F407IEHx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F407IEHx"}},{"name":"STM32F407IGHx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F407IGHx"}},{"name":"STM32F407IETx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F407IETx"}},{"name":"STM32F407IGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F407IGTx"}},{"name":"STM32F407VETx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F407VETx"}},{"name":"STM32F407VGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F407VGTx"}},{"name":"STM32F407ZETx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F407ZETx"}},{"name":"STM32F407ZGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F407ZGTx"}},{"name":"STM32F417IEHx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F417IEHx"}},{"name":"STM32F417IGHx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F417IGHx"}},{"name":"STM32F417IETx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F417IETx"}},{"name":"STM32F417IGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F417IGTx"}},{"name":"STM32F417VETx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F417VETx"}},{"name":"STM32F417VGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F417VGTx"}},{"name":"STM32F417ZETx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F417ZETx"}},{"name":"STM32F417ZGTx","status":"Active","dieId":"0413","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F407.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F417ZGTx"}},{"name":"STM32F410C8Tx","status":"Obsolete","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F410C8Tx"}},{"name":"STM32F410CBTx","status":"Active","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F410CBTx"}},{"name":"STM32F410C8Ux","status":"Active","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F410C8Ux"}},{"name":"STM32F410CBUx","status":"Active","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F410CBUx"}},{"name":"STM32F410R8Ix","status":"Obsolete","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F410R8Ix"}},{"name":"STM32F410RBIx","status":"Active","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F410RBIx"}},{"name":"STM32F410R8Tx","status":"Active","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F410R8Tx"}},{"name":"STM32F410RBTx","status":"Active","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F410RBTx"}},{"name":"STM32F410T8Yx","status":"Active","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F410T8Yx"}},{"name":"STM32F410TBYx","status":"Active","dieId":"0458","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F410.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32F410TBYx"}},{"name":"STM32F411CCUx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F411CCUx"}},{"name":"STM32F411CEUx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F411CEUx"}},{"name":"STM32F411CCYx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F411CCYx"}},{"name":"STM32F411CEYx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F411CEYx"}},{"name":"STM32F411RCTx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F411RCTx"}},{"name":"STM32F411RETx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F411RETx"}},{"name":"STM32F411VCHx","status":"Obsolete","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F411VCHx"}},{"name":"STM32F411VEHx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F411VEHx"}},{"name":"STM32F411VCTx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F411VCTx"}},{"name":"STM32F411VETx","status":"Active","dieId":"0431","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F411.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F411VETx"}},{"name":"STM32F412CEUx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F412CEUx"}},{"name":"STM32F412CGUx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F412CGUx"}},{"name":"STM32F412RETx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F412RETx"}},{"name":"STM32F412RGTx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F412RGTx"}},{"name":"STM32F412REYx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F412REYx"}},{"name":"STM32F412RGYx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F412RGYx"}},{"name":"STM32F412REYxP","status":"Obsolete","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F412REYxP"}},{"name":"STM32F412RGYxP","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F412RGYxP"}},{"name":"STM32F412VEHx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F412VEHx"}},{"name":"STM32F412VGHx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F412VGHx"}},{"name":"STM32F412VETx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F412VETx"}},{"name":"STM32F412VGTx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F412VGTx"}},{"name":"STM32F412ZEJx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F412ZEJx"}},{"name":"STM32F412ZGJx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F412ZGJx"}},{"name":"STM32F412ZETx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F412ZETx"}},{"name":"STM32F412ZGTx","status":"Active","dieId":"0441","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F412.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F412ZGTx"}},{"name":"STM32F413CGUx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F413CGUx"}},{"name":"STM32F413CHUx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F413CHUx"}},{"name":"STM32F413MGYx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F413MGYx"}},{"name":"STM32F413MHYx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F413MHYx"}},{"name":"STM32F413RGTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F413RGTx"}},{"name":"STM32F413RHTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F413RHTx"}},{"name":"STM32F413VGHx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F413VGHx"}},{"name":"STM32F413VHHx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F413VHHx"}},{"name":"STM32F413VGTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F413VGTx"}},{"name":"STM32F413VHTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F413VHTx"}},{"name":"STM32F413ZGJx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F413ZGJx"}},{"name":"STM32F413ZHJx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F413ZHJx"}},{"name":"STM32F413ZGTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F413ZGTx"}},{"name":"STM32F413ZHTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F413ZHTx"}},{"name":"STM32F423CHUx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F423CHUx"}},{"name":"STM32F423MHYx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F423MHYx"}},{"name":"STM32F423RHTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F423RHTx"}},{"name":"STM32F423VHHx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F423VHHx"}},{"name":"STM32F423VHTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F423VHTx"}},{"name":"STM32F423ZHJx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F423ZHJx"}},{"name":"STM32F423ZHTx","status":"Active","dieId":"0463","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F413.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x180000"}]},"CDefines":{"CDefine":"-DSTM32F423ZHTx"}},{"name":"STM32F427AGHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F427AGHx"}},{"name":"STM32F427AIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F427AIHx"}},{"name":"STM32F427IGHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F427IGHx"}},{"name":"STM32F427IIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F427IIHx"}},{"name":"STM32F427IGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F427IGTx"}},{"name":"STM32F427IITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F427IITx"}},{"name":"STM32F427VGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F427VGTx"}},{"name":"STM32F427VITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F427VITx"}},{"name":"STM32F427ZGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F427ZGTx"}},{"name":"STM32F427ZITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F427ZITx"}},{"name":"STM32F437AIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F437AIHx"}},{"name":"STM32F437IGHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F437IGHx"}},{"name":"STM32F437IIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F437IIHx"}},{"name":"STM32F437IGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F437IGTx"}},{"name":"STM32F437IITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F437IITx"}},{"name":"STM32F437VGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F437VGTx"}},{"name":"STM32F437VITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F437VITx"}},{"name":"STM32F437ZGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F437ZGTx"}},{"name":"STM32F437ZITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F427.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F437ZITx"}},{"name":"STM32F429AGHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F429AGHx"}},{"name":"STM32F429AIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F429AIHx"}},{"name":"STM32F429BETx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F429BETx"}},{"name":"STM32F429BGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F429BGTx"}},{"name":"STM32F429BITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F429BITx"}},{"name":"STM32F429IETx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F429IETx"}},{"name":"STM32F429IGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F429IGTx"}},{"name":"STM32F429IEHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F429IEHx"}},{"name":"STM32F429IGHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F429IGHx"}},{"name":"STM32F429IIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F429IIHx"}},{"name":"STM32F429IITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F429IITx"}},{"name":"STM32F429NEHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F429NEHx"}},{"name":"STM32F429NGHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F429NGHx"}},{"name":"STM32F429NIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F429NIHx"}},{"name":"STM32F429VETx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F429VETx"}},{"name":"STM32F429VGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F429VGTx"}},{"name":"STM32F429VITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F429VITx"}},{"name":"STM32F429ZETx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F429ZETx"}},{"name":"STM32F429ZGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F429ZGTx"}},{"name":"STM32F429ZGYx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP143","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F429ZGYx"}},{"name":"STM32F429ZITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F429ZITx"}},{"name":"STM32F429ZIYx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP143","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F429ZIYx"}},{"name":"STM32F439AIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F439AIHx"}},{"name":"STM32F439BGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F439BGTx"}},{"name":"STM32F439BITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F439BITx"}},{"name":"STM32F439IGHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F439IGHx"}},{"name":"STM32F439IIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F439IIHx"}},{"name":"STM32F439IGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F439IGTx"}},{"name":"STM32F439IITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F439IITx"}},{"name":"STM32F439NGHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F439NGHx"}},{"name":"STM32F439NIHx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F439NIHx"}},{"name":"STM32F439VGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F439VGTx"}},{"name":"STM32F439VITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F439VITx"}},{"name":"STM32F439ZGTx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F439ZGTx"}},{"name":"STM32F439ZITx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F439ZITx"}},{"name":"STM32F439ZGYx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP143","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F439ZGYx"}},{"name":"STM32F439ZIYx","status":"Active","dieId":"0419","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F429.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP143","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F439ZIYx"}},{"name":"STM32F446MCYx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F446MCYx"}},{"name":"STM32F446MEYx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F446MEYx"}},{"name":"STM32F446RCTx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F446RCTx"}},{"name":"STM32F446RETx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F446RETx"}},{"name":"STM32F446VCTx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F446VCTx"}},{"name":"STM32F446VETx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F446VETx"}},{"name":"STM32F446ZCHx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F446ZCHx"}},{"name":"STM32F446ZEHx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F446ZEHx"}},{"name":"STM32F446ZCJx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F446ZCJx"}},{"name":"STM32F446ZEJx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F446ZEJx"}},{"name":"STM32F446ZCTx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F446ZCTx"}},{"name":"STM32F446ZETx","status":"Active","dieId":"0421","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F446.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F446ZETx"}},{"name":"STM32F469AEHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F469AEHx"}},{"name":"STM32F469AGHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F469AGHx"}},{"name":"STM32F469AIHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F469AIHx"}},{"name":"STM32F469AEYx","status":"Obsolete","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP168","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F469AEYx"}},{"name":"STM32F469AGYx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP168","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F469AGYx"}},{"name":"STM32F469AIYx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP168","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F469AIYx"}},{"name":"STM32F469BETx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F469BETx"}},{"name":"STM32F469BGTx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F469BGTx"}},{"name":"STM32F469BITx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F469BITx"}},{"name":"STM32F469IETx","status":"Obsolete","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F469IETx"}},{"name":"STM32F469IGTx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F469IGTx"}},{"name":"STM32F469IEHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F469IEHx"}},{"name":"STM32F469IGHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F469IGHx"}},{"name":"STM32F469IIHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F469IIHx"}},{"name":"STM32F469IITx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F469IITx"}},{"name":"STM32F469NEHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F469NEHx"}},{"name":"STM32F469NGHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F469NGHx"}},{"name":"STM32F469NIHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F469NIHx"}},{"name":"STM32F469VETx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F469VETx"}},{"name":"STM32F469VGTx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F469VGTx"}},{"name":"STM32F469VITx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F469VITx"}},{"name":"STM32F469ZETx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F469ZETx"}},{"name":"STM32F469ZGTx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F469ZGTx"}},{"name":"STM32F469ZITx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F469ZITx"}},{"name":"STM32F479AGHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F479AGHx"}},{"name":"STM32F479AIHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F479AIHx"}},{"name":"STM32F479AGYx","status":"Obsolete","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP168","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F479AGYx"}},{"name":"STM32F479AIYx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP168","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F479AIYx"}},{"name":"STM32F479BGTx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F479BGTx"}},{"name":"STM32F479BITx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F479BITx"}},{"name":"STM32F479IGHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F479IGHx"}},{"name":"STM32F479IIHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F479IIHx"}},{"name":"STM32F479IGTx","status":"Obsolete","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F479IGTx"}},{"name":"STM32F479IITx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F479IITx"}},{"name":"STM32F479NGHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F479NGHx"}},{"name":"STM32F479NIHx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F479NIHx"}},{"name":"STM32F479VGTx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F479VGTx"}},{"name":"STM32F479VITx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F479VITx"}},{"name":"STM32F479ZGTx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F479ZGTx"}},{"name":"STM32F479ZITx","status":"Active","dieId":"0434","parent":"stm32f4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F469.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F479ZITx"}},{"name":"STM32F730I8Kx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F730.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F730I8Kx"}},{"name":"STM32F730R8Tx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F730.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F730R8Tx"}},{"name":"STM32F730V8Tx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F730.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F730V8Tx"}},{"name":"STM32F730Z8Tx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F730.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F730Z8Tx"}},{"name":"STM32F750N8Hx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F750x.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F750N8Hx"}},{"name":"STM32F750V8Tx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F750x.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F750V8Tx"}},{"name":"STM32F750Z8Tx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F750x.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32F750Z8Tx"}},{"name":"STM32F722ICKx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F722ICKx"}},{"name":"STM32F722IEKx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F722IEKx"}},{"name":"STM32F722ICTx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F722ICTx"}},{"name":"STM32F722IETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F722IETx"}},{"name":"STM32F722RCTx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F722RCTx"}},{"name":"STM32F722RETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F722RETx"}},{"name":"STM32F722VCTx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F722VCTx"}},{"name":"STM32F722VETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F722VETx"}},{"name":"STM32F722ZCTx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F722ZCTx"}},{"name":"STM32F722ZETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F722.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F722ZETx"}},{"name":"STM32F732IEKx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F732.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F732IEKx"}},{"name":"STM32F732IETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F732.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F732IETx"}},{"name":"STM32F732RETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F732.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F732RETx"}},{"name":"STM32F732VETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F732.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F732VETx"}},{"name":"STM32F732ZETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F732.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F732ZETx"}},{"name":"STM32F723ICKx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F723ICKx"}},{"name":"STM32F723IEKx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F723IEKx"}},{"name":"STM32F723ICTx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F723ICTx"}},{"name":"STM32F723IETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F723IETx"}},{"name":"STM32F723VCTx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F723VCTx"}},{"name":"STM32F723VETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F723VETx"}},{"name":"STM32F723VCYx","status":"Obsolete","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F723VCYx"}},{"name":"STM32F723VEYx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F723VEYx"}},{"name":"STM32F723ZCIx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F723ZCIx"}},{"name":"STM32F723ZEIx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F723ZEIx"}},{"name":"STM32F723ZCTx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32F723ZCTx"}},{"name":"STM32F723ZETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F723ZETx"}},{"name":"STM32F733IEKx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F733.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F733IEKx"}},{"name":"STM32F733IETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F733.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F733IETx"}},{"name":"STM32F733VETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F733.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F733VETx"}},{"name":"STM32F733VEYx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F733.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F733VEYx"}},{"name":"STM32F733ZEIx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F733.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F733ZEIx"}},{"name":"STM32F733ZETx","status":"Active","dieId":"0452","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F733.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x40000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F733ZETx"}},{"name":"STM32F745IEKx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F745IEKx"}},{"name":"STM32F745IGKx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F745IGKx"}},{"name":"STM32F745IETx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F745IETx"}},{"name":"STM32F745IGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F745IGTx"}},{"name":"STM32F745VEHx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F745VEHx"}},{"name":"STM32F745VGHx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F745VGHx"}},{"name":"STM32F745VETx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F745VETx"}},{"name":"STM32F745VGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F745VGTx"}},{"name":"STM32F745ZETx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F745ZETx"}},{"name":"STM32F745ZGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F745.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F745ZGTx"}},{"name":"STM32F765BGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F765BGTx"}},{"name":"STM32F765BITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F765BITx"}},{"name":"STM32F765IGKx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F765IGKx"}},{"name":"STM32F765IIKx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F765IIKx"}},{"name":"STM32F765IGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F765IGTx"}},{"name":"STM32F765IITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F765IITx"}},{"name":"STM32F765NGHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F765NGHx"}},{"name":"STM32F765NIHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F765NIHx"}},{"name":"STM32F765VGHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F765VGHx"}},{"name":"STM32F765VIHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F765VIHx"}},{"name":"STM32F765VGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F765VGTx"}},{"name":"STM32F765VITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F765VITx"}},{"name":"STM32F765ZGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F765ZGTx"}},{"name":"STM32F765ZITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F765.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F765ZITx"}},{"name":"STM32F746BETx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F746BETx"}},{"name":"STM32F746BGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F746BGTx"}},{"name":"STM32F746IEKx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F746IEKx"}},{"name":"STM32F746IGKx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F746IGKx"}},{"name":"STM32F746IETx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F746IETx"}},{"name":"STM32F746IGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F746IGTx"}},{"name":"STM32F746NEHx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F746NEHx"}},{"name":"STM32F746NGHx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F746NGHx"}},{"name":"STM32F746VEHx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F746VEHx"}},{"name":"STM32F746VGHx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F746VGHx"}},{"name":"STM32F746VETx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F746VETx"}},{"name":"STM32F746VGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F746VGTx"}},{"name":"STM32F746ZEYx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP143","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F746ZEYx"}},{"name":"STM32F746ZGYx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP143","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F746ZGYx"}},{"name":"STM32F746ZETx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32F746ZETx"}},{"name":"STM32F746ZGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F746.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F746ZGTx"}},{"name":"STM32F756BGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F756.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F756BGTx"}},{"name":"STM32F756IGKx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F756.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F756IGKx"}},{"name":"STM32F756IGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F756.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F756IGTx"}},{"name":"STM32F756NGHx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F756.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F756NGHx"}},{"name":"STM32F756VGHx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F756.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F756VGHx"}},{"name":"STM32F756VGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F756.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F756VGTx"}},{"name":"STM32F756ZGTx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F756.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F756ZGTx"}},{"name":"STM32F756ZGYx","status":"Active","dieId":"0449","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F756.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP143","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F756ZGYx"}},{"name":"STM32F767BGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F767BGTx"}},{"name":"STM32F767BITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F767BITx"}},{"name":"STM32F767IGKx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F767IGKx"}},{"name":"STM32F767IIKx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F767IIKx"}},{"name":"STM32F767IGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F767IGTx"}},{"name":"STM32F767IITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F767IITx"}},{"name":"STM32F767NGHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F767NGHx"}},{"name":"STM32F767NIHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F767NIHx"}},{"name":"STM32F767VGHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F767VGHx"}},{"name":"STM32F767VGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F767VGTx"}},{"name":"STM32F767VIHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F767VIHx"}},{"name":"STM32F767VITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F767VITx"}},{"name":"STM32F767ZGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F767ZGTx"}},{"name":"STM32F767ZITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F767.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F767ZITx"}},{"name":"STM32F777BITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F777.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F777BITx"}},{"name":"STM32F777IIKx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F777.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F777IIKx"}},{"name":"STM32F777IITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F777.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F777IITx"}},{"name":"STM32F777NIHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F777.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F777NIHx"}},{"name":"STM32F777VIHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F777.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F777VIHx"}},{"name":"STM32F777VITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F777.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F777VITx"}},{"name":"STM32F777ZITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F777.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F777ZITx"}},{"name":"STM32F768AIYx","status":"Obsolete","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F768.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP180","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F768AIYx"}},{"name":"STM32F769AGYx","status":"Obsolete","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F769.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP180","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F769AGYx"}},{"name":"STM32F769AIYx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F769.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP180","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F769AIYx"}},{"name":"STM32F769BGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F769.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F769BGTx"}},{"name":"STM32F769BITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F769.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F769BITx"}},{"name":"STM32F769IGTx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F769.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F769IGTx"}},{"name":"STM32F769IITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F769.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F769IITx"}},{"name":"STM32F769NGHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F769.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32F769NGHx"}},{"name":"STM32F769NIHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F769.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F769NIHx"}},{"name":"STM32F778AIYx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F778.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP180","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F778AIYx"}},{"name":"STM32F779AIYx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F779.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP180","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F779AIYx"}},{"name":"STM32F779BITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F779.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F779BITx"}},{"name":"STM32F779IITx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F779.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F779IITx"}},{"name":"STM32F779NIHx","status":"Active","dieId":"0451","parent":"stm32f7","cpus":{"cpu":{"id":"0","svd":{"name":"STM32F779.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32F779NIHx"}},{"name":"STM32G030C6Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G030.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G030C6Tx"}},{"name":"STM32G030C8Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G030.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G030C8Tx"}},{"name":"STM32G030F6Px","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G030.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G030F6Px"}},{"name":"STM32G030J6Mx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G030.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"SO8N","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G030J6Mx"}},{"name":"STM32G030K6Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G030.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G030K6Tx"}},{"name":"STM32G030K8Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G030.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G030K8Tx"}},{"name":"STM32G070CBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G070.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G070CBTx"}},{"name":"STM32G070KBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G070.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G070KBTx"}},{"name":"STM32G070RBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G070.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G070RBTx"}},{"name":"STM32G0B0CETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B0.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B0CETx"}},{"name":"STM32G0B0KETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B0.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B0KETx"}},{"name":"STM32G0B0RETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B0.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B0RETx"}},{"name":"STM32G0B0VETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B0.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B0VETx"}},{"name":"STM32G031C4Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32G031C4Tx"}},{"name":"STM32G031C6Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G031C6Tx"}},{"name":"STM32G031C8Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G031C8Tx"}},{"name":"STM32G031C4Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32G031C4Ux"}},{"name":"STM32G031C6Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G031C6Ux"}},{"name":"STM32G031C8Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G031C8Ux"}},{"name":"STM32G031F4Px","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32G031F4Px"}},{"name":"STM32G031F6Px","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G031F6Px"}},{"name":"STM32G031F8Px","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G031F8Px"}},{"name":"STM32G031G4Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32G031G4Ux"}},{"name":"STM32G031G6Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G031G6Ux"}},{"name":"STM32G031G8Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G031G8Ux"}},{"name":"STM32G031J4Mx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"SO8N","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32G031J4Mx"}},{"name":"STM32G031J6Mx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"SO8N","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G031J6Mx"}},{"name":"STM32G031K4Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32G031K4Tx"}},{"name":"STM32G031K6Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G031K6Tx"}},{"name":"STM32G031K8Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G031K8Tx"}},{"name":"STM32G031K4Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32G031K4Ux"}},{"name":"STM32G031K6Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G031K6Ux"}},{"name":"STM32G031K8Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G031K8Ux"}},{"name":"STM32G031Y8Yx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G031.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP18","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G031Y8Yx"}},{"name":"STM32G041C6Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G041C6Tx"}},{"name":"STM32G041C8Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G041C8Tx"}},{"name":"STM32G041C6Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G041C6Ux"}},{"name":"STM32G041C8Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G041C8Ux"}},{"name":"STM32G041F6Px","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G041F6Px"}},{"name":"STM32G041F8Px","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G041F8Px"}},{"name":"STM32G041G6Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G041G6Ux"}},{"name":"STM32G041G8Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G041G8Ux"}},{"name":"STM32G041J6Mx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"SO8N","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G041J6Mx"}},{"name":"STM32G041K6Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G041K6Tx"}},{"name":"STM32G041K8Tx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G041K8Tx"}},{"name":"STM32G041K6Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G041K6Ux"}},{"name":"STM32G041K8Ux","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G041K8Ux"}},{"name":"STM32G041Y8Yx","status":"Active","dieId":"0466","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G041.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP18","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G041Y8Yx"}},{"name":"STM32G071C6Tx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G071C6Tx"}},{"name":"STM32G071C8Tx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071C8Tx"}},{"name":"STM32G071CBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071CBTx"}},{"name":"STM32G071C6Ux","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G071C6Ux"}},{"name":"STM32G071C8Ux","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071C8Ux"}},{"name":"STM32G071CBUx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071CBUx"}},{"name":"STM32G071EBYx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071EBYx"}},{"name":"STM32G071G6Ux","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G071G6Ux"}},{"name":"STM32G071G8Ux","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071G8Ux"}},{"name":"STM32G071GBUx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071GBUx"}},{"name":"STM32G071G8UxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071G8UxN"}},{"name":"STM32G071GBUxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071GBUxN"}},{"name":"STM32G071K6Tx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G071K6Tx"}},{"name":"STM32G071K8Tx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071K8Tx"}},{"name":"STM32G071KBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071KBTx"}},{"name":"STM32G071K6Ux","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G071K6Ux"}},{"name":"STM32G071K8Ux","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071K8Ux"}},{"name":"STM32G071KBUx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071KBUx"}},{"name":"STM32G071K8TxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071K8TxN"}},{"name":"STM32G071KBTxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071KBTxN"}},{"name":"STM32G071K8UxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071K8UxN"}},{"name":"STM32G071KBUxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071KBUxN"}},{"name":"STM32G071R6Tx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G071R6Tx"}},{"name":"STM32G071R8Tx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G071R8Tx"}},{"name":"STM32G071RBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071RBTx"}},{"name":"STM32G071RBIx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G071.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G071RBIx"}},{"name":"STM32G081CBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081CBTx"}},{"name":"STM32G081CBUx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081CBUx"}},{"name":"STM32G081EBYx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081EBYx"}},{"name":"STM32G081GBUx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081GBUx"}},{"name":"STM32G081GBUxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081GBUxN"}},{"name":"STM32G081KBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081KBTx"}},{"name":"STM32G081KBTxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081KBTxN"}},{"name":"STM32G081KBUx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081KBUx"}},{"name":"STM32G081KBUxN","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081KBUxN"}},{"name":"STM32G081RBIx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081RBIx"}},{"name":"STM32G081RBTx","status":"Active","dieId":"0460","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G081.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x9000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G081RBTx"}},{"name":"STM32G0B1CCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1CCTx"}},{"name":"STM32G0B1CETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1CETx"}},{"name":"STM32G0B1CCUx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1CCUx"}},{"name":"STM32G0B1CEUx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1CEUx"}},{"name":"STM32G0B1KCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1KCTx"}},{"name":"STM32G0B1KETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1KETx"}},{"name":"STM32G0B1KCTxN","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1KCTxN"}},{"name":"STM32G0B1KETxN","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1KETxN"}},{"name":"STM32G0B1KCUx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1KCUx"}},{"name":"STM32G0B1KEUx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1KEUx"}},{"name":"STM32G0B1KCUxN","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1KCUxN"}},{"name":"STM32G0B1KEUxN","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1KEUxN"}},{"name":"STM32G0B1MCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1MCTx"}},{"name":"STM32G0B1METx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1METx"}},{"name":"STM32G0B1RCIx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1RCIx"}},{"name":"STM32G0B1REIx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1REIx"}},{"name":"STM32G0B1RCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1RCTx"}},{"name":"STM32G0B1RETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1RETx"}},{"name":"STM32G0B1VCIx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1VCIx"}},{"name":"STM32G0B1VEIx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1VEIx"}},{"name":"STM32G0B1VCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0B1VCTx"}},{"name":"STM32G0B1VETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0B1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0B1VETx"}},{"name":"STM32G0C1CCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1CCTx"}},{"name":"STM32G0C1CETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1CETx"}},{"name":"STM32G0C1CCUx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1CCUx"}},{"name":"STM32G0C1CEUx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1CEUx"}},{"name":"STM32G0C1KCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1KCTx"}},{"name":"STM32G0C1KETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1KETx"}},{"name":"STM32G0C1KCTxN","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1KCTxN"}},{"name":"STM32G0C1KETxN","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1KETxN"}},{"name":"STM32G0C1KCUx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1KCUx"}},{"name":"STM32G0C1KEUx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1KEUx"}},{"name":"STM32G0C1KCUxN","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1KCUxN"}},{"name":"STM32G0C1KEUxN","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1KEUxN"}},{"name":"STM32G0C1MCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1MCTx"}},{"name":"STM32G0C1METx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1METx"}},{"name":"STM32G0C1RCIx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1RCIx"}},{"name":"STM32G0C1REIx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1REIx"}},{"name":"STM32G0C1RCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1RCTx"}},{"name":"STM32G0C1RETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1RETx"}},{"name":"STM32G0C1VCIx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1VCIx"}},{"name":"STM32G0C1VEIx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1VEIx"}},{"name":"STM32G0C1VCTx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G0C1VCTx"}},{"name":"STM32G0C1VETx","status":"Active","dieId":"0467","parent":"stm32g0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G0C1.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x24000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G0C1VETx"}},{"name":"STM32G431C6Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G431C6Tx"}},{"name":"STM32G431C8Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G431C8Tx"}},{"name":"STM32G431CBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431CBTx"}},{"name":"STM32G431C6Ux","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G431C6Ux"}},{"name":"STM32G431C8Ux","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G431C8Ux"}},{"name":"STM32G431CBUx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431CBUx"}},{"name":"STM32G431CBYx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431CBYx"}},{"name":"STM32G431K6Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G431K6Tx"}},{"name":"STM32G431K8Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G431K8Tx"}},{"name":"STM32G431KBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431KBTx"}},{"name":"STM32G431K6Ux","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G431K6Ux"}},{"name":"STM32G431K8Ux","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G431K8Ux"}},{"name":"STM32G431KBUx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431KBUx"}},{"name":"STM32G431M6Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G431M6Tx"}},{"name":"STM32G431M8Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G431M8Tx"}},{"name":"STM32G431MBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431MBTx"}},{"name":"STM32G431R6Ix","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G431R6Ix"}},{"name":"STM32G431R8Ix","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G431R8Ix"}},{"name":"STM32G431RBIx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431RBIx"}},{"name":"STM32G431R6Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G431R6Tx"}},{"name":"STM32G431R8Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G431R8Tx"}},{"name":"STM32G431RBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431RBTx"}},{"name":"STM32G431V6Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32G431V6Tx"}},{"name":"STM32G431V8Tx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32G431V8Tx"}},{"name":"STM32G431VBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G431xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G431VBTx"}},{"name":"STM32G441CBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441CBTx"}},{"name":"STM32G441CBUx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441CBUx"}},{"name":"STM32G441CBYx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441CBYx"}},{"name":"STM32G441KBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441KBTx"}},{"name":"STM32G441KBUx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441KBUx"}},{"name":"STM32G441MBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441MBTx"}},{"name":"STM32G441RBIx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441RBIx"}},{"name":"STM32G441RBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441RBTx"}},{"name":"STM32G441VBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G441xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G441VBTx"}},{"name":"STM32G471CCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G471CCTx"}},{"name":"STM32G471CETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471CETx"}},{"name":"STM32G471CCUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G471CCUx"}},{"name":"STM32G471CEUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471CEUx"}},{"name":"STM32G471MCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G471MCTx"}},{"name":"STM32G471METx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471METx"}},{"name":"STM32G471MEYx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471MEYx"}},{"name":"STM32G471QCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G471QCTx"}},{"name":"STM32G471QETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471QETx"}},{"name":"STM32G471RCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G471RCTx"}},{"name":"STM32G471RETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471RETx"}},{"name":"STM32G471VCHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G471VCHx"}},{"name":"STM32G471VEHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471VEHx"}},{"name":"STM32G471VCIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G471VCIx"}},{"name":"STM32G471VEIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471VEIx"}},{"name":"STM32G471VCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G471VCTx"}},{"name":"STM32G471VETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G471xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G471VETx"}},{"name":"STM32G491CCTx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G491CCTx"}},{"name":"STM32G491CETx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491CETx"}},{"name":"STM32G491CCUx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G491CCUx"}},{"name":"STM32G491CEUx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491CEUx"}},{"name":"STM32G491KCUx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G491KCUx"}},{"name":"STM32G491KEUx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491KEUx"}},{"name":"STM32G491MCSx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G491MCSx"}},{"name":"STM32G491MESx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491MESx"}},{"name":"STM32G491MCTx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G491MCTx"}},{"name":"STM32G491METx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491METx"}},{"name":"STM32G491RCIx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G491RCIx"}},{"name":"STM32G491REIx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491REIx"}},{"name":"STM32G491RCTx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G491RCTx"}},{"name":"STM32G491RETx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491RETx"}},{"name":"STM32G491REYx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491REYx"}},{"name":"STM32G491VCTx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G491VCTx"}},{"name":"STM32G491VETx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G491xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G491VETx"}},{"name":"STM32G4A1CETx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1CETx"}},{"name":"STM32G4A1CEUx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1CEUx"}},{"name":"STM32G4A1KEUx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1KEUx"}},{"name":"STM32G4A1MESx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1MESx"}},{"name":"STM32G4A1METx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1METx"}},{"name":"STM32G4A1REIx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1REIx"}},{"name":"STM32G4A1RETx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1RETx"}},{"name":"STM32G4A1REYx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1REYx"}},{"name":"STM32G4A1VETx","status":"Active","dieId":"0479","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G4A1xx.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1C000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G4A1VETx"}},{"name":"STM32GBK1CBTx","status":"Active","dieId":"0468","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32GBK1CBT6.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32GBK1CBTx"}},{"name":"STM32G473CBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473CBTx"}},{"name":"STM32G473CCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473CCTx"}},{"name":"STM32G473CETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473CETx"}},{"name":"STM32G473CBUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473CBUx"}},{"name":"STM32G473CCUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473CCUx"}},{"name":"STM32G473CEUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473CEUx"}},{"name":"STM32G473MBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473MBTx"}},{"name":"STM32G473MCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473MCTx"}},{"name":"STM32G473METx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473METx"}},{"name":"STM32G473MEYx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473MEYx"}},{"name":"STM32G473PBIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA121","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473PBIx"}},{"name":"STM32G473PCIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA121","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473PCIx"}},{"name":"STM32G473PEIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA121","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473PEIx"}},{"name":"STM32G473QBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473QBTx"}},{"name":"STM32G473QCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473QCTx"}},{"name":"STM32G473QETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473QETx"}},{"name":"STM32G473RBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473RBTx"}},{"name":"STM32G473RCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473RCTx"}},{"name":"STM32G473RETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473RETx"}},{"name":"STM32G473VBHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473VBHx"}},{"name":"STM32G473VCHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473VCHx"}},{"name":"STM32G473VEHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473VEHx"}},{"name":"STM32G473VBIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473VBIx"}},{"name":"STM32G473VCIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473VCIx"}},{"name":"STM32G473VEIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473VEIx"}},{"name":"STM32G473VBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G473VBTx"}},{"name":"STM32G473VCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G473VCTx"}},{"name":"STM32G473VETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G473xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G473VETx"}},{"name":"STM32G483CETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483CETx"}},{"name":"STM32G483CEUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483CEUx"}},{"name":"STM32G483METx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483METx"}},{"name":"STM32G483MEYx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483MEYx"}},{"name":"STM32G483PEIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA121","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483PEIx"}},{"name":"STM32G483QETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483QETx"}},{"name":"STM32G483RETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483RETx"}},{"name":"STM32G483VEHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483VEHx"}},{"name":"STM32G483VEIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483VEIx"}},{"name":"STM32G483VETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G483xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G483VETx"}},{"name":"STM32G474CBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474CBTx"}},{"name":"STM32G474CCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474CCTx"}},{"name":"STM32G474CETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474CETx"}},{"name":"STM32G474CBUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474CBUx"}},{"name":"STM32G474CCUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474CCUx"}},{"name":"STM32G474CEUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474CEUx"}},{"name":"STM32G474MBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474MBTx"}},{"name":"STM32G474MCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474MCTx"}},{"name":"STM32G474METx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474METx"}},{"name":"STM32G474MEYx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474MEYx"}},{"name":"STM32G474PBIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA121","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474PBIx"}},{"name":"STM32G474PCIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA121","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474PCIx"}},{"name":"STM32G474PEIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA121","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474PEIx"}},{"name":"STM32G474QBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474QBTx"}},{"name":"STM32G474QCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474QCTx"}},{"name":"STM32G474QETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474QETx"}},{"name":"STM32G474RBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474RBTx"}},{"name":"STM32G474RCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474RCTx"}},{"name":"STM32G474RETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474RETx"}},{"name":"STM32G474VBHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474VBHx"}},{"name":"STM32G474VCHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474VCHx"}},{"name":"STM32G474VEHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474VEHx"}},{"name":"STM32G474VBIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474VBIx"}},{"name":"STM32G474VCIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474VCIx"}},{"name":"STM32G474VEIx","status":"Obsolete","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474VEIx"}},{"name":"STM32G474VBTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32G474VBTx"}},{"name":"STM32G474VCTx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32G474VCTx"}},{"name":"STM32G474VETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G474xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G474VETx"}},{"name":"STM32G484CETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484CETx"}},{"name":"STM32G484CEUx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484CEUx"}},{"name":"STM32G484METx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP80","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484METx"}},{"name":"STM32G484MEYx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484MEYx"}},{"name":"STM32G484PEIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA121","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484PEIx"}},{"name":"STM32G484QETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP128","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484QETx"}},{"name":"STM32G484RETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484RETx"}},{"name":"STM32G484VEHx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484VEHx"}},{"name":"STM32G484VEIx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484VEIx"}},{"name":"STM32G484VETx","status":"Active","dieId":"0469","parent":"stm32g4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32G484xx.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32G484VETx"}},{"name":"STM32H723VEHx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H723VEHx"}},{"name":"STM32H723VETx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H723VETx"}},{"name":"STM32H723VGHx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H723VGHx"}},{"name":"STM32H723VGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H723VGTx"}},{"name":"STM32H723ZEIx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H723ZEIx"}},{"name":"STM32H723ZETx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H723ZETx"}},{"name":"STM32H723ZGIx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H723ZGIx"}},{"name":"STM32H723ZGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H723ZGTx"}},{"name":"STM32H733VGHx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H733VGHx"}},{"name":"STM32H733VGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H733VGTx"}},{"name":"STM32H733ZGIx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H733ZGIx"}},{"name":"STM32H733ZGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H733ZGTx"}},{"name":"STM32H725AEIx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H725AEIx"}},{"name":"STM32H725AGIx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H725AGIx"}},{"name":"STM32H725IEKx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H725IEKx"}},{"name":"STM32H725IETx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H725IETx"}},{"name":"STM32H725IGKx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H725IGKx"}},{"name":"STM32H725IGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H725IGTx"}},{"name":"STM32H725REVx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"VFQFPN68","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H725REVx"}},{"name":"STM32H725RGVx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"VFQFPN68","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H725RGVx"}},{"name":"STM32H725VEHx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H725VEHx"}},{"name":"STM32H725VETx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H725VETx"}},{"name":"STM32H725VGHx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H725VGHx"}},{"name":"STM32H725VGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H725VGTx"}},{"name":"STM32H725VGYx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP115","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H725VGYx"}},{"name":"STM32H725ZETx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32H725ZETx"}},{"name":"STM32H725ZGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H723.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H725ZGTx"}},{"name":"STM32H735AGIx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H735AGIx"}},{"name":"STM32H735IGKx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H735IGKx"}},{"name":"STM32H735IGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H735IGTx"}},{"name":"STM32H735RGVx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"VFQFPN68","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H735RGVx"}},{"name":"STM32H735VGHx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H735VGHx"}},{"name":"STM32H735VGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H735VGTx"}},{"name":"STM32H735VGYx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP115","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H735VGYx"}},{"name":"STM32H735ZGTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H735ZGTx"}},{"name":"STM32H730ABIxQ","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H730ABIxQ"}},{"name":"STM32H730IBKxQ","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H730IBKxQ"}},{"name":"STM32H730IBTxQ","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H730IBTxQ"}},{"name":"STM32H730VBHx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H730VBHx"}},{"name":"STM32H730VBTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H730VBTx"}},{"name":"STM32H730ZBIx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H730ZBIx"}},{"name":"STM32H730ZBTx","status":"Active","dieId":"0483","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H73x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H730ZBTx"}},{"name":"STM32H742AGIx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H742AGIx"}},{"name":"STM32H742AIIx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H742AIIx"}},{"name":"STM32H742BGTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H742BGTx"}},{"name":"STM32H742BITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H742BITx"}},{"name":"STM32H742IGKx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H742IGKx"}},{"name":"STM32H742IIKx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H742IIKx"}},{"name":"STM32H742IGTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H742IGTx"}},{"name":"STM32H742IITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H742IITx"}},{"name":"STM32H742VGHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H742VGHx"}},{"name":"STM32H742VIHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H742VIHx"}},{"name":"STM32H742VGTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H742VGTx"}},{"name":"STM32H742VITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H742VITx"}},{"name":"STM32H742XGHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H742XGHx"}},{"name":"STM32H742XIHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H742XIHx"}},{"name":"STM32H742ZGTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H742ZGTx"}},{"name":"STM32H742ZITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H742x.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x60000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H742ZITx"}},{"name":"STM32H743AGIx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H743AGIx"}},{"name":"STM32H743AIIx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H743AIIx"}},{"name":"STM32H743BGTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H743BGTx"}},{"name":"STM32H743BITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H743BITx"}},{"name":"STM32H743IGKx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H743IGKx"}},{"name":"STM32H743IGTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H743IGTx"}},{"name":"STM32H743IIKx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H743IIKx"}},{"name":"STM32H743IITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H743IITx"}},{"name":"STM32H743VGHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H743VGHx"}},{"name":"STM32H743VIHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H743VIHx"}},{"name":"STM32H743VGTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H743VGTx"}},{"name":"STM32H743VITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H743VITx"}},{"name":"STM32H743XGHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H743XGHx"}},{"name":"STM32H743XIHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H743XIHx"}},{"name":"STM32H743ZGTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H743ZGTx"}},{"name":"STM32H743ZITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H743.svd","version":"v1r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H743ZITx"}},{"name":"STM32H753AIIx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H753.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H753AIIx"}},{"name":"STM32H753BITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H753.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H753BITx"}},{"name":"STM32H753IIKx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H753.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H753IIKx"}},{"name":"STM32H753IITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H753.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H753IITx"}},{"name":"STM32H753VIHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H753.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H753VIHx"}},{"name":"STM32H753VITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H753.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H753VITx"}},{"name":"STM32H753XIHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H753.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H753XIHx"}},{"name":"STM32H753ZITx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H753.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H753ZITx"}},{"name":"STM32H745BGTx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H745BGTx"}},{"name":"STM32H745BITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H745BITx"}},{"name":"STM32H745IGKx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H745IGKx"}},{"name":"STM32H745IGTx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H745IGTx"}},{"name":"STM32H745IIKx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H745IIKx"}},{"name":"STM32H745IITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H745IITx"}},{"name":"STM32H745XGHx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H745XGHx"}},{"name":"STM32H745XIHx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H745XIHx"}},{"name":"STM32H745ZGTx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H745ZGTx"}},{"name":"STM32H745ZITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H745_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H745_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H745ZITx"}},{"name":"STM32H755BITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H755_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H755_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H755BITx"}},{"name":"STM32H755IIKx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H755_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H755_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H755IIKx"}},{"name":"STM32H755IITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H755_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H755_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H755IITx"}},{"name":"STM32H755XIHx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H755_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H755_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H755XIHx"}},{"name":"STM32H755ZITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H755_CM7.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H755_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H755ZITx"}},{"name":"STM32H747AGIx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H747AGIx"}},{"name":"STM32H747AIIx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H747AIIx"}},{"name":"STM32H747BGTx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H747BGTx"}},{"name":"STM32H747BITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H747BITx"}},{"name":"STM32H747IGTx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H747IGTx"}},{"name":"STM32H747IITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H747IITx"}},{"name":"STM32H747XGHx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H747XGHx"}},{"name":"STM32H747XIHx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H747XIHx"}},{"name":"STM32H747ZIYx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H747_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H747_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"WLCSP156","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H747ZIYx"}},{"name":"STM32H757AIIx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H757_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H757_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H757AIIx"}},{"name":"STM32H757BITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H757_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H757_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP208","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H757BITx"}},{"name":"STM32H757IITx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H757_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H757_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H757IITx"}},{"name":"STM32H757XIHx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H757_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H757_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H757XIHx"}},{"name":"STM32H757ZIYx","status":"Active","dieId":"0450","parent":"stm32h7dual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32H757_CM7.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}},{"id":"1","svd":{"name":"STM32H757_CM4.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"3","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}]},"package":"WLCSP156","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H757ZIYx"}},{"name":"STM32H750IBKx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H750x.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H750IBKx"}},{"name":"STM32H750IBTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H750x.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H750IBTx"}},{"name":"STM32H750VBTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H750x.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H750VBTx"}},{"name":"STM32H750XBHx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H750x.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA240","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H750XBHx"}},{"name":"STM32H750ZBTx","status":"Active","dieId":"0450","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H750x.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x80000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H750ZBTx"}},{"name":"STM32H7A3AGIxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3AGIxQ"}},{"name":"STM32H7A3AIIxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3AIIxQ"}},{"name":"STM32H7A3IGKx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3IGKx"}},{"name":"STM32H7A3IIKx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3IIKx"}},{"name":"STM32H7A3IGKxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3IGKxQ"}},{"name":"STM32H7A3IIKxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3IIKxQ"}},{"name":"STM32H7A3IGTx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3IGTx"}},{"name":"STM32H7A3IITx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3IITx"}},{"name":"STM32H7A3IGTxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3IGTxQ"}},{"name":"STM32H7A3IITxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3IITxQ"}},{"name":"STM32H7A3LGHxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA225","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3LGHxQ"}},{"name":"STM32H7A3LIHxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA225","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3LIHxQ"}},{"name":"STM32H7A3NGHx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3NGHx"}},{"name":"STM32H7A3NIHx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3NIHx"}},{"name":"STM32H7A3QIYxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3QIYxQ"}},{"name":"STM32H7A3RGTx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3RGTx"}},{"name":"STM32H7A3RITx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3RITx"}},{"name":"STM32H7A3VGHx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3VGHx"}},{"name":"STM32H7A3VIHx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3VIHx"}},{"name":"STM32H7A3VGHxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3VGHxQ"}},{"name":"STM32H7A3VIHxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3VIHxQ"}},{"name":"STM32H7A3VGTx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3VGTx"}},{"name":"STM32H7A3VITx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3VITx"}},{"name":"STM32H7A3VGTxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3VGTxQ"}},{"name":"STM32H7A3VITxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3VITxQ"}},{"name":"STM32H7A3ZGTx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3ZGTx"}},{"name":"STM32H7A3ZITx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3ZITx"}},{"name":"STM32H7A3ZGTxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32H7A3ZGTxQ"}},{"name":"STM32H7A3ZITxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7A3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7A3ZITxQ"}},{"name":"STM32H7B3AIIxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3AIIxQ"}},{"name":"STM32H7B3IIKx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3IIKx"}},{"name":"STM32H7B3IIKxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3IIKxQ"}},{"name":"STM32H7B3IITx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3IITx"}},{"name":"STM32H7B3IITxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3IITxQ"}},{"name":"STM32H7B3LIHxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA225","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3LIHxQ"}},{"name":"STM32H7B3NIHx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA216","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3NIHx"}},{"name":"STM32H7B3QIYxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"WLCSP132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3QIYxQ"}},{"name":"STM32H7B3RITx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3RITx"}},{"name":"STM32H7B3VIHx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3VIHx"}},{"name":"STM32H7B3VIHxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"TFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3VIHxQ"}},{"name":"STM32H7B3VITx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3VITx"}},{"name":"STM32H7B3VITxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3VITxQ"}},{"name":"STM32H7B3ZITx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3ZITx"}},{"name":"STM32H7B3ZITxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B3x.svd","version":"v2r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32H7B3ZITxQ"}},{"name":"STM32H7B0ABIxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B0x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H7B0ABIxQ"}},{"name":"STM32H7B0IBKxQ","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B0x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"UFBGA176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H7B0IBKxQ"}},{"name":"STM32H7B0IBTx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B0x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP176","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H7B0IBTx"}},{"name":"STM32H7B0RBTx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B0x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H7B0RBTx"}},{"name":"STM32H7B0VBTx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B0x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H7B0VBTx"}},{"name":"STM32H7B0ZBTx","status":"Active","dieId":"0480","parent":"stm32h7single","cpus":{"cpu":{"id":"0","svd":{"name":"STM32H7B0x.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m7","fpu":"fpv5-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x24000000","size":"0x100000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32H7B0ZBTx"}},{"name":"STM32L010C6Tx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x0.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L010C6Tx"}},{"name":"STM32L010F4Px","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x0.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L010F4Px"}},{"name":"STM32L010K4Tx","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x0.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L010K4Tx"}},{"name":"STM32L010K8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x0.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L010K8Tx"}},{"name":"STM32L010R8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x0.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L010R8Tx"}},{"name":"STM32L010RBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x0.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L010RBTx"}},{"name":"STM32L011D3Px","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP14","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x2000"}]},"CDefines":{"CDefine":"-DSTM32L011D3Px"}},{"name":"STM32L011D4Px","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP14","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L011D4Px"}},{"name":"STM32L011E3Yx","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x2000"}]},"CDefines":{"CDefine":"-DSTM32L011E3Yx"}},{"name":"STM32L011E4Yx","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L011E4Yx"}},{"name":"STM32L011F3Px","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x2000"}]},"CDefines":{"CDefine":"-DSTM32L011F3Px"}},{"name":"STM32L011F4Px","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L011F4Px"}},{"name":"STM32L011F3Ux","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x2000"}]},"CDefines":{"CDefine":"-DSTM32L011F3Ux"}},{"name":"STM32L011F4Ux","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L011F4Ux"}},{"name":"STM32L011G3Ux","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x2000"}]},"CDefines":{"CDefine":"-DSTM32L011G3Ux"}},{"name":"STM32L011G4Ux","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L011G4Ux"}},{"name":"STM32L011K3Tx","status":"Obsolete","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x2000"}]},"CDefines":{"CDefine":"-DSTM32L011K3Tx"}},{"name":"STM32L011K4Tx","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L011K4Tx"}},{"name":"STM32L011K3Ux","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x2000"}]},"CDefines":{"CDefine":"-DSTM32L011K3Ux"}},{"name":"STM32L011K4Ux","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L011K4Ux"}},{"name":"STM32L021D4Px","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP14","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L021D4Px"}},{"name":"STM32L021F4Px","status":"Obsolete","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L021F4Px"}},{"name":"STM32L021F4Ux","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L021F4Ux"}},{"name":"STM32L021G4Ux","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L021G4Ux"}},{"name":"STM32L021K4Tx","status":"Active","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L021K4Tx"}},{"name":"STM32L021K4Ux","status":"Obsolete","dieId":"0457","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L021K4Ux"}},{"name":"STM32L031C4Tx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L031C4Tx"}},{"name":"STM32L031C6Tx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L031C6Tx"}},{"name":"STM32L031C4Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L031C4Ux"}},{"name":"STM32L031C6Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L031C6Ux"}},{"name":"STM32L031E4Yx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L031E4Yx"}},{"name":"STM32L031E6Yx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L031E6Yx"}},{"name":"STM32L031F4Px","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L031F4Px"}},{"name":"STM32L031F6Px","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L031F6Px"}},{"name":"STM32L031G4Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L031G4Ux"}},{"name":"STM32L031G6Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L031G6Ux"}},{"name":"STM32L031G6UxS","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L031G6UxS"}},{"name":"STM32L031K4Tx","status":"Obsolete","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L031K4Tx"}},{"name":"STM32L031K6Tx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L031K6Tx"}},{"name":"STM32L031K4Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L031K4Ux"}},{"name":"STM32L031K6Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L031K6Ux"}},{"name":"STM32L041C4Tx","status":"Obsolete","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x4000"}]},"CDefines":{"CDefine":"-DSTM32L041C4Tx"}},{"name":"STM32L041C6Tx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L041C6Tx"}},{"name":"STM32L041C6Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L041C6Ux"}},{"name":"STM32L041E6Yx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP25","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L041E6Yx"}},{"name":"STM32L041F6Px","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TSSOP20","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L041F6Px"}},{"name":"STM32L041G6Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L041G6Ux"}},{"name":"STM32L041G6UxS","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN28","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L041G6UxS"}},{"name":"STM32L041K6Tx","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L041K6Tx"}},{"name":"STM32L041K6Ux","status":"Active","dieId":"0425","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L041K6Ux"}},{"name":"STM32L051C6Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L051C6Tx"}},{"name":"STM32L051C8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L051C8Tx"}},{"name":"STM32L051C6Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L051C6Ux"}},{"name":"STM32L051C8Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L051C8Ux"}},{"name":"STM32L051K6Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L051K6Tx"}},{"name":"STM32L051K8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L051K8Tx"}},{"name":"STM32L051K6Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L051K6Ux"}},{"name":"STM32L051K8Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L051K8Ux"}},{"name":"STM32L051R6Hx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L051R6Hx"}},{"name":"STM32L051R8Hx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L051R8Hx"}},{"name":"STM32L051R6Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L051R6Tx"}},{"name":"STM32L051R8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L051R8Tx"}},{"name":"STM32L051T6Yx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L051T6Yx"}},{"name":"STM32L051T8Yx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L051T8Yx"}},{"name":"STM32L071CBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071CBTx"}},{"name":"STM32L071CZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071CZTx"}},{"name":"STM32L071CBUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071CBUx"}},{"name":"STM32L071CZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071CZUx"}},{"name":"STM32L071CBYx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071CBYx"}},{"name":"STM32L071CZYx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071CZYx"}},{"name":"STM32L071C8Tx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L071C8Tx"}},{"name":"STM32L071C8Ux","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L071C8Ux"}},{"name":"STM32L071KBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071KBTx"}},{"name":"STM32L071KZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071KZTx"}},{"name":"STM32L071KBUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071KBUx"}},{"name":"STM32L071KZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071KZUx"}},{"name":"STM32L071K8Ux","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L071K8Ux"}},{"name":"STM32L071RBHx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071RBHx"}},{"name":"STM32L071RZHx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071RZHx"}},{"name":"STM32L071RBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071RBTx"}},{"name":"STM32L071RZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071RZTx"}},{"name":"STM32L071VBIx","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071VBIx"}},{"name":"STM32L071VZIx","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071VZIx"}},{"name":"STM32L071VBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L071VBTx"}},{"name":"STM32L071VZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L071VZTx"}},{"name":"STM32L071V8Ix","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L071V8Ix"}},{"name":"STM32L071V8Tx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L071V8Tx"}},{"name":"STM32L081CBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L081CBTx"}},{"name":"STM32L081CZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L081CZTx"}},{"name":"STM32L081CZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L081CZUx"}},{"name":"STM32L081KZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L081KZTx"}},{"name":"STM32L081KZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x1.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L081KZUx"}},{"name":"STM32L052C6Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L052C6Tx"}},{"name":"STM32L052C8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L052C8Tx"}},{"name":"STM32L052C6Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L052C6Ux"}},{"name":"STM32L052C8Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L052C8Ux"}},{"name":"STM32L052K6Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L052K6Tx"}},{"name":"STM32L052K8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L052K8Tx"}},{"name":"STM32L052K6Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L052K6Ux"}},{"name":"STM32L052K8Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L052K8Ux"}},{"name":"STM32L052R6Hx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L052R6Hx"}},{"name":"STM32L052R8Hx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L052R8Hx"}},{"name":"STM32L052R6Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L052R6Tx"}},{"name":"STM32L052R8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L052R8Tx"}},{"name":"STM32L052T6Yx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L052T6Yx"}},{"name":"STM32L052T8Yx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L052T8Yx"}},{"name":"STM32L052T8Fx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L052.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L052T8Fx"}},{"name":"STM32L062C8Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L062.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L062C8Ux"}},{"name":"STM32L062K8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L062.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L062K8Tx"}},{"name":"STM32L062K8Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L062.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L062K8Ux"}},{"name":"STM32L072CBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072CBTx"}},{"name":"STM32L072CZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072CZTx"}},{"name":"STM32L072CBUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072CBUx"}},{"name":"STM32L072CZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072CZUx"}},{"name":"STM32L072CBYx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072CBYx"}},{"name":"STM32L072CZYx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072CZYx"}},{"name":"STM32L072CZEx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"EWLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072CZEx"}},{"name":"STM32L072KBTx","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072KBTx"}},{"name":"STM32L072KZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072KZTx"}},{"name":"STM32L072KBUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072KBUx"}},{"name":"STM32L072KZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072KZUx"}},{"name":"STM32L072RBHx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072RBHx"}},{"name":"STM32L072RZHx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072RZHx"}},{"name":"STM32L072RBIx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072RBIx"}},{"name":"STM32L072RZIx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072RZIx"}},{"name":"STM32L072RBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072RBTx"}},{"name":"STM32L072RZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072RZTx"}},{"name":"STM32L072VBIx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072VBIx"}},{"name":"STM32L072VZIx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072VZIx"}},{"name":"STM32L072VBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L072VBTx"}},{"name":"STM32L072VZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L072VZTx"}},{"name":"STM32L072V8Ix","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L072V8Ix"}},{"name":"STM32L072V8Tx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L072V8Tx"}},{"name":"STM32L082CZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L082CZUx"}},{"name":"STM32L082CZYx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L082CZYx"}},{"name":"STM32L082KBTx","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L082KBTx"}},{"name":"STM32L082KZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L082KZTx"}},{"name":"STM32L082KBUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L082KBUx"}},{"name":"STM32L082KZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x2.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L082KZUx"}},{"name":"STM32L053C6Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L053.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L053C6Tx"}},{"name":"STM32L053C8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L053.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L053C8Tx"}},{"name":"STM32L053C6Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L053.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L053C6Ux"}},{"name":"STM32L053C8Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L053.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L053C8Ux"}},{"name":"STM32L053R6Hx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L053.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L053R6Hx"}},{"name":"STM32L053R8Hx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L053.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L053R8Hx"}},{"name":"STM32L053R6Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L053.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L053R6Tx"}},{"name":"STM32L053R8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L053.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L053R8Tx"}},{"name":"STM32L063C8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L063.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L063C8Tx"}},{"name":"STM32L063C8Ux","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L063.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L063C8Ux"}},{"name":"STM32L063R8Tx","status":"Active","dieId":"0417","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L063.svd","version":"v1r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L063R8Tx"}},{"name":"STM32L073CBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L073CBTx"}},{"name":"STM32L073CZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L073CZTx"}},{"name":"STM32L073CBUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L073CBUx"}},{"name":"STM32L073CZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L073CZUx"}},{"name":"STM32L073CZYx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L073CZYx"}},{"name":"STM32L073RBHx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L073RBHx"}},{"name":"STM32L073RZHx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L073RZHx"}},{"name":"STM32L073RBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L073RBTx"}},{"name":"STM32L073RZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L073RZTx"}},{"name":"STM32L073RZIx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L073RZIx"}},{"name":"STM32L073VBIx","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L073VBIx"}},{"name":"STM32L073VZIx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L073VZIx"}},{"name":"STM32L073VBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L073VBTx"}},{"name":"STM32L073VZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L073VZTx"}},{"name":"STM32L073V8Ix","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L073V8Ix"}},{"name":"STM32L073V8Tx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L073V8Tx"}},{"name":"STM32L083CBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L083CBTx"}},{"name":"STM32L083CZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L083CZTx"}},{"name":"STM32L083CZUx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L083CZUx"}},{"name":"STM32L083RBHx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L083RBHx"}},{"name":"STM32L083RZHx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L083RZHx"}},{"name":"STM32L083RBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L083RBTx"}},{"name":"STM32L083RZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L083RZTx"}},{"name":"STM32L083VBIx","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L083VBIx"}},{"name":"STM32L083VZIx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L083VZIx"}},{"name":"STM32L083VBTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L083VBTx"}},{"name":"STM32L083VZTx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x30000"}]},"CDefines":{"CDefine":"-DSTM32L083VZTx"}},{"name":"STM32L083V8Ix","status":"Obsolete","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L083V8Ix"}},{"name":"STM32L083V8Tx","status":"Active","dieId":"0447","parent":"stm32l0","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L0x3.svd","version":"v1r6","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m0+","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L083V8Tx"}},{"name":"STM32L100C6Ux","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L100.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x1000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L100C6Ux"}},{"name":"STM32L100C6UxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L100.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L100C6UxA"}},{"name":"STM32L100R8Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L100.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L100R8Tx"}},{"name":"STM32L100RBTx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L100.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L100RBTx"}},{"name":"STM32L100R8TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L100.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L100R8TxA"}},{"name":"STM32L100RBTxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L100.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L100RBTxA"}},{"name":"STM32L100RCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L100.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L100RCTx"}},{"name":"STM32L151C6Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L151C6Tx"}},{"name":"STM32L151C8Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151C8Tx"}},{"name":"STM32L151CBTx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151CBTx"}},{"name":"STM32L151C6TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L151C6TxA"}},{"name":"STM32L151C8TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151C8TxA"}},{"name":"STM32L151CBTxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151CBTxA"}},{"name":"STM32L151C6Ux","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L151C6Ux"}},{"name":"STM32L151C8Ux","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151C8Ux"}},{"name":"STM32L151CBUx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151CBUx"}},{"name":"STM32L151C6UxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L151C6UxA"}},{"name":"STM32L151C8UxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151C8UxA"}},{"name":"STM32L151CBUxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151CBUxA"}},{"name":"STM32L151CCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151CCTx"}},{"name":"STM32L151CCUx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151CCUx"}},{"name":"STM32L151QCHx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151QCHx"}},{"name":"STM32L151QDHx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L151QDHx"}},{"name":"STM32L151QEHx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L151QEHx"}},{"name":"STM32L151R6Hx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L151R6Hx"}},{"name":"STM32L151R8Hx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151R8Hx"}},{"name":"STM32L151RBHx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151RBHx"}},{"name":"STM32L151R6HxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L151R6HxA"}},{"name":"STM32L151R8HxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151R8HxA"}},{"name":"STM32L151RBHxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151RBHxA"}},{"name":"STM32L151R6Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L151R6Tx"}},{"name":"STM32L151R8Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151R8Tx"}},{"name":"STM32L151RBTx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151RBTx"}},{"name":"STM32L151R6TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L151R6TxA"}},{"name":"STM32L151R8TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151R8TxA"}},{"name":"STM32L151RBTxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151RBTxA"}},{"name":"STM32L151RCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151RCTx"}},{"name":"STM32L151RCTxA","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151RCTxA"}},{"name":"STM32L151RCYx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151RCYx"}},{"name":"STM32L151RDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L151RDTx"}},{"name":"STM32L151RDYx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L151RDYx"}},{"name":"STM32L151RETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L151RETx"}},{"name":"STM32L151UCYx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP63","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151UCYx"}},{"name":"STM32L151V8Hx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151V8Hx"}},{"name":"STM32L151VBHx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151VBHx"}},{"name":"STM32L151V8HxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151V8HxA"}},{"name":"STM32L151VBHxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151VBHxA"}},{"name":"STM32L151V8Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151V8Tx"}},{"name":"STM32L151VBTx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151VBTx"}},{"name":"STM32L151V8TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L151V8TxA"}},{"name":"STM32L151VBTxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L151VBTxA"}},{"name":"STM32L151VCHx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151VCHx"}},{"name":"STM32L151VCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151VCTx"}},{"name":"STM32L151VCTxA","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151VCTxA"}},{"name":"STM32L151VDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L151VDTx"}},{"name":"STM32L151VDTxX","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x70000"}]},"CDefines":{"CDefine":"-DSTM32L151VDTxX"}},{"name":"STM32L151VDYxX","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP104","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x70000"}]},"CDefines":{"CDefine":"-DSTM32L151VDYxX"}},{"name":"STM32L151VETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L151VETx"}},{"name":"STM32L151VEYx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP104","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L151VEYx"}},{"name":"STM32L151ZCTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L151ZCTx"}},{"name":"STM32L151ZDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L151ZDTx"}},{"name":"STM32L151ZETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L151.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L151ZETx"}},{"name":"STM32L152C6Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L152C6Tx"}},{"name":"STM32L152C8Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152C8Tx"}},{"name":"STM32L152CBTx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152CBTx"}},{"name":"STM32L152C6TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L152C6TxA"}},{"name":"STM32L152C8TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152C8TxA"}},{"name":"STM32L152CBTxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152CBTxA"}},{"name":"STM32L152C6Ux","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L152C6Ux"}},{"name":"STM32L152C8Ux","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152C8Ux"}},{"name":"STM32L152CBUx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152CBUx"}},{"name":"STM32L152C6UxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L152C6UxA"}},{"name":"STM32L152C8UxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152C8UxA"}},{"name":"STM32L152CBUxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152CBUxA"}},{"name":"STM32L152CCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152CCTx"}},{"name":"STM32L152CCUx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152CCUx"}},{"name":"STM32L152QCHx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152QCHx"}},{"name":"STM32L152QDHx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L152QDHx"}},{"name":"STM32L152QEHx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L152QEHx"}},{"name":"STM32L152R6Hx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L152R6Hx"}},{"name":"STM32L152R8Hx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152R8Hx"}},{"name":"STM32L152RBHx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152RBHx"}},{"name":"STM32L152R6HxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L152R6HxA"}},{"name":"STM32L152R8HxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152R8HxA"}},{"name":"STM32L152RBHxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"TFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152RBHxA"}},{"name":"STM32L152R6Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L152R6Tx"}},{"name":"STM32L152R8Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152R8Tx"}},{"name":"STM32L152RBTx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152RBTx"}},{"name":"STM32L152R6TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x8000"}]},"CDefines":{"CDefine":"-DSTM32L152R6TxA"}},{"name":"STM32L152R8TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152R8TxA"}},{"name":"STM32L152RBTxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152RBTxA"}},{"name":"STM32L152RCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152RCTx"}},{"name":"STM32L152RCTxA","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152RCTxA"}},{"name":"STM32L152RDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L152RDTx"}},{"name":"STM32L152RDYx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L152RDYx"}},{"name":"STM32L152RETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L152RETx"}},{"name":"STM32L152UCYx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP63","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152UCYx"}},{"name":"STM32L152V8Hx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152V8Hx"}},{"name":"STM32L152VBHx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152VBHx"}},{"name":"STM32L152V8HxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152V8HxA"}},{"name":"STM32L152VBHxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152VBHxA"}},{"name":"STM32L152V8Tx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x2800"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152V8Tx"}},{"name":"STM32L152VBTx","status":"Active","dieId":"0416","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x4000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152VBTx"}},{"name":"STM32L152V8TxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L152V8TxA"}},{"name":"STM32L152VBTxA","status":"Active","dieId":"0429","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L152VBTxA"}},{"name":"STM32L152VCHx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152VCHx"}},{"name":"STM32L152VCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152VCTx"}},{"name":"STM32L152VCTxA","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152VCTxA"}},{"name":"STM32L152VDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L152VDTx"}},{"name":"STM32L152VDTxX","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x70000"}]},"CDefines":{"CDefine":"-DSTM32L152VDTxX"}},{"name":"STM32L152VETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L152VETx"}},{"name":"STM32L152VEYx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP104","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L152VEYx"}},{"name":"STM32L152ZCTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L152ZCTx"}},{"name":"STM32L152ZDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L152ZDTx"}},{"name":"STM32L152ZETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L152.svd","version":"v1r1","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L152ZETx"}},{"name":"STM32L162QCHx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L162QCHx"}},{"name":"STM32L162QDHx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L162QDHx"}},{"name":"STM32L162RCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L162RCTx"}},{"name":"STM32L162RCTxA","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L162RCTxA"}},{"name":"STM32L162RDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L162RDTx"}},{"name":"STM32L162RDYx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L162RDYx"}},{"name":"STM32L162RETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L162RETx"}},{"name":"STM32L162VCHx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L162VCHx"}},{"name":"STM32L162VCTx","status":"Active","dieId":"0427","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L162VCTx"}},{"name":"STM32L162VCTxA","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L162VCTxA"}},{"name":"STM32L162VDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L162VDTx"}},{"name":"STM32L162VDYxX","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP104","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x70000"}]},"CDefines":{"CDefine":"-DSTM32L162VDYxX"}},{"name":"STM32L162VETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L162VETx"}},{"name":"STM32L162VEYx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"WLCSP104","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L162VEYx"}},{"name":"STM32L162ZCTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x8000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L162ZCTx"}},{"name":"STM32L162ZDTx","status":"Active","dieId":"0436","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x60000"}]},"CDefines":{"CDefine":"-DSTM32L162ZDTx"}},{"name":"STM32L162ZETx","status":"Active","dieId":"0437","parent":"stm32l1","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L162.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m3","fpu":"None"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x14000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L162ZETx"}},{"name":"STM32L431CBTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L431CBTx"}},{"name":"STM32L431CCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431CCTx"}},{"name":"STM32L431CBUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L431CBUx"}},{"name":"STM32L431CCUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431CCUx"}},{"name":"STM32L431CBYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L431CBYx"}},{"name":"STM32L431CCYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431CCYx"}},{"name":"STM32L431KBUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L431KBUx"}},{"name":"STM32L431KCUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431KCUx"}},{"name":"STM32L431RBIx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L431RBIx"}},{"name":"STM32L431RCIx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431RCIx"}},{"name":"STM32L431RBTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L431RBTx"}},{"name":"STM32L431RCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431RCTx"}},{"name":"STM32L431RBYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L431RBYx"}},{"name":"STM32L431RCYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431RCYx"}},{"name":"STM32L431VCIx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431VCIx"}},{"name":"STM32L431VCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L431VCTx"}},{"name":"STM32L451CCUx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L451CCUx"}},{"name":"STM32L451CEUx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L451CEUx"}},{"name":"STM32L451CETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L451CETx"}},{"name":"STM32L451RCIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L451RCIx"}},{"name":"STM32L451REIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L451REIx"}},{"name":"STM32L451RCTx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L451RCTx"}},{"name":"STM32L451RETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L451RETx"}},{"name":"STM32L451RCYx","status":"Obsolete","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L451RCYx"}},{"name":"STM32L451REYx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L451REYx"}},{"name":"STM32L451VCIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L451VCIx"}},{"name":"STM32L451VEIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L451VEIx"}},{"name":"STM32L451VCTx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L451VCTx"}},{"name":"STM32L451VETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L451VETx"}},{"name":"STM32L471QEIx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L471QEIx"}},{"name":"STM32L471QGIx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L471QGIx"}},{"name":"STM32L471RETx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L471RETx"}},{"name":"STM32L471RGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L471RGTx"}},{"name":"STM32L471VETx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L471VETx"}},{"name":"STM32L471VGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L471VGTx"}},{"name":"STM32L471ZEJx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L471ZEJx"}},{"name":"STM32L471ZGJx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L471ZGJx"}},{"name":"STM32L471ZETx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L471ZETx"}},{"name":"STM32L471ZGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x1.svd","version":"v2r3","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L471ZGTx"}},{"name":"STM32L412C8Tx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L412C8Tx"}},{"name":"STM32L412C8Ux","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L412C8Ux"}},{"name":"STM32L412CBTx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412CBTx"}},{"name":"STM32L412CBTxP","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412CBTxP"}},{"name":"STM32L412CBUx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412CBUx"}},{"name":"STM32L412CBUxP","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412CBUxP"}},{"name":"STM32L412K8Tx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L412K8Tx"}},{"name":"STM32L412K8Ux","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L412K8Ux"}},{"name":"STM32L412KBTx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412KBTx"}},{"name":"STM32L412KBUx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412KBUx"}},{"name":"STM32L412R8Ix","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L412R8Ix"}},{"name":"STM32L412R8Tx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L412R8Tx"}},{"name":"STM32L412RBIx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412RBIx"}},{"name":"STM32L412RBIxP","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412RBIxP"}},{"name":"STM32L412RBTx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412RBTx"}},{"name":"STM32L412RBTxP","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412RBTxP"}},{"name":"STM32L412T8Yx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32L412T8Yx"}},{"name":"STM32L412TBYx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412TBYx"}},{"name":"STM32L412TBYxP","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L412TBYxP"}},{"name":"STM32L422CBTx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L422CBTx"}},{"name":"STM32L422CBUx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L422CBUx"}},{"name":"STM32L422KBTx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L422KBTx"}},{"name":"STM32L422KBUx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L422KBUx"}},{"name":"STM32L422RBIx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L422RBIx"}},{"name":"STM32L422RBTx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L422RBTx"}},{"name":"STM32L422TBYx","status":"Active","dieId":"0464","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L412.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP36","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L422TBYx"}},{"name":"STM32L432KBUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L432KBUx"}},{"name":"STM32L432KCUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L432KCUx"}},{"name":"STM32L442KCUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN32","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L442KCUx"}},{"name":"STM32L452CCUx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L452CCUx"}},{"name":"STM32L452CEUx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L452CEUx"}},{"name":"STM32L452CETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L452CETx"}},{"name":"STM32L452RCIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L452RCIx"}},{"name":"STM32L452REIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L452REIx"}},{"name":"STM32L452RCTx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L452RCTx"}},{"name":"STM32L452RETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L452RETx"}},{"name":"STM32L452RCYx","status":"Obsolete","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L452RCYx"}},{"name":"STM32L452REYx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L452REYx"}},{"name":"STM32L452RETxP","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L452RETxP"}},{"name":"STM32L452VCIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L452VCIx"}},{"name":"STM32L452VEIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L452VEIx"}},{"name":"STM32L452VCTx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L452VCTx"}},{"name":"STM32L452VETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L452VETx"}},{"name":"STM32L462CETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L462CETx"}},{"name":"STM32L462CEUx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L462CEUx"}},{"name":"STM32L462REIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L462REIx"}},{"name":"STM32L462RETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L462RETx"}},{"name":"STM32L462REYx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L462REYx"}},{"name":"STM32L462VEIx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L462VEIx"}},{"name":"STM32L462VETx","status":"Active","dieId":"0462","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x2.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x28000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L462VETx"}},{"name":"STM32L433CBTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L433CBTx"}},{"name":"STM32L433CCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433CCTx"}},{"name":"STM32L433CBUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L433CBUx"}},{"name":"STM32L433CCUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433CCUx"}},{"name":"STM32L433CBYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L433CBYx"}},{"name":"STM32L433CCYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433CCYx"}},{"name":"STM32L433RBIx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L433RBIx"}},{"name":"STM32L433RCIx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433RCIx"}},{"name":"STM32L433RBTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L433RBTx"}},{"name":"STM32L433RCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433RCTx"}},{"name":"STM32L433RBYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32L433RBYx"}},{"name":"STM32L433RCYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433RCYx"}},{"name":"STM32L433RCTxP","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433RCTxP"}},{"name":"STM32L433VCIx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433VCIx"}},{"name":"STM32L433VCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L433VCTx"}},{"name":"STM32L443CCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L443CCTx"}},{"name":"STM32L443CCUx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L443CCUx"}},{"name":"STM32L443CCYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP49","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L443CCYx"}},{"name":"STM32L443RCIx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L443RCIx"}},{"name":"STM32L443RCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L443RCTx"}},{"name":"STM32L443RCYx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L443RCYx"}},{"name":"STM32L443VCIx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L443VCIx"}},{"name":"STM32L443VCTx","status":"Active","dieId":"0435","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4x3.svd","version":"v1r7","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L443VCTx"}},{"name":"STM32L475RCTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L475RCTx"}},{"name":"STM32L475RETx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L475RETx"}},{"name":"STM32L475RGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L475RGTx"}},{"name":"STM32L475VCTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L475VCTx"}},{"name":"STM32L475VETx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L475VETx"}},{"name":"STM32L475VGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L475VGTx"}},{"name":"STM32L485JCYx","status":"Obsolete","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP72","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L485JCYx"}},{"name":"STM32L485JEYx","status":"Obsolete","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP72","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L485JEYx"}},{"name":"STM32L476JEYx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP72","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L476JEYx"}},{"name":"STM32L476JGYx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP72","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476JGYx"}},{"name":"STM32L476JGYxP","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP72","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476JGYxP"}},{"name":"STM32L476MEYx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L476MEYx"}},{"name":"STM32L476MGYx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476MGYx"}},{"name":"STM32L476QEIx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L476QEIx"}},{"name":"STM32L476QGIx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476QGIx"}},{"name":"STM32L476RCTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L476RCTx"}},{"name":"STM32L476RETx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L476RETx"}},{"name":"STM32L476RGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476RGTx"}},{"name":"STM32L476VCTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L476VCTx"}},{"name":"STM32L476VETx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L476VETx"}},{"name":"STM32L476VGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476VGTx"}},{"name":"STM32L476ZETx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L476ZETx"}},{"name":"STM32L476ZGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476ZGTx"}},{"name":"STM32L476ZGJx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476ZGJx"}},{"name":"STM32L476ZGTxP","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L476ZGTxP"}},{"name":"STM32L486JGYx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP72","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L486JGYx"}},{"name":"STM32L486QGIx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L486QGIx"}},{"name":"STM32L486RGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L486RGTx"}},{"name":"STM32L486VGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L486VGTx"}},{"name":"STM32L486ZGTx","status":"Active","dieId":"0415","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L476.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L486ZGTx"}},{"name":"STM32L496AEIx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L496AEIx"}},{"name":"STM32L496AGIx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496AGIx"}},{"name":"STM32L496AGIxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496AGIxP"}},{"name":"STM32L496QEIx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L496QEIx"}},{"name":"STM32L496QGIx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496QGIx"}},{"name":"STM32L496QGIxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496QGIxP"}},{"name":"STM32L496RETx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L496RETx"}},{"name":"STM32L496RGTx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496RGTx"}},{"name":"STM32L496RGTxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496RGTxP"}},{"name":"STM32L496VETx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L496VETx"}},{"name":"STM32L496VGTx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496VGTx"}},{"name":"STM32L496VGTxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496VGTxP"}},{"name":"STM32L496VGYx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496VGYx"}},{"name":"STM32L496VGYxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496VGYxP"}},{"name":"STM32L496WGYxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP115","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496WGYxP"}},{"name":"STM32L496ZETx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L496ZETx"}},{"name":"STM32L496ZGTx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496ZGTx"}},{"name":"STM32L496ZGTxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L496ZGTxP"}},{"name":"STM32L4A6AGIx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6AGIx"}},{"name":"STM32L4A6AGIxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6AGIxP"}},{"name":"STM32L4A6QGIx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6QGIx"}},{"name":"STM32L4A6QGIxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6QGIxP"}},{"name":"STM32L4A6RGTx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6RGTx"}},{"name":"STM32L4A6RGTxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6RGTxP"}},{"name":"STM32L4A6VGTx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6VGTx"}},{"name":"STM32L4A6VGTxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6VGTxP"}},{"name":"STM32L4A6VGYx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6VGYx"}},{"name":"STM32L4A6VGYxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6VGYxP"}},{"name":"STM32L4A6ZGTx","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6ZGTx"}},{"name":"STM32L4A6ZGTxP","status":"Active","dieId":"0461","parent":"stm32l4","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L496.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4A6ZGTxP"}},{"name":"STM32L4P5AGIx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5AGIx"}},{"name":"STM32L4P5AEIx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L4P5AEIx"}},{"name":"STM32L4P5AGIxP","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5AGIxP"}},{"name":"STM32L4P5CGTx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5CGTx"}},{"name":"STM32L4P5CETx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L4P5CETx"}},{"name":"STM32L4P5CGUx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5CGUx"}},{"name":"STM32L4P5CEUx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L4P5CEUx"}},{"name":"STM32L4P5CGTxP","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5CGTxP"}},{"name":"STM32L4P5CGUxP","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5CGUxP"}},{"name":"STM32L4P5QGIx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5QGIx"}},{"name":"STM32L4P5QEIx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L4P5QEIx"}},{"name":"STM32L4P5QGIxP","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5QGIxP"}},{"name":"STM32L4P5RGTx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5RGTx"}},{"name":"STM32L4P5RETx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L4P5RETx"}},{"name":"STM32L4P5RGTxP","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5RGTxP"}},{"name":"STM32L4P5VGTx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5VGTx"}},{"name":"STM32L4P5VETx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L4P5VETx"}},{"name":"STM32L4P5VGYx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5VGYx"}},{"name":"STM32L4P5VEYx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L4P5VEYx"}},{"name":"STM32L4P5VGTxP","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5VGTxP"}},{"name":"STM32L4P5VGYxP","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5VGYxP"}},{"name":"STM32L4P5ZGTx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5ZGTx"}},{"name":"STM32L4P5ZETx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L4P5ZETx"}},{"name":"STM32L4P5ZGTxP","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4P5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4P5ZGTxP"}},{"name":"STM32L4Q5AGIx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4Q5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4Q5AGIx"}},{"name":"STM32L4Q5CGTx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4Q5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4Q5CGTx"}},{"name":"STM32L4Q5CGUx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4Q5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4Q5CGUx"}},{"name":"STM32L4Q5QGIx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4Q5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4Q5QGIx"}},{"name":"STM32L4Q5RGTx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4Q5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4Q5RGTx"}},{"name":"STM32L4Q5VGTx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4Q5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4Q5VGTx"}},{"name":"STM32L4Q5VGYx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4Q5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4Q5VGYx"}},{"name":"STM32L4Q5ZGTx","status":"Active","dieId":"0471","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4Q5.svd","version":"v1r2","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x50000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4Q5ZGTx"}},{"name":"STM32L4R5AGIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R5AGIx"}},{"name":"STM32L4R5AIIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R5AIIx"}},{"name":"STM32L4R5QGIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R5QGIx"}},{"name":"STM32L4R5QIIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R5QIIx"}},{"name":"STM32L4R5VGTx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R5VGTx"}},{"name":"STM32L4R5VITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R5VITx"}},{"name":"STM32L4R5ZGTx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R5ZGTx"}},{"name":"STM32L4R5ZITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R5ZITx"}},{"name":"STM32L4R5ZGYx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R5ZGYx"}},{"name":"STM32L4R5ZIYx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R5ZIYx"}},{"name":"STM32L4R5ZITxP","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R5.svd","version":"v2r0","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R5ZITxP"}},{"name":"STM32L4S5AIIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S5.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S5AIIx"}},{"name":"STM32L4S5QIIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S5.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S5QIIx"}},{"name":"STM32L4S5VITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S5.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S5VITx"}},{"name":"STM32L4S5ZITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S5.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S5ZITx"}},{"name":"STM32L4S5ZIYx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S5.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S5ZIYx"}},{"name":"STM32L4R7AIIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R7.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R7AIIx"}},{"name":"STM32L4R7VITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R7.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R7VITx"}},{"name":"STM32L4R7ZITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R7.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R7ZITx"}},{"name":"STM32L4S7AIIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S7.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S7AIIx"}},{"name":"STM32L4S7VITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S7.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S7VITx"}},{"name":"STM32L4S7ZITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S7.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S7ZITx"}},{"name":"STM32L4R9AGIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R9AGIx"}},{"name":"STM32L4R9AIIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R9AIIx"}},{"name":"STM32L4R9VGTx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R9VGTx"}},{"name":"STM32L4R9VITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R9VITx"}},{"name":"STM32L4R9ZGJx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R9ZGJx"}},{"name":"STM32L4R9ZIJx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R9ZIJx"}},{"name":"STM32L4R9ZGTx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R9ZGTx"}},{"name":"STM32L4R9ZITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R9ZITx"}},{"name":"STM32L4R9ZGYx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32L4R9ZGYx"}},{"name":"STM32L4R9ZIYx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R9ZIYx"}},{"name":"STM32L4R9ZIYxP","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4R9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4R9ZIYxP"}},{"name":"STM32L4S9AIIx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA169","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S9AIIx"}},{"name":"STM32L4S9VITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S9VITx"}},{"name":"STM32L4S9ZIJx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S9ZIJx"}},{"name":"STM32L4S9ZITx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S9ZITx"}},{"name":"STM32L4S9ZIYx","status":"Active","dieId":"0470","parent":"stm32l4plus","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L4S9.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xA0000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x200000"}]},"CDefines":{"CDefine":"-DSTM32L4S9ZIYx"}},{"name":"STM32L552CCTx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L552CCTx"}},{"name":"STM32L552CETx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552CETx"}},{"name":"STM32L552CCUx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L552CCUx"}},{"name":"STM32L552CEUx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552CEUx"}},{"name":"STM32L552CETxP","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552CETxP"}},{"name":"STM32L552CEUxP","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552CEUxP"}},{"name":"STM32L552MEYxP","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552MEYxP"}},{"name":"STM32L552MEYxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552MEYxQ"}},{"name":"STM32L552QCIxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L552QCIxQ"}},{"name":"STM32L552QEIxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552QEIxQ"}},{"name":"STM32L552QEIx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552QEIx"}},{"name":"STM32L552QEIxP","status":"Obsolete","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552QEIxP"}},{"name":"STM32L552RCTx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L552RCTx"}},{"name":"STM32L552RETx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552RETx"}},{"name":"STM32L552RETxP","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552RETxP"}},{"name":"STM32L552RETxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552RETxQ"}},{"name":"STM32L552VCTxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L552VCTxQ"}},{"name":"STM32L552VETxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552VETxQ"}},{"name":"STM32L552VETx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552VETx"}},{"name":"STM32L552ZCTxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32L552ZCTxQ"}},{"name":"STM32L552ZETxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552ZETxQ"}},{"name":"STM32L552ZETx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L552.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L552ZETx"}},{"name":"STM32L562CETx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562CETx"}},{"name":"STM32L562CETxP","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562CETxP"}},{"name":"STM32L562CEUx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562CEUx"}},{"name":"STM32L562CEUxP","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562CEUxP"}},{"name":"STM32L562MEYxP","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562MEYxP"}},{"name":"STM32L562MEYxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"WLCSP81","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562MEYxQ"}},{"name":"STM32L562QEIx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562QEIx"}},{"name":"STM32L562QEIxP","status":"Obsolete","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562QEIxP"}},{"name":"STM32L562QEIxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"UFBGA132","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562QEIxQ"}},{"name":"STM32L562RETx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562RETx"}},{"name":"STM32L562RETxP","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562RETxP"}},{"name":"STM32L562RETxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP64","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562RETxQ"}},{"name":"STM32L562VETx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562VETx"}},{"name":"STM32L562VETxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562VETxQ"}},{"name":"STM32L562ZETx","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562ZETx"}},{"name":"STM32L562ZETxQ","status":"Active","dieId":"0472","parent":"stm32l5","cpus":{"cpu":{"id":"0","svd":{"name":"STM32L562.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m33","fpu":"fpv5-sp-d16"}}}},"package":"LQFP144","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","alias":{"id":"secure","#text":"0x30000000"},"size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","alias":{"id":"secure","#text":"0xC000000"},"size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32L562ZETxQ"}},{"name":"STM32WB30CEUxA","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB30_CM4.svd","version":"v1r5","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32WB30CEUxA"}},{"name":"STM32WB50CGUx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB50_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32WB50CGUx"}},{"name":"STM32WB35CCUxA","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB35_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WB35CCUxA"}},{"name":"STM32WB35CEUxA","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB35_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x18000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32WB35CEUxA"}},{"name":"STM32WB55CCUx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WB55CCUx"}},{"name":"STM32WB55CEUx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32WB55CEUx"}},{"name":"STM32WB55CGUx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32WB55CGUx"}},{"name":"STM32WB55RCVx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"VFQFPN68","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WB55RCVx"}},{"name":"STM32WB55REVx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"VFQFPN68","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32WB55REVx"}},{"name":"STM32WB55RGVx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"VFQFPN68","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32WB55RGVx"}},{"name":"STM32WB55VCQx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA129","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WB55VCQx"}},{"name":"STM32WB55VCYx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x20000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WB55VCYx"}},{"name":"STM32WB55VEQx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA129","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32WB55VEQx"}},{"name":"STM32WB55VEYx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x80000"}]},"CDefines":{"CDefine":"-DSTM32WB55VEYx"}},{"name":"STM32WB55VGQx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"UFBGA129","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32WB55VGQx"}},{"name":"STM32WB55VGYx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32WB55VGYx"}},{"name":"STM32WB55VYYx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"WLCSP100","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0xA0000"}]},"CDefines":{"CDefine":"-DSTM32WB55VYYx"}},{"name":"STM32WB5MMGHx","status":"Active","dieId":"0495","parent":"stm32wb","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WB55_CM4.svd","version":"v1r8","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"fpv4-sp-d16"}}}},"package":"LGA86","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x30000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x100000"}]},"CDefines":{"CDefine":"-DSTM32WB5MMGHx"}},{"name":"STM32WL54CCUx","status":"Active","dieId":"0497","parent":"stm32wldual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32WL5x_CM4.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}},{"id":"1","svd":{"name":"STM32WL5x_CM0P.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"1","type":"arm cortex-m0+","fpu":"None"}}}]},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WL54CCUx"}},{"name":"STM32WL54JCIx","status":"Active","dieId":"0497","parent":"stm32wldual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32WL5x_CM4.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}},{"id":"1","svd":{"name":"STM32WL5x_CM0P.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"1","type":"arm cortex-m0+","fpu":"None"}}}]},"package":"UFBGA73","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WL54JCIx"}},{"name":"STM32WL55CCUx","status":"Active","dieId":"0497","parent":"stm32wldual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32WL5x_CM4.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}},{"id":"1","svd":{"name":"STM32WL5x_CM0P.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"1","type":"arm cortex-m0+","fpu":"None"}}}]},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WL55CCUx"}},{"name":"STM32WL55JCIx","status":"Active","dieId":"0497","parent":"stm32wldual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32WL5x_CM4.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}},{"id":"1","svd":{"name":"STM32WL5x_CM0P.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"1","type":"arm cortex-m0+","fpu":"None"}}}]},"package":"UFBGA73","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WL55JCIx"}},{"name":"STM32WL55UCYx","status":"Active","dieId":"0497","parent":"stm32wldual","cpus":{"cpu":[{"id":"0","svd":{"name":"STM32WL5x_CM4.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}},{"id":"1","svd":{"name":"STM32WL5x_CM0P.svd","version":"v1r9","url":null},"cores":{"core":{"id":"0","apnum":"1","type":"arm cortex-m0+","fpu":"None"}}}]},"package":"WLCSP59","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WL55UCYx"}},{"name":"STM32WLE4C8Ux","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32WLE4C8Ux"}},{"name":"STM32WLE4CBUx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32WLE4CBUx"}},{"name":"STM32WLE4CCUx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WLE4CCUx"}},{"name":"STM32WLE4J8Ix","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFBGA73","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32WLE4J8Ix"}},{"name":"STM32WLE4JBIx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFBGA73","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32WLE4JBIx"}},{"name":"STM32WLE4JCIx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFBGA73","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WLE4JCIx"}},{"name":"STM32WLE5C8Ux","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32WLE5C8Ux"}},{"name":"STM32WLE5CBUx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32WLE5CBUx"}},{"name":"STM32WLE5CCUx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFQFPN48","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WLE5CCUx"}},{"name":"STM32WLE5J8Ix","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFBGA73","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32WLE5J8Ix"}},{"name":"STM32WLE5JBIx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFBGA73","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32WLE5JBIx"}},{"name":"STM32WLE5JCIx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"UFBGA73","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x10000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x40000"}]},"CDefines":{"CDefine":"-DSTM32WLE5JCIx"}},{"name":"STM32WLE5U8Yx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"WLCSP59","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0x5000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x10000"}]},"CDefines":{"CDefine":"-DSTM32WLE5U8Yx"}},{"name":"STM32WLE5UBYx","status":"Active","dieId":"0497","parent":"stm32wlsingle","cpus":{"cpu":{"id":"0","svd":{"name":"STM32WLE5_CM4.svd","version":"v1r4","url":null},"cores":{"core":{"id":"0","apnum":"0","type":"arm cortex-m4","fpu":"None"}}}},"package":"WLCSP59","memories":{"memory":[{"type":"RAM","name":"RAM","address":"0x20000000","size":"0xC000"},{"type":"ROM","name":"FLASH","address":"0x8000000","size":"0x20000"}]},"CDefines":{"CDefine":"-DSTM32WLE5UBYx"}}]