// Generated by CIRCT firtool-1.62.0
module Order_Select(
  input  [5:0]  io_insts_issue_inst_prj,
                io_insts_issue_inst_prk,
  input         io_insts_issue_inst_rd_valid,
  input  [5:0]  io_insts_issue_inst_prd,
  input  [31:0] io_insts_issue_inst_imm,
  input  [4:0]  io_insts_issue_inst_rob_index,
  input  [9:0]  io_insts_issue_inst_priv_vec,
  input  [3:0]  io_insts_issue_inst_alu_op,
  input         io_issue_req,
                io_stall,
  output        io_issue_ack,
  output [5:0]  io_inst_issue_inst_prj,
                io_inst_issue_inst_prk,
  output        io_inst_issue_inst_rd_valid,
  output [5:0]  io_inst_issue_inst_prd,
  output [31:0] io_inst_issue_inst_imm,
  output [4:0]  io_inst_issue_inst_rob_index,
  output [9:0]  io_inst_issue_inst_priv_vec,
  output [3:0]  io_inst_issue_inst_alu_op,
  output        io_inst_issue_valid
);

  wire choice = io_issue_req & ~io_stall;
  assign io_issue_ack = choice;
  assign io_inst_issue_inst_prj = choice ? io_insts_issue_inst_prj : 6'h0;
  assign io_inst_issue_inst_prk = choice ? io_insts_issue_inst_prk : 6'h0;
  assign io_inst_issue_inst_rd_valid = choice & io_insts_issue_inst_rd_valid;
  assign io_inst_issue_inst_prd = choice ? io_insts_issue_inst_prd : 6'h0;
  assign io_inst_issue_inst_imm = choice ? io_insts_issue_inst_imm : 32'h0;
  assign io_inst_issue_inst_rob_index = choice ? io_insts_issue_inst_rob_index : 5'h0;
  assign io_inst_issue_inst_priv_vec = choice ? io_insts_issue_inst_priv_vec : 10'h0;
  assign io_inst_issue_inst_alu_op = choice ? io_insts_issue_inst_alu_op : 4'h0;
  assign io_inst_issue_valid = choice;
endmodule

