#ifndef __ASM_ARCH_REGS_ONENAND_H
#define __ASM_ARCH_REGS_ONENAND_H __FILE__

#include <mach/map.h>

#define S3C_ONENANDREG(x)			((x) + S3C64XX_VA_ONENAND)
#define S3C_ONENANDREG2(x)			((x) + (0x80000) + S3C64XX_VA_ONENAND)

#define S3C64XX_MEM_CFG0			S3C_ONENANDREG(0x00)	/* Bank0 Memory Device Configuration Register */
#define S3C64XX_BURST_LEN0			S3C_ONENANDREG(0x10)	/* Bank0 Burst Length Register */
#define S3C64XX_MEM_RESET0			S3C_ONENANDREG(0x20)	/* Bank0 Memory Reset Register */
#define S3C64XX_INT_ERR_STAT0		S3C_ONENANDREG(0x30)	/* Bank0 Interrupt Error Status Register */
#define S3C64XX_INT_ERR_MASK0		S3C_ONENANDREG(0x40)	/* Bank0 Interrupt Error Mask Register */
#define S3C64XX_INT_ERR_ACK0		S3C_ONENANDREG(0x50)	/* Bank0 Interrupt Error Acknowledge Register */
#define S3C64XX_ECC_ERR_STAT0		S3C_ONENANDREG(0x60)	/* Bank0 ECC Error Status Register */
#define S3C64XX_MANUFACT_ID0		S3C_ONENANDREG(0x70)	/* Bank0 Manufacturer ID Register */
#define S3C64XX_DEVICE_ID0			S3C_ONENANDREG(0x80)	/* Bank0 Device ID Register */
#define S3C64XX_DATA_BUF_SIZE0		S3C_ONENANDREG(0x90)	/* Bank0 Data Buffer Size Register */
#define S3C64XX_BOOT_BUF_SIZE0   	S3C_ONENANDREG(0xA0)	/* Bank0 Boot Buffer Size Register */
#define S3C64XX_BUF_AMOUNT0      	S3C_ONENANDREG(0xB0)	/* Bank0 Amount of Buffer Register */
#define S3C64XX_TECH0            	S3C_ONENANDREG(0xC0)	/* Bank0 Technology Register */
#define S3C64XX_FBA_WIDTH0       	S3C_ONENANDREG(0xD0)	/* Bank0 FBA Width Register */
#define S3C64XX_FPA_WIDTH0       	S3C_ONENANDREG(0xE0)	/* Bank0 FPA Width Register */
#define S3C64XX_FSA_WIDTH0       	S3C_ONENANDREG(0xF0)	/* Bank0 FSA Width Register */
#define S3C64XX_REVISION0        	S3C_ONENANDREG(0x100)	/* Bank0 Revision Register */
#define S3C64XX_DATARAM00        	S3C_ONENANDREG(0x110)	/* Bank0 DataRAM0 Code Register */
#define S3C64XX_DATARAM10        	S3C_ONENANDREG(0x120)	/* Bank0 DataRAM1 Code Register */
#define S3C64XX_SYNC_MODE0       	S3C_ONENANDREG(0x130)	/* Bank0 Synchronous Mode Register */
#define S3C64XX_TRANS_SPARE0     	S3C_ONENANDREG(0x140)	/* Bank0 Transfer Size Register */
#define S3C64XX_DBS_DFS_WIDTH0  	S3C_ONENANDREG(0x160)	/* Bank0 DBS_DFS width Register */
#define S3C64XX_PAGE_CNT0        	S3C_ONENANDREG(0x170)	/* Bank0 Page Count Register */
#define S3C64XX_ERR_PAGE_ADDR0   	S3C_ONENANDREG(0x180)	/* Bank0 Error Page Address Register */
#define S3C64XX_BURST_RD_LAT0    	S3C_ONENANDREG(0x190)	/* Bank0 Burst Read Latency Register */
#define S3C64XX_INT_PIN_ENABLE0  	S3C_ONENANDREG(0x1A0)	/* Bank0 Interrupt Pin Enable Register */
#define S3C64XX_INT_MON_CYC0     	S3C_ONENANDREG(0x1B0)	/* Bank0 Interrupt Monitor Cycle Count Register */
#define S3C64XX_ACC_CLOCK0       	S3C_ONENANDREG(0x1C0)	/* Bank0 Access Clock Register */
#define S3C64XX_SLOW_RD_PATH0    	S3C_ONENANDREG(0x1D0)	/* Bank0 Slow Read Path Register */
#define S3C64XX_ERR_BLK_ADDR0    	S3C_ONENANDREG(0x1E0)	/* Bank0 Error Block Address Register */
#define S3C64XX_FLASH_VER_ID0    	S3C_ONENANDREG(0x1F0)	/* Bank0 Flash Version ID Register */
#define S3C64XX_FLASH_AUX_CNTRL0 	S3C_ONENANDREG(0x300)	/* Bank0 Flash Auxiliary control register */
#define S3C64XX_FLASH_AFIFO_CNT0 	S3C_ONENANDREG(0x310)	/* Number of data in asynchronous FIFO in flash controller 0. */

#define S3C64XX_MEM_CFG1			S3C_ONENANDREG2(0x00)	/* Bank1 Memory Device Configuration Register */
#define S3C64XX_BURST_LEN1			S3C_ONENANDREG2(0x10)	/* Bank1 Burst Length Register */
#define S3C64XX_MEM_RESET1			S3C_ONENANDREG2(0x20)	/* Bank1 Memory Reset Register */
#define S3C64XX_INT_ERR_STAT1		S3C_ONENANDREG2(0x30)	/* Bank1 Interrupt Error Status Register */
#define S3C64XX_INT_ERR_MASK1		S3C_ONENANDREG2(0x40)	/* Bank1 Interrupt Error Mask Register */
#define S3C64XX_INT_ERR_ACK1		S3C_ONENANDREG2(0x50)	/* Bank1 Interrupt Error Acknowledge Register */
#define S3C64XX_ECC_ERR_STAT1		S3C_ONENANDREG2(0x60)	/* Bank1 ECC Error Status Register */
#define S3C64XX_MANUFACT_ID1		S3C_ONENANDREG2(0x70)	/* Bank1 Manufacturer ID Register */
#define S3C64XX_DEVICE_ID1			S3C_ONENANDREG2(0x80)	/* Bank1 Device ID Register */
#define S3C64XX_DATA_BUF_SIZE1		S3C_ONENANDREG2(0x90)	/* Bank1 Data Buffer Size Register */
#define S3C64XX_BOOT_BUF_SIZE1   	S3C_ONENANDREG2(0xA0)	/* Bank1 Boot Buffer Size Register */
#define S3C64XX_BUF_AMOUNT1      	S3C_ONENANDREG2(0xB0)	/* Bank1 Amount of Buffer Register */
#define S3C64XX_TECH1            	S3C_ONENANDREG2(0xC0)	/* Bank1 Technology Register */
#define S3C64XX_FBA_WIDTH1       	S3C_ONENANDREG2(0xD0)	/* Bank1 FBA Width Register */
#define S3C64XX_FPA_WIDTH1       	S3C_ONENANDREG2(0xE0)	/* Bank1 FPA Width Register */
#define S3C64XX_FSA_WIDTH1       	S3C_ONENANDREG2(0xF0)	/* Bank1 FSA Width Register */
#define S3C64XX_REVISION1        	S3C_ONENANDREG2(0x100)	/* Bank1 Revision Register */
#define S3C64XX_DATARAM01        	S3C_ONENANDREG2(0x110)	/* Bank1 DataRAM0 Code Register */
#define S3C64XX_DATARAM11        	S3C_ONENANDREG2(0x120)	/* Bank1 DataRAM1 Code Register */
#define S3C64XX_SYNC_MODE1       	S3C_ONENANDREG2(0x130)	/* Bank1 Synchronous Mode Register */
#define S3C64XX_TRANS_SPARE1     	S3C_ONENANDREG2(0x140)	/* Bank1 Transfer Size Register */
#define S3C64XX_DBS_DFS_WIDTH1  	S3C_ONENANDREG2(0x160)	/* Bank1 DBS_DFS width Register */
#define S3C64XX_PAGE_CNT1        	S3C_ONENANDREG2(0x170)	/* Bank1 Page Count Register */
#define S3C64XX_ERR_PAGE_ADDR1   	S3C_ONENANDREG2(0x180)	/* Bank1 Error Page Address Register */
#define S3C64XX_BURST_RD_LAT1    	S3C_ONENANDREG2(0x190)	/* Bank1 Burst Read Latency Register */
#define S3C64XX_INT_PIN_ENABLE1  	S3C_ONENANDREG2(0x1A0)	/* Bank1 Interrupt Pin Enable Register */
#define S3C64XX_INT_MON_CYC1     	S3C_ONENANDREG2(0x1B0)	/* Bank1 Interrupt Monitor Cycle Count Register */
#define S3C64XX_ACC_CLOCK1       	S3C_ONENANDREG2(0x1C0)	/* Bank1 Access Clock Register */
#define S3C64XX_SLOW_RD_PATH1    	S3C_ONENANDREG2(0x1D0)	/* Bank1 Slow Read Path Register */
#define S3C64XX_ERR_BLK_ADDR1    	S3C_ONENANDREG2(0x1E0)	/* Bank1 Error Block Address Register */
#define S3C64XX_FLASH_VER_ID1    	S3C_ONENANDREG2(0x1F0)	/* Bank1 Flash Version ID Register */
#define S3C64XX_FLASH_AUX_CNTRL1 	S3C_ONENANDREG2(0x300)	/* Bank1 Flash Auxiliary control register */
#define S3C64XX_FLASH_AFIFO_CNT1 	S3C_ONENANDREG2(0x310)	/* Number of data in asynchronous FIFO in flash controller 1. */

/*
 * DMA for OneNAND
 */
#define ONENAND_DMA_CON			(0)
#if defined(CONFIG_CPU_S3C6410)
#define ONENAND_DMA_BASE		(0x75000000)
#endif
#define ONENAND_DMA_TRANSFER_WORD	(4)

/*
 * SFRs
 */
#define ONENAND_REG_MEM_CFG		(0x000)
#define ONENAND_REG_BURST_LEN		(0x010)
#define ONENAND_REG_MEM_RESET		(0x020)
#define ONENAND_REG_INT_ERR_STAT	(0x030)
#define ONENAND_REG_INT_ERR_MASK	(0x040)
#define ONENAND_REG_INT_ERR_ACK		(0x050)
#define ONENAND_REG_ECC_ERR_STAT	(0x060)
#define ONENAND_REG_MANUFACT_ID		(0x070)
#define ONENAND_REG_DEVICE_ID		(0x080)
#define ONENAND_REG_DATA_BUF_SIZE	(0x090)
#define ONENAND_REG_BOOT_BUF_SIZE	(0x0A0)
#define ONENAND_REG_BUF_AMOUNT		(0x0B0)
#define ONENAND_REG_TECH		(0x0C0)
#define ONENAND_REG_FBA_WIDTH		(0x0D0)
#define ONENAND_REG_FPA_WIDTH		(0x0E0)
#define ONENAND_REG_FSA_WIDTH		(0x0F0)
#define ONENAND_REG_REVISION		(0x100)
#define ONENAND_REG_DATARAM0		(0x110)
#define ONENAND_REG_DATARAM1		(0x120)
#define ONENAND_REG_SYNC_MODE		(0x130)
#define ONENAND_REG_TRANS_SPARE		(0x140)
#define ONENAND_REG_LOCK_BIT		(0x150)
#define ONENAND_REG_DBS_DFS_WIDTH	(0x160)
#define ONENAND_REG_PAGE_CNT		(0x170)
#define ONENAND_REG_ERR_PAGE_ADDR	(0x180)
#define ONENAND_REG_BURST_RD_LAT	(0x190)
#define ONENAND_REG_INT_PIN_ENABLE	(0x1A0)
#define ONENAND_REG_INT_MON_CYC		(0x1B0)
#define ONENAND_REG_ACC_CLOCK		(0x1C0)
#define ONENAND_REG_SLOW_RD_PATH	(0x1D0)
#define ONENAND_REG_ERR_BLK_ADDR	(0x1E0)
#define ONENAND_REG_FLASH_VER_ID	(0x1F0)

#if defined(CONFIG_CPU_S3C6410)
#define ONENAND_REG_FLASH_AUX_CNTRL	(0x300)
#elif defined(CONFIG_CPU_S5PC100)
#define ONENAND_REG_ECC_ERR_STAT2	(0x300)
#endif

#if defined(CONFIG_CPU_S5PC100)
#define ONENAND_REG_BANK_EN		(0x220)
#define ONENAND_REG_WTCHDOG_RST_L	(0x260)
#define ONENAND_REG_WTCHDOG_RST_H	(0x270)
#define ONENAND_REG_SYNC_WRITE		(0x280)
#define ONENAND_REG_CACHE_READ		(0x290)
#define ONENAND_REG_COLD_RST_DLY	(0x2A0)
#define ONENAND_REG_DDP_DEVICE		(0x2B0)
#define ONENAND_REG_MULTI_PLANE		(0x2C0)
#define ONENAND_REG_MEM_CNT		(0x2D0)
#define ONENAND_REG_TRANS_MODE		(0x2E0)
#define ONENAND_REG_DEV_STAT		(0x2F0)

#define ONENAND_REG_ECC_ERR_STAT3	(0x310)
#define ONENAND_REG_ECC_ERR_STAT4	(0x320)
#define ONENAND_REG_EFCT_BUF_CNT	(0x330)
#define ONENAND_REG_DEV_PAGE_SIZE	(0x340)
#define ONENAND_REG_SUPERLOAD_EN	(0x350)
#define ONENAND_REG_CACHE_PRG_EN	(0x360)
#define ONENAND_REG_SINGLE_PAGE_BUF	(0x370)
#define ONENAND_REG_OFFSET_ADDR		(0x380)
#define ONENAND_REG_INT_MON_STATUS	(0x390)
#endif

/*
 * SFR values
 */
#define ONENAND_MEM_CFG_SYNC_READ	(1 << 15)
#define ONENAND_MEM_CFG_BRL_7		(7 << 12)
#define ONENAND_MEM_CFG_BRL_6		(6 << 12)
#define ONENAND_MEM_CFG_BRL_5		(5 << 12)
#define ONENAND_MEM_CFG_BRL_4		(4 << 12)
#define ONENAND_MEM_CFG_BRL_3		(3 << 12)
#define ONENAND_MEM_CFG_BRL_10		(2 << 12)
#define ONENAND_MEM_CFG_BRL_9		(1 << 12)
#define ONENAND_MEM_CFG_BRL_8		(0 << 12)
#define ONENAND_MEM_CFG_BRL_SHIFT	(12)
#define ONENAND_MEM_CFG_BL_1K		(5 << 9)
#define ONENAND_MEM_CFG_BL_32		(4 << 9)
#define ONENAND_MEM_CFG_BL_16		(3 << 9)
#define ONENAND_MEM_CFG_BL_8		(2 << 9)
#define ONENAND_MEM_CFG_BL_4		(1 << 9)
#define ONENAND_MEM_CFG_BL_CONT		(0 << 9)
#define ONENAND_MEM_CFG_BL_SHIFT	(9)
#define ONENAND_MEM_CFG_NO_ECC		(1 << 8)
#define ONENAND_MEM_CFG_RDY_HIGH	(1 << 7)
#define ONENAND_MEM_CFG_INT_HIGH	(1 << 6)
#define ONENAND_MEM_CFG_IOBE		(1 << 5)
#define ONENAND_MEM_CFG_RDY_CONF	(1 << 4)
#define ONENAND_MEM_CFG_HF		(1 << 2)
#define ONENAND_MEM_CFG_WM_SYNC		(1 << 1)
#define ONENAND_MEM_CFG_BWPS_UNLOCK	(1 << 0)

#define ONENAND_BURST_LEN_CONT		(0)
#define ONENAND_BURST_LEN_4		(4)
#define ONENAND_BURST_LEN_8		(8)
#define ONENAND_BURST_LEN_16		(16)

#define ONENAND_MEM_RESET_WARM		(0x1)
#define ONENAND_MEM_RESET_COLD		(0x2)
#define ONENAND_MEM_RESET_HOT		(0x3)

#define ONENAND_INT_ERR_CACHE_OP_ERR	(1 << 13)
#define ONENAND_INT_ERR_RST_CMP		(1 << 12)
#define ONENAND_INT_ERR_RDY_ACT		(1 << 11)
#define ONENAND_INT_ERR_INT_ACT		(1 << 10)
#define ONENAND_INT_ERR_UNSUP_CMD	(1 << 9)
#define ONENAND_INT_ERR_LOCKED_BLK	(1 << 8)
#define ONENAND_INT_ERR_BLK_RW_CMP	(1 << 7)
#define ONENAND_INT_ERR_ERS_CMP		(1 << 6)
#define ONENAND_INT_ERR_PGM_CMP		(1 << 5)
#define ONENAND_INT_ERR_LOAD_CMP	(1 << 4)
#define ONENAND_INT_ERR_ERS_FAIL	(1 << 3)
#define ONENAND_INT_ERR_PGM_FAIL	(1 << 2)
#define ONENAND_INT_ERR_INT_TO		(1 << 1)
#define ONENAND_INT_ERR_LD_FAIL_ECC_ERR	(1 << 0)

#define ONENAND_DEVICE_DENSITY_SHIFT	(4)
#define ONENAND_DEVICE_IS_DDP		(1 << 3)
#define ONENAND_DEVICE_IS_DEMUX		(1 << 2)
#define ONENAND_DEVICE_VCC_MASK		(0x3)
#define ONENAND_DEVICE_DENSITY_128Mb	(0x000)
#define ONENAND_DEVICE_DENSITY_256Mb	(0x001)
#define ONENAND_DEVICE_DENSITY_512Mb	(0x002)
#define ONENAND_DEVICE_DENSITY_1Gb	(0x003)
#define ONENAND_DEVICE_DENSITY_2Gb	(0x004)
#define ONENAND_DEVICE_DENSITY_4Gb	(0x005)

#define ONENAND_SYNC_MODE_RM_SYNC	(1 << 1)
#define ONENAND_SYNC_MODE_WM_SYNC	(1 << 0)

#define ONENAND_TRANS_SPARE_TSRF_INC	(1 << 0)

#define ONENAND_INT_PIN_ENABLE		(1 << 0)

#define ONENAND_ACC_CLOCK_266_133	(0x5)
#define ONENAND_ACC_CLOCK_166_83	(0x3)
#define ONENAND_ACC_CLOCK_134_67	(0x3)
#define ONENAND_ACC_CLOCK_100_50	(0x2)
#define ONENAND_ACC_CLOCK_60_30		(0x2)

#if defined(CONFIG_CPU_S3C6410)
#define ONENAND_FLASH_AUX_WD_DISABLE	(1 << 0)
#endif

/*
 * Datain values for mapped commands
 */
#define ONENAND_DATAIN_ERASE_STATUS	(0x00)
#define ONENAND_DATAIN_ERASE_MULTI	(0x01)
#define ONENAND_DATAIN_ERASE_SINGLE	(0x03)
#define ONENAND_DATAIN_ERASE_VERIFY	(0x15)
#define ONENAND_DATAIN_UNLOCK_START	(0x08)
#define ONENAND_DATAIN_UNLOCK_END	(0x09)
#define ONENAND_DATAIN_LOCK_START	(0x0A)
#define ONENAND_DATAIN_LOCK_END		(0x0B)
#define ONENAND_DATAIN_LOCKTIGHT_START	(0x0C)
#define ONENAND_DATAIN_LOCKTIGHT_END	(0x0D)
#define ONENAND_DATAIN_UNLOCK_ALL	(0x0E)
#define ONENAND_DATAIN_COPYBACK_SRC	(0x1000)
#define ONENAND_DATAIN_COPYBACK_DST	(0x2000)
#define ONENAND_DATAIN_ACCESS_OTP	(0x12)
#define ONENAND_DATAIN_ACCESS_MAIN	(0x14)
#define ONENAND_DATAIN_PIPELINE_READ	(0x4000)
#define ONENAND_DATAIN_PIPELINE_WRITE	(0x4100)
#define ONENAND_DATAIN_RMW_LOAD		(0x10)
#define ONENAND_DATAIN_RMW_MODIFY	(0x11)

/*
 * Device ID Register F001h (R)
 */
#define ONENAND_DEVICE_DENSITY_SHIFT	(4)
#define ONENAND_DEVICE_IS_DDP		(1 << 3)
#define ONENAND_DEVICE_IS_DEMUX		(1 << 2)
#define ONENAND_DEVICE_VCC_MASK		(0x3)

/*
 * Version ID Register F002h (R)
 */
#define ONENAND_VERSION_PROCESS_SHIFT	(8)

/*
 * Start Address 1 F100h (R/W)
 */
#define ONENAND_DDP_SHIFT		(15)
#define ONENAND_DDP_CHIP0		(0)
#define ONENAND_DDP_CHIP1		(1 << ONENAND_DDP_SHIFT)

/*
 * Start Buffer Register F200h (R/W)
 */
#define ONENAND_BSA_MASK		(0x03)
#define ONENAND_BSA_SHIFT		(8)
#define ONENAND_BSA_BOOTRAM		(0 << 2)
#define ONENAND_BSA_DATARAM0		(2 << 2)
#define ONENAND_BSA_DATARAM1		(3 << 2)
#define ONENAND_BSC_MASK		(0x03)

/*
 * Command Register F220h (R/W)
 */
#define ONENAND_CMD_READ		(0x00)
#define ONENAND_CMD_READOOB		(0x13)
#define ONENAND_CMD_PROG		(0x80)
#define ONENAND_CMD_PROGOOB		(0x1A)
#define ONENAND_CMD_UNLOCK		(0x23)
#define ONENAND_CMD_LOCK		(0x2A)
#define ONENAND_CMD_LOCK_TIGHT		(0x2C)
#define ONENAND_CMD_UNLOCK_ALL		(0x27)
#define ONENAND_CMD_ERASE		(0x94)
#define ONENAND_CMD_RESET		(0xF0)
#define ONENAND_CMD_OTP_ACCESS		(0x65)
#define ONENAND_CMD_READID		(0x90)
#define ONENAND_CMD_STARTADDR1		(0xE0)
#define ONENAND_CMD_WP_STATUS		(0xE1)
#define ONENAND_CMD_PIPELINE_READ	(0x01)
#define ONENAND_CMD_PIPELINE_WRITE	(0x81)

/*
 * Command Mapping for OneNAND Controller
 */
#if defined(CONFIG_CPU_S5PC100)
#define ONENAND_AHB_ADDR		(0xB0000000)
#elif defined(CONFIG_CPU_S3C6410)
#define ONENAND_DUMMY_ADDR		(0x20400000)
#define ONENAND_AHB_ADDR		(0x20000000)
#endif
#define ONENAND_CMD_MAP_00		(0x0)
#define ONENAND_CMD_MAP_01		(0x1)
#define ONENAND_CMD_MAP_10		(0x2)
#define ONENAND_CMD_MAP_11		(0x3)
#define ONENAND_CMD_MAP_FF		(0xF)

#if defined(CONFIG_CPU_S3C6400)
#define ONENAND_CMD_SHIFT		(22)
#define ONENAND_MEM_ADDR_MASK		(0x3fffff)
#define ONENAND_DDP_SHIFT_1Gb		(19)
#define ONENAND_DDP_SHIFT_2Gb		(20)
#define ONENAND_DDP_SHIFT_4Gb		(21)

#define ONENAND_FBA_SHIFT_128Mb		(9)
#define ONENAND_FBA_SHIFT_256Mb		(9)
#define ONENAND_FBA_SHIFT_512Mb		(10)
#define ONENAND_FBA_SHIFT_1Gb_DDP	(10)
#define ONENAND_FBA_SHIFT_1Gb		(10)
#define ONENAND_FBA_SHIFT_2Gb_DDP	(10)
#define ONENAND_FBA_SHIFT_2Gb		(10)
#define ONENAND_FBA_SHIFT_4Gb_DDP	(10)
#define ONENAND_FBA_SHIFT_4Gb		(10)

#define ONENAND_FPA_SHIFT_128Mb		(3)
#define ONENAND_FPA_SHIFT_256Mb		(3)
#define ONENAND_FPA_SHIFT_512Mb		(4)
#define ONENAND_FPA_SHIFT_1Gb_DDP	(4)
#define ONENAND_FPA_SHIFT_1Gb		(4)
#define ONENAND_FPA_SHIFT_2Gb_DDP	(4)
#define ONENAND_FPA_SHIFT_2Gb		(4)
#define ONENAND_FPA_SHIFT_4Gb_DDP	(4)
#define ONENAND_FPA_SHIFT_4Gb		(4)

#define ONENAND_FSA_SHIFT		(2)
#define ONENAND_FBA_MASK_128Mb		(0xff)
#define ONENAND_FBA_MASK_256Mb		(0x1ff)
#define ONENAND_FBA_MASK_512Mb		(0x1ff)
#define ONENAND_FBA_MASK_1Gb_DDP	(0x1ff)
#define ONENAND_FBA_MASK_1Gb		(0x3ff)
#define ONENAND_FBA_MASK_2Gb_DDP	(0x3ff)
#define ONENAND_FBA_MASK_2Gb		(0x7ff)
#define ONENAND_FBA_MASK_4Gb_DDP	(0x7ff)
#define ONENAND_FBA_MASK_4Gb		(0xfff)
#define ONENAND_FPA_MASK		(0x3f)
#define ONENAND_FSA_MASK		(0x3)

#elif defined(CONFIG_CPU_S3C6410)
#define ONENAND_CMD_SHIFT		(24)
#define ONENAND_MEM_ADDR_MASK		(0xffffff)
#define ONENAND_DDP_SHIFT_1Gb		(21)
#define ONENAND_DDP_SHIFT_2Gb		(22)
#define ONENAND_DDP_SHIFT_4Gb		(23)
#define ONENAND_FBA_SHIFT		(12)
#define ONENAND_FPA_SHIFT		(6)
#define ONENAND_FSA_SHIFT		(4)
#define ONENAND_FBA_MASK_128Mb		(0xff)
#define ONENAND_FBA_MASK_256Mb		(0x1ff)
#define ONENAND_FBA_MASK_512Mb		(0x1ff)
#define ONENAND_FBA_MASK_1Gb_DDP	(0x1ff)
#define ONENAND_FBA_MASK_1Gb		(0x3ff)
#define ONENAND_FBA_MASK_2Gb_DDP	(0x3ff)
#define ONENAND_FBA_MASK_2Gb		(0x7ff)
#define ONENAND_FBA_MASK_4Gb_DDP	(0x7ff)
#define ONENAND_FBA_MASK_4Gb		(0xfff)
#define ONENAND_FPA_MASK		(0x3f)
#define ONENAND_FSA_MASK		(0x3)

#elif defined(CONFIG_CPU_S5PC100)
#define ONENAND_CMD_SHIFT		(26)
#define ONENAND_MEM_ADDR_MASK		(0xffffff)
#define ONENAND_DDP_SHIFT_1Gb		(22)
#define ONENAND_DDP_SHIFT_2Gb		(23)
#define ONENAND_DDP_SHIFT_4Gb		(24)
#define ONENAND_FBA_SHIFT               (13)
#define ONENAND_FPA_SHIFT               (7)
#define ONENAND_FSA_SHIFT		(5)
#define ONENAND_FBA_MASK_128Mb		(0xff)
#define ONENAND_FBA_MASK_256Mb		(0x1ff)
#define ONENAND_FBA_MASK_512Mb		(0x1ff)
#define ONENAND_FBA_MASK_1Gb_DDP	(0x1ff)
#define ONENAND_FBA_MASK_1Gb		(0x3ff)
#define ONENAND_FBA_MASK_2Gb_DDP	(0x3ff)
#define ONENAND_FBA_MASK_2Gb		(0x7ff)
#define ONENAND_FBA_MASK_4Gb_DDP	(0x7ff)
#define ONENAND_FBA_MASK_4Gb		(0xfff)
#define ONENAND_FPA_MASK		(0x3f)
#define ONENAND_FSA_MASK		(0x3)

#else

/*
 * Start Address 8 F107h (R/W)
 */
#define ONENAND_FPA_MASK		(0x3f)
#define ONENAND_FPA_SHIFT		(2)
#define ONENAND_FSA_MASK		(0x03)

#endif

/*
 * System Configuration 1 Register F221h (R, R/W)
 */
#define ONENAND_SYS_CFG1_SYNC_READ	(1 << 15)
#define ONENAND_SYS_CFG1_BRL_7		(7 << 12)
#define ONENAND_SYS_CFG1_BRL_6		(6 << 12)
#define ONENAND_SYS_CFG1_BRL_5		(5 << 12)
#define ONENAND_SYS_CFG1_BRL_4		(4 << 12)
#define ONENAND_SYS_CFG1_BRL_3		(3 << 12)
#define ONENAND_SYS_CFG1_BRL_10		(2 << 12)
#define ONENAND_SYS_CFG1_BRL_9		(1 << 12)
#define ONENAND_SYS_CFG1_BRL_8		(0 << 12)
#define ONENAND_SYS_CFG1_BRL_SHIFT	(12)
#define ONENAND_SYS_CFG1_BL_32		(4 << 9)
#define ONENAND_SYS_CFG1_BL_16		(3 << 9)
#define ONENAND_SYS_CFG1_BL_8		(2 << 9)
#define ONENAND_SYS_CFG1_BL_4		(1 << 9)
#define ONENAND_SYS_CFG1_BL_CONT	(0 << 9)
#define ONENAND_SYS_CFG1_BL_SHIFT	(9)
#define ONENAND_SYS_CFG1_NO_ECC		(1 << 8)
#define ONENAND_SYS_CFG1_RDY		(1 << 7)
#define ONENAND_SYS_CFG1_INT		(1 << 6)
#define ONENAND_SYS_CFG1_IOBE		(1 << 5)
#define ONENAND_SYS_CFG1_RDY_CONF	(1 << 4)

/*
 * Controller Status Register F240h (R)
 */
#define ONENAND_CTRL_ONGO		(1 << 15)
#define ONENAND_CTRL_LOCK		(1 << 14)
#define ONENAND_CTRL_LOAD		(1 << 13)
#define ONENAND_CTRL_PROGRAM		(1 << 12)
#define ONENAND_CTRL_ERASE		(1 << 11)
#define ONENAND_CTRL_ERROR		(1 << 10)
#define ONENAND_CTRL_RSTB		(1 << 7)
#define ONENAND_CTRL_OTP_L		(1 << 6)
#define ONENAND_CTRL_OTP_BL		(1 << 5)

/*
 * Interrupt Status Register F241h (R)
 */
#define ONENAND_INT_MASTER		(1 << 15)
#define ONENAND_INT_READ		(1 << 7)
#define ONENAND_INT_WRITE		(1 << 6)
#define ONENAND_INT_ERASE		(1 << 5)
#define ONENAND_INT_RESET		(1 << 4)
#define ONENAND_INT_CLEAR		(0 << 0)

/*
 * NAND Flash Write Protection Status Register F24Eh (R)
 */
#define ONENAND_WP_US			(1 << 2)
#define ONENAND_WP_LS			(1 << 1)
#define ONENAND_WP_LTS			(1 << 0)

/*
 * ECC Status Register FF00h (R)
 */
#define ONENAND_ECC_1BIT		(1 << 0)
#define ONENAND_ECC_1BIT_ALL		(0x5555)
#define ONENAND_ECC_2BIT		(1 << 1)
#define ONENAND_ECC_2BIT_ALL		(0xAAAA)

/*
 * One-Time Programmable (OTP)
 */
#define ONENAND_OTP_LOCK_OFFSET		(14)

#endif /* __ASM_ARCH_REGS_ONENAND_H */
