Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: sklop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sklop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sklop"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : sklop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nikola/ZAD4_BrojacDesetinki/hex_sedam_Seg.vhd" into library work
Parsing entity <hex_sedam_seg>.
Parsing architecture <Behavioral> of entity <hex_sedam_seg>.
Parsing VHDL file "/home/nikola/ZAD4_BrojacDesetinki/freqDivGen.vhd" into library work
Parsing entity <freqDivGen>.
INFO:HDLCompiler:1676 - "/home/nikola/ZAD4_BrojacDesetinki/freqDivGen.vhd" Line 13. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <freqdivgen>.
Parsing VHDL file "/home/nikola/ZAD4_BrojacDesetinki/sklop.vhd" into library work
Parsing entity <sklop>.
Parsing architecture <Behavioral> of entity <sklop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sklop> (architecture <Behavioral>) from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <hex_sedam_seg> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/nikola/ZAD4_BrojacDesetinki/sklop.vhd" Line 38: ctime should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD4_BrojacDesetinki/sklop.vhd" Line 39: clk_o should be on the sensitivity list of the process
WARNING:Xst:2972 - "/home/nikola/ZAD4_BrojacDesetinki/sklop.vhd" line 31. All outputs of instance <a1> of block <freqDivGen> are unconnected in block <sklop>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sklop>.
    Related source file is "/home/nikola/ZAD4_BrojacDesetinki/sklop.vhd".
WARNING:Xst:647 - Input <ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/nikola/ZAD4_BrojacDesetinki/sklop.vhd" line 31: Output port <clk_o> of the instance <a1> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <izlaz>.
    Found 3-bit adder for signal <count[2]_GND_5_o_add_0_OUT> created at line 37.
    Found 4-bit adder for signal <izlaz[3]_GND_5_o_add_5_OUT> created at line 57.
WARNING:Xst:737 - Found 1-bit latch for signal <clk_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator greater for signal <n0001> created at line 38
    Found 4-bit comparator lessequal for signal <n0007> created at line 54
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sklop> synthesized.

Synthesizing Unit <hex_sedam_seg>.
    Related source file is "/home/nikola/ZAD4_BrojacDesetinki/hex_sedam_Seg.vhd".
    Found 16x7-bit Read Only RAM for signal <led>
    Summary:
	inferred   1 RAM(s).
Unit <hex_sedam_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 1
 4-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hex_sedam_seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_led> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led>           |          |
    -----------------------------------------------------------------------
Unit <hex_sedam_seg> synthesized (advanced).

Synthesizing (advanced) Unit <sklop>.
The following registers are absorbed into counter <izlaz>: 1 register on signal <izlaz>.
Unit <sklop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Comparators                                          : 2
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 3-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit sklop : the following signal(s) form a combinatorial loop: n0001, Madd_count[2]_GND_5_o_add_0_OUT_cy<0>.
WARNING:Xst:2170 - Unit sklop : the following signal(s) form a combinatorial loop: Madd_count[2]_GND_5_o_add_0_OUT_cy<0>.

Optimizing unit <sklop> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sklop, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sklop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 11
#      LUT5                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 5
#      FDC                         : 4
#      LD_1                        : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  18224     0%  
 Number of Slice LUTs:                   15  out of   9112     0%  
    Number used as Logic:                15  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     15
   Number with an unused Flip Flop:      10  out of     15    66%  
   Number with an unused LUT:             0  out of     15     0%  
   Number of fully used LUT-FF pairs:     5  out of     15    33%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
n0001(n00011:O)                    | NONE(*)(clk_o)         | 1     |
clk_o                              | NONE(izlaz_0)          | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.034ns (Maximum Frequency: 491.678MHz)
   Minimum input arrival time before clock: 2.335ns
   Maximum output required time after clock: 4.930ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'n0001'
  Clock period: 2.034ns (frequency: 491.678MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.034ns (Levels of Logic = 1)
  Source:            clk_o (LATCH)
  Destination:       clk_o (LATCH)
  Source Clock:      n0001 rising
  Destination Clock: n0001 rising

  Data Path: clk_o to clk_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             5   0.498   0.714  clk_o (clk_o)
     INV:I->O              1   0.206   0.579  clk_o_INV_2_o1_INV_0 (clk_o_INV_2_o)
     LD_1:D                    0.037          clk_o
    ----------------------------------------
    Total                      2.034ns (0.741ns logic, 1.293ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_o'
  Clock period: 1.882ns (frequency: 531.265MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               1.882ns (Levels of Logic = 1)
  Source:            izlaz_0 (FF)
  Destination:       izlaz_0 (FF)
  Source Clock:      clk_o rising
  Destination Clock: clk_o rising

  Data Path: izlaz_0 to izlaz_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.130  izlaz_0 (izlaz_0)
     LUT4:I0->O            1   0.203   0.000  Mcount_izlaz_xor<1>11 (Mcount_izlaz1)
     FDC:D                     0.102          izlaz_1
    ----------------------------------------
    Total                      1.882ns (0.752ns logic, 1.130ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.335ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       izlaz_0 (FF)
  Destination Clock: clk_o rising

  Data Path: rst to izlaz_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          izlaz_0
    ----------------------------------------
    Total                      2.335ns (1.652ns logic, 0.683ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              4.930ns (Levels of Logic = 2)
  Source:            izlaz_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk_o rising

  Data Path: izlaz_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.130  izlaz_0 (izlaz_0)
     LUT4:I0->O            1   0.203   0.579  a2/Mram_led21 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      4.930ns (3.221ns logic, 1.709ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_o          |    1.882|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock n0001
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
n0001          |    2.034|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.47 secs
 
--> 


Total memory usage is 375480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

