#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d8624ce9c0 .scope module, "testbench" "testbench" 2 72;
 .timescale -15 -15;
v000001d862464560_0 .var "A", 15 0;
v000001d862464880_0 .var "B", 15 0;
v000001d8624650a0_0 .var "Cin", 0 0;
v000001d8624638e0_0 .net "Sum", 31 0, L_000001d86246d170;  1 drivers
v000001d862464a60_0 .var "end_time", 63 0;
v000001d862464ba0_0 .var "start_time", 63 0;
S_000001d8624ceb50 .scope module, "dut" "RippleCarryAdder16" 2 88, 2 15 0, S_000001d8624ce9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
v000001d86245e2d0_0 .net "A", 15 0, v000001d862464560_0;  1 drivers
v000001d862463e80_0 .net "B", 15 0, v000001d862464880_0;  1 drivers
v000001d862463a20_0 .net "Cin", 0 0, v000001d8624650a0_0;  1 drivers
v000001d862464b00_0 .net "Sum", 31 0, L_000001d86246d170;  alias, 1 drivers
L_000001d8624d0088 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d862463ac0_0 .net/2u *"_ivl_115", 14 0, L_000001d8624d0088;  1 drivers
v000001d8624637a0_0 .net *"_ivl_118", 0 0, L_000001d86246cf90;  1 drivers
v000001d8624644c0_0 .net "carry", 15 0, L_000001d86246ce50;  1 drivers
v000001d862464d80_0 .net "sum_internal", 15 0, L_000001d86246cdb0;  1 drivers
L_000001d862463480 .part v000001d862464560_0, 1, 1;
L_000001d862463700 .part v000001d862464880_0, 1, 1;
L_000001d862464f60 .part L_000001d86246ce50, 0, 1;
L_000001d862463980 .part v000001d862464560_0, 2, 1;
L_000001d862463840 .part v000001d862464880_0, 2, 1;
L_000001d862464740 .part L_000001d86246ce50, 1, 1;
L_000001d862463b60 .part v000001d862464560_0, 3, 1;
L_000001d862464ce0 .part v000001d862464880_0, 3, 1;
L_000001d862465140 .part L_000001d86246ce50, 2, 1;
L_000001d862464ec0 .part v000001d862464560_0, 4, 1;
L_000001d862464e20 .part v000001d862464880_0, 4, 1;
L_000001d862464600 .part L_000001d86246ce50, 3, 1;
L_000001d8624641a0 .part v000001d862464560_0, 5, 1;
L_000001d862464c40 .part v000001d862464880_0, 5, 1;
L_000001d862463d40 .part L_000001d86246ce50, 4, 1;
L_000001d862464100 .part v000001d862464560_0, 6, 1;
L_000001d862463c00 .part v000001d862464880_0, 6, 1;
L_000001d862464240 .part L_000001d86246ce50, 5, 1;
L_000001d862463ca0 .part v000001d862464560_0, 7, 1;
L_000001d8624635c0 .part v000001d862464880_0, 7, 1;
L_000001d8624633e0 .part L_000001d86246ce50, 6, 1;
L_000001d8624632a0 .part v000001d862464560_0, 8, 1;
L_000001d8624646a0 .part v000001d862464880_0, 8, 1;
L_000001d862465000 .part L_000001d86246ce50, 7, 1;
L_000001d862463520 .part v000001d862464560_0, 9, 1;
L_000001d862463de0 .part v000001d862464880_0, 9, 1;
L_000001d862464380 .part L_000001d86246ce50, 8, 1;
L_000001d862463340 .part v000001d862464560_0, 10, 1;
L_000001d862464060 .part v000001d862464880_0, 10, 1;
L_000001d862463660 .part L_000001d86246ce50, 9, 1;
L_000001d862463fc0 .part v000001d862464560_0, 11, 1;
L_000001d862464920 .part v000001d862464880_0, 11, 1;
L_000001d8624647e0 .part L_000001d86246ce50, 10, 1;
L_000001d862463f20 .part v000001d862464560_0, 12, 1;
L_000001d8624642e0 .part v000001d862464880_0, 12, 1;
L_000001d862464420 .part L_000001d86246ce50, 11, 1;
L_000001d8624649c0 .part v000001d862464560_0, 13, 1;
L_000001d86246ca90 .part v000001d862464880_0, 13, 1;
L_000001d86246c6d0 .part L_000001d86246ce50, 12, 1;
L_000001d86246cef0 .part v000001d862464560_0, 14, 1;
L_000001d86246c090 .part v000001d862464880_0, 14, 1;
L_000001d86246bc30 .part L_000001d86246ce50, 13, 1;
L_000001d86246b9b0 .part v000001d862464560_0, 15, 1;
L_000001d86246bff0 .part v000001d862464880_0, 15, 1;
L_000001d86246d2b0 .part L_000001d86246ce50, 14, 1;
L_000001d86246d5d0 .part v000001d862464560_0, 0, 1;
L_000001d86246cb30 .part v000001d862464880_0, 0, 1;
LS_000001d86246cdb0_0_0 .concat8 [ 1 1 1 1], L_000001d86246ad80, L_000001d8623fb070, L_000001d8623fb380, L_000001d8623fb3f0;
LS_000001d86246cdb0_0_4 .concat8 [ 1 1 1 1], L_000001d8623fb4d0, L_000001d8623faeb0, L_000001d862467640, L_000001d8624678e0;
LS_000001d86246cdb0_0_8 .concat8 [ 1 1 1 1], L_000001d862467a30, L_000001d862467bf0, L_000001d862467d40, L_000001d8623fad60;
LS_000001d86246cdb0_0_12 .concat8 [ 1 1 1 1], L_000001d86246b3a0, L_000001d86246aae0, L_000001d86246b560, L_000001d86246a680;
L_000001d86246cdb0 .concat8 [ 4 4 4 4], LS_000001d86246cdb0_0_0, LS_000001d86246cdb0_0_4, LS_000001d86246cdb0_0_8, LS_000001d86246cdb0_0_12;
LS_000001d86246ce50_0_0 .concat8 [ 1 1 1 1], L_000001d86246af40, L_000001d8623fb310, L_000001d8623fb2a0, L_000001d8623fb460;
LS_000001d86246ce50_0_4 .concat8 [ 1 1 1 1], L_000001d8623facf0, L_000001d862467790, L_000001d862468130, L_000001d862467950;
LS_000001d86246ce50_0_8 .concat8 [ 1 1 1 1], L_000001d862467560, L_000001d862467b80, L_000001d8624673a0, L_000001d86246b170;
LS_000001d86246ce50_0_12 .concat8 [ 1 1 1 1], L_000001d86246aed0, L_000001d86246b4f0, L_000001d86246a8b0, L_000001d86246aa70;
L_000001d86246ce50 .concat8 [ 4 4 4 4], LS_000001d86246ce50_0_0, LS_000001d86246ce50_0_4, LS_000001d86246ce50_0_8, LS_000001d86246ce50_0_12;
L_000001d86246cf90 .part L_000001d86246ce50, 15, 1;
L_000001d86246d170 .concat [ 16 1 15 0], L_000001d86246cdb0, L_000001d86246cf90, L_000001d8624d0088;
S_000001d8623c5570 .scope module, "FA0" "FullAdder" 2 25, 2 6 0, S_000001d8624ceb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d86246a920 .functor XOR 1, L_000001d86246d5d0, L_000001d86246cb30, C4<0>, C4<0>;
L_000001d86246ad80 .functor XOR 1, L_000001d86246a920, v000001d8624650a0_0, C4<0>, C4<0>;
L_000001d86246a6f0 .functor AND 1, L_000001d86246d5d0, L_000001d86246cb30, C4<1>, C4<1>;
L_000001d86246a760 .functor XOR 1, L_000001d86246d5d0, L_000001d86246cb30, C4<0>, C4<0>;
L_000001d86246a990 .functor AND 1, v000001d8624650a0_0, L_000001d86246a760, C4<1>, C4<1>;
L_000001d86246af40 .functor OR 1, L_000001d86246a6f0, L_000001d86246a990, C4<0>, C4<0>;
v000001d8623f5710_0 .net "A", 0 0, L_000001d86246d5d0;  1 drivers
v000001d8623f3cd0_0 .net "B", 0 0, L_000001d86246cb30;  1 drivers
v000001d8623f4450_0 .net "Cin", 0 0, v000001d8624650a0_0;  alias, 1 drivers
v000001d8623f44f0_0 .net "Cout", 0 0, L_000001d86246af40;  1 drivers
v000001d8623f3ff0_0 .net "Sum", 0 0, L_000001d86246ad80;  1 drivers
v000001d8623f57b0_0 .net *"_ivl_0", 0 0, L_000001d86246a920;  1 drivers
v000001d8623f3d70_0 .net *"_ivl_4", 0 0, L_000001d86246a6f0;  1 drivers
v000001d8623f3e10_0 .net *"_ivl_6", 0 0, L_000001d86246a760;  1 drivers
v000001d8623f48b0_0 .net *"_ivl_8", 0 0, L_000001d86246a990;  1 drivers
S_000001d8623c5700 .scope generate, "ripple[1]" "ripple[1]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe8b0 .param/l "i" 0 2 33, +C4<01>;
S_000001d862401170 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d8623c5700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d8623fb150 .functor XOR 1, L_000001d862463480, L_000001d862463700, C4<0>, C4<0>;
L_000001d8623fb070 .functor XOR 1, L_000001d8623fb150, L_000001d862464f60, C4<0>, C4<0>;
L_000001d8623fb7e0 .functor AND 1, L_000001d862463480, L_000001d862463700, C4<1>, C4<1>;
L_000001d8623fb690 .functor XOR 1, L_000001d862463480, L_000001d862463700, C4<0>, C4<0>;
L_000001d8623fb0e0 .functor AND 1, L_000001d862464f60, L_000001d8623fb690, C4<1>, C4<1>;
L_000001d8623fb310 .functor OR 1, L_000001d8623fb7e0, L_000001d8623fb0e0, C4<0>, C4<0>;
v000001d8623f4bd0_0 .net "A", 0 0, L_000001d862463480;  1 drivers
v000001d8623f5850_0 .net "B", 0 0, L_000001d862463700;  1 drivers
v000001d8623f4130_0 .net "Cin", 0 0, L_000001d862464f60;  1 drivers
v000001d8623f5170_0 .net "Cout", 0 0, L_000001d8623fb310;  1 drivers
v000001d8623f39b0_0 .net "Sum", 0 0, L_000001d8623fb070;  1 drivers
v000001d8623f4950_0 .net *"_ivl_0", 0 0, L_000001d8623fb150;  1 drivers
v000001d8623f4c70_0 .net *"_ivl_4", 0 0, L_000001d8623fb7e0;  1 drivers
v000001d8623f49f0_0 .net *"_ivl_6", 0 0, L_000001d8623fb690;  1 drivers
v000001d8623f4a90_0 .net *"_ivl_8", 0 0, L_000001d8623fb0e0;  1 drivers
S_000001d862401300 .scope generate, "ripple[2]" "ripple[2]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fea30 .param/l "i" 0 2 33, +C4<010>;
S_000001d862401490 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d862401300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d8623fb850 .functor XOR 1, L_000001d862463980, L_000001d862463840, C4<0>, C4<0>;
L_000001d8623fb380 .functor XOR 1, L_000001d8623fb850, L_000001d862464740, C4<0>, C4<0>;
L_000001d8623faf90 .functor AND 1, L_000001d862463980, L_000001d862463840, C4<1>, C4<1>;
L_000001d8623faa50 .functor XOR 1, L_000001d862463980, L_000001d862463840, C4<0>, C4<0>;
L_000001d8623fb1c0 .functor AND 1, L_000001d862464740, L_000001d8623faa50, C4<1>, C4<1>;
L_000001d8623fb2a0 .functor OR 1, L_000001d8623faf90, L_000001d8623fb1c0, C4<0>, C4<0>;
v000001d8623f4d10_0 .net "A", 0 0, L_000001d862463980;  1 drivers
v000001d8623f4e50_0 .net "B", 0 0, L_000001d862463840;  1 drivers
v000001d8623f5530_0 .net "Cin", 0 0, L_000001d862464740;  1 drivers
v000001d8623f4f90_0 .net "Cout", 0 0, L_000001d8623fb2a0;  1 drivers
v000001d8623da300_0 .net "Sum", 0 0, L_000001d8623fb380;  1 drivers
v000001d8623d9cc0_0 .net *"_ivl_0", 0 0, L_000001d8623fb850;  1 drivers
v000001d8623d9d60_0 .net *"_ivl_4", 0 0, L_000001d8623faf90;  1 drivers
v000001d8623da440_0 .net *"_ivl_6", 0 0, L_000001d8623faa50;  1 drivers
v000001d8623db520_0 .net *"_ivl_8", 0 0, L_000001d8623fb1c0;  1 drivers
S_000001d862401620 .scope generate, "ripple[3]" "ripple[3]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe170 .param/l "i" 0 2 33, +C4<011>;
S_000001d862459ff0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d862401620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d8623fb8c0 .functor XOR 1, L_000001d862463b60, L_000001d862464ce0, C4<0>, C4<0>;
L_000001d8623fb3f0 .functor XOR 1, L_000001d8623fb8c0, L_000001d862465140, C4<0>, C4<0>;
L_000001d8623fa9e0 .functor AND 1, L_000001d862463b60, L_000001d862464ce0, C4<1>, C4<1>;
L_000001d8623fb620 .functor XOR 1, L_000001d862463b60, L_000001d862464ce0, C4<0>, C4<0>;
L_000001d8623faac0 .functor AND 1, L_000001d862465140, L_000001d8623fb620, C4<1>, C4<1>;
L_000001d8623fb460 .functor OR 1, L_000001d8623fa9e0, L_000001d8623faac0, C4<0>, C4<0>;
v000001d8623da4e0_0 .net "A", 0 0, L_000001d862463b60;  1 drivers
v000001d8623dab20_0 .net "B", 0 0, L_000001d862464ce0;  1 drivers
v000001d8623dabc0_0 .net "Cin", 0 0, L_000001d862465140;  1 drivers
v000001d8623dac60_0 .net "Cout", 0 0, L_000001d8623fb460;  1 drivers
v000001d8623db660_0 .net "Sum", 0 0, L_000001d8623fb3f0;  1 drivers
v000001d8623e5aa0_0 .net *"_ivl_0", 0 0, L_000001d8623fb8c0;  1 drivers
v000001d8623e6ea0_0 .net *"_ivl_4", 0 0, L_000001d8623fa9e0;  1 drivers
v000001d8623e6680_0 .net *"_ivl_6", 0 0, L_000001d8623fb620;  1 drivers
v000001d8623e7120_0 .net *"_ivl_8", 0 0, L_000001d8623faac0;  1 drivers
S_000001d86245a180 .scope generate, "ripple[4]" "ripple[4]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe9f0 .param/l "i" 0 2 33, +C4<0100>;
S_000001d86245a310 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d8623fac10 .functor XOR 1, L_000001d862464ec0, L_000001d862464e20, C4<0>, C4<0>;
L_000001d8623fb4d0 .functor XOR 1, L_000001d8623fac10, L_000001d862464600, C4<0>, C4<0>;
L_000001d8623fb540 .functor AND 1, L_000001d862464ec0, L_000001d862464e20, C4<1>, C4<1>;
L_000001d8623fb5b0 .functor XOR 1, L_000001d862464ec0, L_000001d862464e20, C4<0>, C4<0>;
L_000001d8623faba0 .functor AND 1, L_000001d862464600, L_000001d8623fb5b0, C4<1>, C4<1>;
L_000001d8623facf0 .functor OR 1, L_000001d8623fb540, L_000001d8623faba0, C4<0>, C4<0>;
v000001d8623e6ae0_0 .net "A", 0 0, L_000001d862464ec0;  1 drivers
v000001d8623e7300_0 .net "B", 0 0, L_000001d862464e20;  1 drivers
v000001d8623e73a0_0 .net "Cin", 0 0, L_000001d862464600;  1 drivers
v000001d8623e60e0_0 .net "Cout", 0 0, L_000001d8623facf0;  1 drivers
v000001d8623e5d20_0 .net "Sum", 0 0, L_000001d8623fb4d0;  1 drivers
v000001d8623d36d0_0 .net *"_ivl_0", 0 0, L_000001d8623fac10;  1 drivers
v000001d8623d3090_0 .net *"_ivl_4", 0 0, L_000001d8623fb540;  1 drivers
v000001d8623d3950_0 .net *"_ivl_6", 0 0, L_000001d8623fb5b0;  1 drivers
v000001d8623d3a90_0 .net *"_ivl_8", 0 0, L_000001d8623faba0;  1 drivers
S_000001d86245a4a0 .scope generate, "ripple[5]" "ripple[5]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe630 .param/l "i" 0 2 33, +C4<0101>;
S_000001d86245a630 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d8623fae40 .functor XOR 1, L_000001d8624641a0, L_000001d862464c40, C4<0>, C4<0>;
L_000001d8623faeb0 .functor XOR 1, L_000001d8623fae40, L_000001d862463d40, C4<0>, C4<0>;
L_000001d862467e20 .functor AND 1, L_000001d8624641a0, L_000001d862464c40, C4<1>, C4<1>;
L_000001d862467cd0 .functor XOR 1, L_000001d8624641a0, L_000001d862464c40, C4<0>, C4<0>;
L_000001d8624675d0 .functor AND 1, L_000001d862463d40, L_000001d862467cd0, C4<1>, C4<1>;
L_000001d862467790 .functor OR 1, L_000001d862467e20, L_000001d8624675d0, C4<0>, C4<0>;
v000001d86245b670_0 .net "A", 0 0, L_000001d8624641a0;  1 drivers
v000001d86245aef0_0 .net "B", 0 0, L_000001d862464c40;  1 drivers
v000001d86245c6b0_0 .net "Cin", 0 0, L_000001d862463d40;  1 drivers
v000001d86245b7b0_0 .net "Cout", 0 0, L_000001d862467790;  1 drivers
v000001d86245b710_0 .net "Sum", 0 0, L_000001d8623faeb0;  1 drivers
v000001d86245bfd0_0 .net *"_ivl_0", 0 0, L_000001d8623fae40;  1 drivers
v000001d86245b2b0_0 .net *"_ivl_4", 0 0, L_000001d862467e20;  1 drivers
v000001d86245c070_0 .net *"_ivl_6", 0 0, L_000001d862467cd0;  1 drivers
v000001d86245b5d0_0 .net *"_ivl_8", 0 0, L_000001d8624675d0;  1 drivers
S_000001d86245c7d0 .scope generate, "ripple[6]" "ripple[6]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe3f0 .param/l "i" 0 2 33, +C4<0110>;
S_000001d86245c960 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d862467f00 .functor XOR 1, L_000001d862464100, L_000001d862463c00, C4<0>, C4<0>;
L_000001d862467640 .functor XOR 1, L_000001d862467f00, L_000001d862464240, C4<0>, C4<0>;
L_000001d862467800 .functor AND 1, L_000001d862464100, L_000001d862463c00, C4<1>, C4<1>;
L_000001d862467db0 .functor XOR 1, L_000001d862464100, L_000001d862463c00, C4<0>, C4<0>;
L_000001d862467f70 .functor AND 1, L_000001d862464240, L_000001d862467db0, C4<1>, C4<1>;
L_000001d862468130 .functor OR 1, L_000001d862467800, L_000001d862467f70, C4<0>, C4<0>;
v000001d86245abd0_0 .net "A", 0 0, L_000001d862464100;  1 drivers
v000001d86245b030_0 .net "B", 0 0, L_000001d862463c00;  1 drivers
v000001d86245c1b0_0 .net "Cin", 0 0, L_000001d862464240;  1 drivers
v000001d86245b350_0 .net "Cout", 0 0, L_000001d862468130;  1 drivers
v000001d86245bf30_0 .net "Sum", 0 0, L_000001d862467640;  1 drivers
v000001d86245c2f0_0 .net *"_ivl_0", 0 0, L_000001d862467f00;  1 drivers
v000001d86245b3f0_0 .net *"_ivl_4", 0 0, L_000001d862467800;  1 drivers
v000001d86245bdf0_0 .net *"_ivl_6", 0 0, L_000001d862467db0;  1 drivers
v000001d86245c610_0 .net *"_ivl_8", 0 0, L_000001d862467f70;  1 drivers
S_000001d86245caf0 .scope generate, "ripple[7]" "ripple[7]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe730 .param/l "i" 0 2 33, +C4<0111>;
S_000001d86245cc80 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d862467870 .functor XOR 1, L_000001d862463ca0, L_000001d8624635c0, C4<0>, C4<0>;
L_000001d8624678e0 .functor XOR 1, L_000001d862467870, L_000001d8624633e0, C4<0>, C4<0>;
L_000001d8624674f0 .functor AND 1, L_000001d862463ca0, L_000001d8624635c0, C4<1>, C4<1>;
L_000001d862467720 .functor XOR 1, L_000001d862463ca0, L_000001d8624635c0, C4<0>, C4<0>;
L_000001d862467410 .functor AND 1, L_000001d8624633e0, L_000001d862467720, C4<1>, C4<1>;
L_000001d862467950 .functor OR 1, L_000001d8624674f0, L_000001d862467410, C4<0>, C4<0>;
v000001d86245ac70_0 .net "A", 0 0, L_000001d862463ca0;  1 drivers
v000001d86245b490_0 .net "B", 0 0, L_000001d8624635c0;  1 drivers
v000001d86245a810_0 .net "Cin", 0 0, L_000001d8624633e0;  1 drivers
v000001d86245b0d0_0 .net "Cout", 0 0, L_000001d862467950;  1 drivers
v000001d86245c390_0 .net "Sum", 0 0, L_000001d8624678e0;  1 drivers
v000001d86245a9f0_0 .net *"_ivl_0", 0 0, L_000001d862467870;  1 drivers
v000001d86245b170_0 .net *"_ivl_4", 0 0, L_000001d8624674f0;  1 drivers
v000001d86245adb0_0 .net *"_ivl_6", 0 0, L_000001d862467720;  1 drivers
v000001d86245be90_0 .net *"_ivl_8", 0 0, L_000001d862467410;  1 drivers
S_000001d86245dc70 .scope generate, "ripple[8]" "ripple[8]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe4f0 .param/l "i" 0 2 33, +C4<01000>;
S_000001d86245ce60 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d8624679c0 .functor XOR 1, L_000001d8624632a0, L_000001d8624646a0, C4<0>, C4<0>;
L_000001d862467a30 .functor XOR 1, L_000001d8624679c0, L_000001d862465000, C4<0>, C4<0>;
L_000001d8624681a0 .functor AND 1, L_000001d8624632a0, L_000001d8624646a0, C4<1>, C4<1>;
L_000001d862467e90 .functor XOR 1, L_000001d8624632a0, L_000001d8624646a0, C4<0>, C4<0>;
L_000001d862467fe0 .functor AND 1, L_000001d862465000, L_000001d862467e90, C4<1>, C4<1>;
L_000001d862467560 .functor OR 1, L_000001d8624681a0, L_000001d862467fe0, C4<0>, C4<0>;
v000001d86245a8b0_0 .net "A", 0 0, L_000001d8624632a0;  1 drivers
v000001d86245b850_0 .net "B", 0 0, L_000001d8624646a0;  1 drivers
v000001d86245c250_0 .net "Cin", 0 0, L_000001d862465000;  1 drivers
v000001d86245b210_0 .net "Cout", 0 0, L_000001d862467560;  1 drivers
v000001d86245c430_0 .net "Sum", 0 0, L_000001d862467a30;  1 drivers
v000001d86245a950_0 .net *"_ivl_0", 0 0, L_000001d8624679c0;  1 drivers
v000001d86245c110_0 .net *"_ivl_4", 0 0, L_000001d8624681a0;  1 drivers
v000001d86245b530_0 .net *"_ivl_6", 0 0, L_000001d862467e90;  1 drivers
v000001d86245b8f0_0 .net *"_ivl_8", 0 0, L_000001d862467fe0;  1 drivers
S_000001d86245d180 .scope generate, "ripple[9]" "ripple[9]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe7f0 .param/l "i" 0 2 33, +C4<01001>;
S_000001d86245cff0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d862467aa0 .functor XOR 1, L_000001d862463520, L_000001d862463de0, C4<0>, C4<0>;
L_000001d862467bf0 .functor XOR 1, L_000001d862467aa0, L_000001d862464380, C4<0>, C4<0>;
L_000001d8624676b0 .functor AND 1, L_000001d862463520, L_000001d862463de0, C4<1>, C4<1>;
L_000001d862468050 .functor XOR 1, L_000001d862463520, L_000001d862463de0, C4<0>, C4<0>;
L_000001d862467b10 .functor AND 1, L_000001d862464380, L_000001d862468050, C4<1>, C4<1>;
L_000001d862467b80 .functor OR 1, L_000001d8624676b0, L_000001d862467b10, C4<0>, C4<0>;
v000001d86245ba30_0 .net "A", 0 0, L_000001d862463520;  1 drivers
v000001d86245b990_0 .net "B", 0 0, L_000001d862463de0;  1 drivers
v000001d86245bc10_0 .net "Cin", 0 0, L_000001d862464380;  1 drivers
v000001d86245ad10_0 .net "Cout", 0 0, L_000001d862467b80;  1 drivers
v000001d86245c4d0_0 .net "Sum", 0 0, L_000001d862467bf0;  1 drivers
v000001d86245bad0_0 .net *"_ivl_0", 0 0, L_000001d862467aa0;  1 drivers
v000001d86245c570_0 .net *"_ivl_4", 0 0, L_000001d8624676b0;  1 drivers
v000001d86245af90_0 .net *"_ivl_6", 0 0, L_000001d862468050;  1 drivers
v000001d86245aa90_0 .net *"_ivl_8", 0 0, L_000001d862467b10;  1 drivers
S_000001d86245d4a0 .scope generate, "ripple[10]" "ripple[10]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623feef0 .param/l "i" 0 2 33, +C4<01010>;
S_000001d86245d310 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d862467c60 .functor XOR 1, L_000001d862463340, L_000001d862464060, C4<0>, C4<0>;
L_000001d862467d40 .functor XOR 1, L_000001d862467c60, L_000001d862463660, C4<0>, C4<0>;
L_000001d8624680c0 .functor AND 1, L_000001d862463340, L_000001d862464060, C4<1>, C4<1>;
L_000001d8624672c0 .functor XOR 1, L_000001d862463340, L_000001d862464060, C4<0>, C4<0>;
L_000001d862467330 .functor AND 1, L_000001d862463660, L_000001d8624672c0, C4<1>, C4<1>;
L_000001d8624673a0 .functor OR 1, L_000001d8624680c0, L_000001d862467330, C4<0>, C4<0>;
v000001d86245ab30_0 .net "A", 0 0, L_000001d862463340;  1 drivers
v000001d86245ae50_0 .net "B", 0 0, L_000001d862464060;  1 drivers
v000001d86245bb70_0 .net "Cin", 0 0, L_000001d862463660;  1 drivers
v000001d86245bcb0_0 .net "Cout", 0 0, L_000001d8624673a0;  1 drivers
v000001d86245bd50_0 .net "Sum", 0 0, L_000001d862467d40;  1 drivers
v000001d86245df10_0 .net *"_ivl_0", 0 0, L_000001d862467c60;  1 drivers
v000001d86245e7d0_0 .net *"_ivl_4", 0 0, L_000001d8624680c0;  1 drivers
v000001d86245e870_0 .net *"_ivl_6", 0 0, L_000001d8624672c0;  1 drivers
v000001d86245eb90_0 .net *"_ivl_8", 0 0, L_000001d862467330;  1 drivers
S_000001d86245d630 .scope generate, "ripple[11]" "ripple[11]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe370 .param/l "i" 0 2 33, +C4<01011>;
S_000001d86245dae0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d862467480 .functor XOR 1, L_000001d862463fc0, L_000001d862464920, C4<0>, C4<0>;
L_000001d8623fad60 .functor XOR 1, L_000001d862467480, L_000001d8624647e0, C4<0>, C4<0>;
L_000001d86246b100 .functor AND 1, L_000001d862463fc0, L_000001d862464920, C4<1>, C4<1>;
L_000001d86246b020 .functor XOR 1, L_000001d862463fc0, L_000001d862464920, C4<0>, C4<0>;
L_000001d86246b090 .functor AND 1, L_000001d8624647e0, L_000001d86246b020, C4<1>, C4<1>;
L_000001d86246b170 .functor OR 1, L_000001d86246b100, L_000001d86246b090, C4<0>, C4<0>;
v000001d86245dfb0_0 .net "A", 0 0, L_000001d862463fc0;  1 drivers
v000001d86245e730_0 .net "B", 0 0, L_000001d862464920;  1 drivers
v000001d86245e370_0 .net "Cin", 0 0, L_000001d8624647e0;  1 drivers
v000001d86245f450_0 .net "Cout", 0 0, L_000001d86246b170;  1 drivers
v000001d86245f130_0 .net "Sum", 0 0, L_000001d8623fad60;  1 drivers
v000001d86245ee10_0 .net *"_ivl_0", 0 0, L_000001d862467480;  1 drivers
v000001d86245eeb0_0 .net *"_ivl_4", 0 0, L_000001d86246b100;  1 drivers
v000001d86245fb30_0 .net *"_ivl_6", 0 0, L_000001d86246b020;  1 drivers
v000001d86245f6d0_0 .net *"_ivl_8", 0 0, L_000001d86246b090;  1 drivers
S_000001d86245d7c0 .scope generate, "ripple[12]" "ripple[12]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe6f0 .param/l "i" 0 2 33, +C4<01100>;
S_000001d86245d950 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d86245d7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d86246b410 .functor XOR 1, L_000001d862463f20, L_000001d8624642e0, C4<0>, C4<0>;
L_000001d86246b3a0 .functor XOR 1, L_000001d86246b410, L_000001d862464420, C4<0>, C4<0>;
L_000001d86246b2c0 .functor AND 1, L_000001d862463f20, L_000001d8624642e0, C4<1>, C4<1>;
L_000001d86246b1e0 .functor XOR 1, L_000001d862463f20, L_000001d8624642e0, C4<0>, C4<0>;
L_000001d86246a7d0 .functor AND 1, L_000001d862464420, L_000001d86246b1e0, C4<1>, C4<1>;
L_000001d86246aed0 .functor OR 1, L_000001d86246b2c0, L_000001d86246a7d0, C4<0>, C4<0>;
v000001d86245e9b0_0 .net "A", 0 0, L_000001d862463f20;  1 drivers
v000001d86245eaf0_0 .net "B", 0 0, L_000001d8624642e0;  1 drivers
v000001d86245f1d0_0 .net "Cin", 0 0, L_000001d862464420;  1 drivers
v000001d86245f270_0 .net "Cout", 0 0, L_000001d86246aed0;  1 drivers
v000001d86245f090_0 .net "Sum", 0 0, L_000001d86246b3a0;  1 drivers
v000001d86245ef50_0 .net *"_ivl_0", 0 0, L_000001d86246b410;  1 drivers
v000001d86245f310_0 .net *"_ivl_4", 0 0, L_000001d86246b2c0;  1 drivers
v000001d86245e4b0_0 .net *"_ivl_6", 0 0, L_000001d86246b1e0;  1 drivers
v000001d86245fbd0_0 .net *"_ivl_8", 0 0, L_000001d86246a7d0;  1 drivers
S_000001d862460a50 .scope generate, "ripple[13]" "ripple[13]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe430 .param/l "i" 0 2 33, +C4<01101>;
S_000001d862461860 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d862460a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d86246b250 .functor XOR 1, L_000001d8624649c0, L_000001d86246ca90, C4<0>, C4<0>;
L_000001d86246aae0 .functor XOR 1, L_000001d86246b250, L_000001d86246c6d0, C4<0>, C4<0>;
L_000001d86246b330 .functor AND 1, L_000001d8624649c0, L_000001d86246ca90, C4<1>, C4<1>;
L_000001d86246abc0 .functor XOR 1, L_000001d8624649c0, L_000001d86246ca90, C4<0>, C4<0>;
L_000001d86246b480 .functor AND 1, L_000001d86246c6d0, L_000001d86246abc0, C4<1>, C4<1>;
L_000001d86246b4f0 .functor OR 1, L_000001d86246b330, L_000001d86246b480, C4<0>, C4<0>;
v000001d86245f3b0_0 .net "A", 0 0, L_000001d8624649c0;  1 drivers
v000001d86245e910_0 .net "B", 0 0, L_000001d86246ca90;  1 drivers
v000001d86245fa90_0 .net "Cin", 0 0, L_000001d86246c6d0;  1 drivers
v000001d86245fc70_0 .net "Cout", 0 0, L_000001d86246b4f0;  1 drivers
v000001d86245f4f0_0 .net "Sum", 0 0, L_000001d86246aae0;  1 drivers
v000001d86245e550_0 .net *"_ivl_0", 0 0, L_000001d86246b250;  1 drivers
v000001d86245e410_0 .net *"_ivl_4", 0 0, L_000001d86246b330;  1 drivers
v000001d86245f590_0 .net *"_ivl_6", 0 0, L_000001d86246abc0;  1 drivers
v000001d86245fd10_0 .net *"_ivl_8", 0 0, L_000001d86246b480;  1 drivers
S_000001d862460be0 .scope generate, "ripple[14]" "ripple[14]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe2f0 .param/l "i" 0 2 33, +C4<01110>;
S_000001d8624619f0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d862460be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d86246ab50 .functor XOR 1, L_000001d86246cef0, L_000001d86246c090, C4<0>, C4<0>;
L_000001d86246b560 .functor XOR 1, L_000001d86246ab50, L_000001d86246bc30, C4<0>, C4<0>;
L_000001d86246afb0 .functor AND 1, L_000001d86246cef0, L_000001d86246c090, C4<1>, C4<1>;
L_000001d86246aca0 .functor XOR 1, L_000001d86246cef0, L_000001d86246c090, C4<0>, C4<0>;
L_000001d86246a840 .functor AND 1, L_000001d86246bc30, L_000001d86246aca0, C4<1>, C4<1>;
L_000001d86246a8b0 .functor OR 1, L_000001d86246afb0, L_000001d86246a840, C4<0>, C4<0>;
v000001d86245de70_0 .net "A", 0 0, L_000001d86246cef0;  1 drivers
v000001d86245e5f0_0 .net "B", 0 0, L_000001d86246c090;  1 drivers
v000001d86245eff0_0 .net "Cin", 0 0, L_000001d86246bc30;  1 drivers
v000001d86245ea50_0 .net "Cout", 0 0, L_000001d86246a8b0;  1 drivers
v000001d86245ec30_0 .net "Sum", 0 0, L_000001d86246b560;  1 drivers
v000001d86245f8b0_0 .net *"_ivl_0", 0 0, L_000001d86246ab50;  1 drivers
v000001d86245f630_0 .net *"_ivl_4", 0 0, L_000001d86246afb0;  1 drivers
v000001d86245f810_0 .net *"_ivl_6", 0 0, L_000001d86246aca0;  1 drivers
v000001d86245ecd0_0 .net *"_ivl_8", 0 0, L_000001d86246a840;  1 drivers
S_000001d862461b80 .scope generate, "ripple[15]" "ripple[15]" 2 33, 2 33 0, S_000001d8624ceb50;
 .timescale 0 0;
P_000001d8623fe6b0 .param/l "i" 0 2 33, +C4<01111>;
S_000001d862460d70 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_000001d862461b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d86246adf0 .functor XOR 1, L_000001d86246b9b0, L_000001d86246bff0, C4<0>, C4<0>;
L_000001d86246a680 .functor XOR 1, L_000001d86246adf0, L_000001d86246d2b0, C4<0>, C4<0>;
L_000001d86246ae60 .functor AND 1, L_000001d86246b9b0, L_000001d86246bff0, C4<1>, C4<1>;
L_000001d86246ad10 .functor XOR 1, L_000001d86246b9b0, L_000001d86246bff0, C4<0>, C4<0>;
L_000001d86246ac30 .functor AND 1, L_000001d86246d2b0, L_000001d86246ad10, C4<1>, C4<1>;
L_000001d86246aa70 .functor OR 1, L_000001d86246ae60, L_000001d86246ac30, C4<0>, C4<0>;
v000001d86245ed70_0 .net "A", 0 0, L_000001d86246b9b0;  1 drivers
v000001d86245e690_0 .net "B", 0 0, L_000001d86246bff0;  1 drivers
v000001d86245e050_0 .net "Cin", 0 0, L_000001d86246d2b0;  1 drivers
v000001d86245f770_0 .net "Cout", 0 0, L_000001d86246aa70;  1 drivers
v000001d86245f950_0 .net "Sum", 0 0, L_000001d86246a680;  1 drivers
v000001d86245f9f0_0 .net *"_ivl_0", 0 0, L_000001d86246adf0;  1 drivers
v000001d86245e0f0_0 .net *"_ivl_4", 0 0, L_000001d86246ae60;  1 drivers
v000001d86245e190_0 .net *"_ivl_6", 0 0, L_000001d86246ad10;  1 drivers
v000001d86245e230_0 .net *"_ivl_8", 0 0, L_000001d86246ac30;  1 drivers
    .scope S_000001d8624ce9c0;
T_0 ;
    %vpi_func 2 107 "$time" 64 {0 0 0};
    %store/vec4 v000001d862464ba0_0, 0, 64;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001d862464560_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001d862464880_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8624650a0_0, 0, 1;
    %delay 1, 0;
    %vpi_func 2 114 "$time" 64 {0 0 0};
    %store/vec4 v000001d862464a60_0, 0, 64;
    %vpi_call 2 115 "$display", "Time=%0t | A=%b (%0d), B=%b (%0d) -> SUM=%b (%0d), Cin=%b", v000001d862464a60_0, v000001d862464560_0, v000001d862464560_0, v000001d862464880_0, v000001d862464880_0, v000001d8624638e0_0, v000001d8624638e0_0, v000001d8624650a0_0 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001d8624ce9c0;
T_1 ;
    %vpi_call 2 123 "$dumpfile", "RCA.vcd" {0 0 0};
    %vpi_call 2 124 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d8624ce9c0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RCA.v";
