Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/eric/fpga/mojo-base-project-master/syn/test_control_tb_isim_beh.exe" -prj "/home/eric/fpga/mojo-base-project-master/syn/test_control_tb_beh.prj" "work.test_control_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/eric/fpga/mojo-base-project-master/syn/../src/cpu/regfile/regfile_top.v" into library work
Analyzing Verilog file "/home/eric/fpga/mojo-base-project-master/syn/../src/cpu/incrementer.v" into library work
Analyzing Verilog file "/home/eric/fpga/mojo-base-project-master/syn/../src/cpu/control/control.v" into library work
Analyzing Verilog file "/home/eric/fpga/mojo-base-project-master/syn/../ipcore_dir/mem.v" into library work
Analyzing Verilog file "/home/eric/fpga/mojo-base-project-master/syn/../src/cpu/control/test_control_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:835 - "/home/eric/fpga/mojo-base-project-master/syn/../src/cpu/regfile/regfile_top.v" Line 131: Too many parameters for module instance Decoder_0
Completed static elaboration
Fuse Memory Usage: 84320 KB
Fuse CPU Usage: 910 ms
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module mem
Compiling module control
Compiling module Multiplexer2(WIDTH=16)
Compiling module DflipFlop(WIDTH=8)
Compiling module register_8bit
Compiling module Demultiplexer2(WIDTH=8)
Compiling module register_16bit
Compiling module Multiplexer2(WIDTH=3)
Compiling module Multiplexer2(WIDTH=2)
Compiling module Decoder8
Compiling module gen_regs
Compiling module Multiplexer2(WIDTH=8)
Compiling module Demultiplexer2
Compiling module gen_regs_16
Compiling module regfile_top
Compiling module incrementer
Compiling module test_control_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable /home/eric/fpga/mojo-base-project-master/syn/test_control_tb_isim_beh.exe
Fuse Memory Usage: 1171392 KB
Fuse CPU Usage: 940 ms
GCC CPU Usage: 140 ms
