OpenROAD 7f00621cb612fd94e15b35790afe744c89d433a7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project_wrapper
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       6
Number of components:     849401
Number of terminals:      645
Number of snets:          8
Number of nets:           12265

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
  Complete 800000 instances.
[INFO DRT-0164] Number of unique instances = 317.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0019]   Complete 800000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4634994.
[INFO DRT-0033] mcon shape region query size = 12377984.
[INFO DRT-0033] met1 shape region query size = 1744455.
[INFO DRT-0033] via shape region query size = 162135.
[INFO DRT-0033] met2 shape region query size = 54581.
[INFO DRT-0033] via2 shape region query size = 126105.
[INFO DRT-0033] met3 shape region query size = 54638.
[INFO DRT-0033] via3 shape region query size = 126105.
[INFO DRT-0033] met4 shape region query size = 22765.
[INFO DRT-0033] via4 shape region query size = 10578.
[INFO DRT-0033] met5 shape region query size = 3020.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1809 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 293 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 13298 groups.
#scanned instances     = 849401
#unique  instances     = 317
#stdCellGenAp          = 9185
#stdCellValidPlanarAp  = 70
#stdCellValidViaAp     = 6943
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 37217
#instTermValidViaApCnt = 0
#macroGenAp            = 1300
#macroValidPlanarAp    = 1300
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:31, elapsed time = 00:00:23, memory = 2321.39 (MB), peak = 2671.48 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     100454

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 423 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 510 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 34499.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 31431.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 18645.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3182.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1447.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 54591 vertical wires in 9 frboxes and 34613 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 9570 vertical wires in 9 frboxes and 12900 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:00:27, memory = 2827.34 (MB), peak = 4392.47 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2827.34 (MB), peak = 4392.47 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:13, memory = 5308.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:56, memory = 8696.14 (MB).
    Completing 30% with 2545 violations.
    elapsed time = 00:01:19, memory = 7878.68 (MB).
    Completing 40% with 2545 violations.
    elapsed time = 00:02:04, memory = 8351.09 (MB).
    Completing 50% with 5463 violations.
    elapsed time = 00:02:22, memory = 7893.95 (MB).
    Completing 60% with 5463 violations.
    elapsed time = 00:02:34, memory = 7894.25 (MB).
    Completing 70% with 5463 violations.
    elapsed time = 00:03:17, memory = 9088.91 (MB).
    Completing 80% with 7931 violations.
    elapsed time = 00:03:36, memory = 8082.81 (MB).
    Completing 90% with 7931 violations.
    elapsed time = 00:04:24, memory = 8256.59 (MB).
    Completing 100% with 10252 violations.
    elapsed time = 00:04:43, memory = 8210.20 (MB).
[INFO DRT-0199]   Number of violations = 13854.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     29      0      0      0      0      0
Metal Spacing       77      0   1230      0    282     28     22
Min Hole             0      0      4      0      0      0      0
NS Metal             4      0      0      0      0      0      1
Recheck              2      0   2081      0   1158    194    167
Short                0      0   7210      9   1291     48     17
[INFO DRT-0267] cpu time = 00:17:48, elapsed time = 00:04:44, memory = 8210.20 (MB), peak = 9967.25 (MB)
Total wire length = 1085098 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 462961 um.
Total wire length on LAYER met2 = 385406 um.
Total wire length on LAYER met3 = 142742 um.
Total wire length on LAYER met4 = 93988 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98022.
Up-via summary (total 98022):.

------------------------
 FR_MASTERSLICE        0
            li1    39065
           met1    51079
           met2     5466
           met3     2412
           met4        0
------------------------
                   98022


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13854 violations.
    elapsed time = 00:00:13, memory = 8210.20 (MB).
    Completing 20% with 13854 violations.
    elapsed time = 00:00:58, memory = 8938.39 (MB).
    Completing 30% with 11998 violations.
    elapsed time = 00:01:17, memory = 8240.41 (MB).
    Completing 40% with 11998 violations.
    elapsed time = 00:01:54, memory = 8679.39 (MB).
    Completing 50% with 10018 violations.
    elapsed time = 00:02:11, memory = 8240.47 (MB).
    Completing 60% with 10018 violations.
    elapsed time = 00:02:27, memory = 8240.47 (MB).
    Completing 70% with 10018 violations.
    elapsed time = 00:03:07, memory = 9352.14 (MB).
    Completing 80% with 7973 violations.
    elapsed time = 00:03:28, memory = 8240.83 (MB).
    Completing 90% with 7973 violations.
    elapsed time = 00:04:16, memory = 8291.10 (MB).
    Completing 100% with 5768 violations.
    elapsed time = 00:04:33, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 6830.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          2      0      0      0      0      0
Metal Spacing        0    576      0    147      7      1
Recheck              0      0      0      0   1062      0
Short                0   4494      1    528      9      3
[INFO DRT-0267] cpu time = 00:17:17, elapsed time = 00:04:34, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1080410 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 460953 um.
Total wire length on LAYER met2 = 383440 um.
Total wire length on LAYER met3 = 143311 um.
Total wire length on LAYER met4 = 92706 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 97412.
Up-via summary (total 97412):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50471
           met2     5544
           met3     2342
           met4        0
------------------------
                   97412


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6830 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 6830 violations.
    elapsed time = 00:00:29, memory = 8240.83 (MB).
    Completing 30% with 6843 violations.
    elapsed time = 00:00:30, memory = 8240.83 (MB).
    Completing 40% with 6843 violations.
    elapsed time = 00:00:58, memory = 8240.83 (MB).
    Completing 50% with 7003 violations.
    elapsed time = 00:00:59, memory = 8240.83 (MB).
    Completing 60% with 7003 violations.
    elapsed time = 00:01:00, memory = 8240.83 (MB).
    Completing 70% with 7003 violations.
    elapsed time = 00:01:36, memory = 8240.83 (MB).
    Completing 80% with 6758 violations.
    elapsed time = 00:01:46, memory = 8240.83 (MB).
    Completing 90% with 6758 violations.
    elapsed time = 00:02:14, memory = 8240.83 (MB).
    Completing 100% with 5807 violations.
    elapsed time = 00:02:20, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 6886.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    549    139      4      1
Recheck              0      0      0   1079      0
Short                0   4642    455      8      4
[INFO DRT-0267] cpu time = 00:08:36, elapsed time = 00:02:20, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1078738 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 460068 um.
Total wire length on LAYER met2 = 382729 um.
Total wire length on LAYER met3 = 143301 um.
Total wire length on LAYER met4 = 92638 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 97098.
Up-via summary (total 97098):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50163
           met2     5559
           met3     2321
           met4        0
------------------------
                   97098


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6886 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 6886 violations.
    elapsed time = 00:00:25, memory = 8240.83 (MB).
    Completing 30% with 5676 violations.
    elapsed time = 00:00:29, memory = 8240.83 (MB).
    Completing 40% with 5676 violations.
    elapsed time = 00:00:58, memory = 8240.83 (MB).
    Completing 50% with 3579 violations.
    elapsed time = 00:01:03, memory = 8240.83 (MB).
    Completing 60% with 3579 violations.
    elapsed time = 00:01:03, memory = 8240.83 (MB).
    Completing 70% with 3579 violations.
    elapsed time = 00:01:35, memory = 8240.83 (MB).
    Completing 80% with 2550 violations.
    elapsed time = 00:01:40, memory = 8240.83 (MB).
    Completing 90% with 2550 violations.
    elapsed time = 00:02:15, memory = 8240.83 (MB).
    Completing 100% with 1559 violations.
    elapsed time = 00:02:18, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 1559.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      4      0      0
Metal Spacing        0    358      0    118      4
Min Hole             0      1      0      0      0
Short                0    908      1    163      1
[INFO DRT-0267] cpu time = 00:08:36, elapsed time = 00:02:18, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1077589 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 441417 um.
Total wire length on LAYER met2 = 380553 um.
Total wire length on LAYER met3 = 160616 um.
Total wire length on LAYER met4 = 95002 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99478.
Up-via summary (total 99478):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50221
           met2     7642
           met3     2560
           met4        0
------------------------
                   99478


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1559 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 1559 violations.
    elapsed time = 00:00:05, memory = 8240.83 (MB).
    Completing 30% with 1292 violations.
    elapsed time = 00:00:10, memory = 8240.83 (MB).
    Completing 40% with 1292 violations.
    elapsed time = 00:00:16, memory = 8240.83 (MB).
    Completing 50% with 1054 violations.
    elapsed time = 00:00:33, memory = 8240.83 (MB).
    Completing 60% with 1054 violations.
    elapsed time = 00:00:33, memory = 8240.83 (MB).
    Completing 70% with 1054 violations.
    elapsed time = 00:00:39, memory = 8240.83 (MB).
    Completing 80% with 663 violations.
    elapsed time = 00:00:41, memory = 8240.83 (MB).
    Completing 90% with 663 violations.
    elapsed time = 00:00:52, memory = 8240.83 (MB).
    Completing 100% with 172 violations.
    elapsed time = 00:00:56, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 172.
Viol/Layer        met1   met2
Metal Spacing       67      5
Short               95      5
[INFO DRT-0267] cpu time = 00:02:27, elapsed time = 00:00:56, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1077461 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440267 um.
Total wire length on LAYER met2 = 380163 um.
Total wire length on LAYER met3 = 161628 um.
Total wire length on LAYER met4 = 95401 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99592.
Up-via summary (total 99592):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50214
           met2     7745
           met3     2578
           met4        0
------------------------
                   99592


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 172 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 172 violations.
    elapsed time = 00:00:01, memory = 8240.83 (MB).
    Completing 30% with 117 violations.
    elapsed time = 00:00:02, memory = 8240.83 (MB).
    Completing 40% with 117 violations.
    elapsed time = 00:00:03, memory = 8240.83 (MB).
    Completing 50% with 61 violations.
    elapsed time = 00:00:07, memory = 8240.83 (MB).
    Completing 60% with 61 violations.
    elapsed time = 00:00:07, memory = 8240.83 (MB).
    Completing 70% with 61 violations.
    elapsed time = 00:00:07, memory = 8240.83 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:08, memory = 8240.83 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:09, memory = 8240.83 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:14, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        5      4
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:14, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1077450 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440101 um.
Total wire length on LAYER met2 = 380128 um.
Total wire length on LAYER met3 = 161771 um.
Total wire length on LAYER met4 = 95448 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99603.
Up-via summary (total 99603):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50197
           met2     7768
           met3     2583
           met4        0
------------------------
                   99603


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:33, memory = 8240.83 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:33, memory = 8240.83 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:34, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:35, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1077458 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440124 um.
Total wire length on LAYER met2 = 380121 um.
Total wire length on LAYER met3 = 161764 um.
Total wire length on LAYER met4 = 95448 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99601.
Up-via summary (total 99601):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50195
           met2     7768
           met3     2583
           met4        0
------------------------
                   99601


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:02, memory = 8240.83 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 8240.83 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1077458 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440124 um.
Total wire length on LAYER met2 = 380121 um.
Total wire length on LAYER met3 = 161764 um.
Total wire length on LAYER met4 = 95448 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99601.
Up-via summary (total 99601):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50195
           met2     7768
           met3     2583
           met4        0
------------------------
                   99601


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:04, memory = 8240.83 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:04, memory = 8240.83 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:04, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1077458 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440124 um.
Total wire length on LAYER met2 = 380121 um.
Total wire length on LAYER met3 = 161764 um.
Total wire length on LAYER met4 = 95448 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99601.
Up-via summary (total 99601):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50195
           met2     7768
           met3     2583
           met4        0
------------------------
                   99601


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:09, memory = 8240.83 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:09, memory = 8240.83 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:09, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:09, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1077458 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440124 um.
Total wire length on LAYER met2 = 380121 um.
Total wire length on LAYER met3 = 161764 um.
Total wire length on LAYER met4 = 95448 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99601.
Up-via summary (total 99601):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50195
           met2     7768
           met3     2583
           met4        0
------------------------
                   99601


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 8240.83 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:06, memory = 8240.83 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:06, memory = 8240.83 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:06, memory = 8240.83 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:06, memory = 8240.83 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:06, memory = 8240.83 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 8240.83 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 8240.83 (MB), peak = 10197.50 (MB)
Total wire length = 1077471 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440132 um.
Total wire length on LAYER met2 = 380116 um.
Total wire length on LAYER met3 = 161758 um.
Total wire length on LAYER met4 = 95463 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99607.
Up-via summary (total 99607):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50199
           met2     7768
           met3     2585
           met4        0
------------------------
                   99607


[INFO DRT-0198] Complete detail routing.
Total wire length = 1077471 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440132 um.
Total wire length on LAYER met2 = 380116 um.
Total wire length on LAYER met3 = 161758 um.
Total wire length on LAYER met4 = 95463 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99607.
Up-via summary (total 99607):.

------------------------
 FR_MASTERSLICE        0
            li1    39055
           met1    50199
           met2     7768
           met3     2585
           met4        0
------------------------
                   99607


[INFO DRT-0267] cpu time = 00:56:18, elapsed time = 00:16:08, memory = 8240.83 (MB), peak = 10197.50 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/results/routing/user_project_wrapper.odb...
Writing netlist to /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/results/routing/user_project_wrapper.nl.v...
Writing powered netlist to /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/results/routing/user_project_wrapper.pnl.v...
Writing layout to /mnt/d/project/mpw_hdp_rv151/openlane/user_project_wrapper/runs/23_02_01_20_01/results/routing/user_project_wrapper.def...
