<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="1164372fs"></ZoomEndTime>
      <Cursor1Time time="1000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="250"></NameColumnWidth>
      <ValueColumnWidth column_width="65"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="23" />
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/data_bus" type="array">
      <obj_property name="ElementShortName">data_bus[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_bus[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/instr_bus" type="array">
      <obj_property name="ElementShortName">instr_bus[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_bus[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_data_1" type="array">
      <obj_property name="ElementShortName">reg_data_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_data_1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_data_2" type="array">
      <obj_property name="ElementShortName">reg_data_2[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_data_2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_mem_data" type="array">
      <obj_property name="ElementShortName">reg_mem_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_mem_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/imm_field_data" type="array">
      <obj_property name="ElementShortName">imm_field_data[19:0]</obj_property>
      <obj_property name="ObjectShortName">imm_field_data[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/sel_immediate" type="logic">
      <obj_property name="ElementShortName">sel_immediate</obj_property>
      <obj_property name="ObjectShortName">sel_immediate</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/prog_flow_cntrl" type="array">
      <obj_property name="ElementShortName">prog_flow_cntrl[1:0]</obj_property>
      <obj_property name="ObjectShortName">prog_flow_cntrl[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/branch_condition" type="array">
      <obj_property name="ElementShortName">branch_condition[2:0]</obj_property>
      <obj_property name="ObjectShortName">branch_condition[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_wr_addr_out" type="array">
      <obj_property name="ElementShortName">reg_wr_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_wr_addr_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_wr_en_dec_out" type="logic">
      <obj_property name="ElementShortName">reg_wr_en_dec_out</obj_property>
      <obj_property name="ObjectShortName">reg_wr_en_dec_out</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_rd_addr_1_out" type="array">
      <obj_property name="ElementShortName">reg_rd_addr_1_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_rd_addr_1_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_rd_addr_2_out" type="array">
      <obj_property name="ElementShortName">reg_rd_addr_2_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_rd_addr_2_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_rd_1_used" type="logic">
      <obj_property name="ElementShortName">reg_rd_1_used</obj_property>
      <obj_property name="ObjectShortName">reg_rd_1_used</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_rd_2_used" type="logic">
      <obj_property name="ElementShortName">reg_rd_2_used</obj_property>
      <obj_property name="ObjectShortName">reg_rd_2_used</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_wr_addr_in" type="array">
      <obj_property name="ElementShortName">reg_wr_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_wr_addr_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reg_wr_en" type="logic">
      <obj_property name="ElementShortName">reg_wr_en</obj_property>
      <obj_property name="ObjectShortName">reg_wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/i_reg_rd_addr_1" type="array">
      <obj_property name="ElementShortName">i_reg_rd_addr_1[4:0]</obj_property>
      <obj_property name="ObjectShortName">i_reg_rd_addr_1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/i_reg_rd_addr_2" type="array">
      <obj_property name="ElementShortName">i_reg_rd_addr_2[4:0]</obj_property>
      <obj_property name="ObjectShortName">i_reg_rd_addr_2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/uut/core/pipeline/stage_decode/i_reg_data_2" type="array">
      <obj_property name="ElementShortName">i_reg_data_2[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_reg_data_2[31:0]</obj_property>
   </wvobject>
</wave_config>
