
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000958                       # Number of seconds simulated
sim_ticks                                   957677196                       # Number of ticks simulated
final_tick                               391056990933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194077                       # Simulator instruction rate (inst/s)
host_op_rate                                   255464                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32654                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344508                       # Number of bytes of host memory used
host_seconds                                 29328.37                       # Real time elapsed on the host
sim_insts                                  5691975976                       # Number of instructions simulated
sim_ops                                    7492343469                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        28032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        11136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        16256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        26112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        15360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        11776                       # Number of bytes read from this memory
system.physmem.bytes_read::total               149248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17152                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        52608                       # Number of bytes written to this memory
system.physmem.bytes_written::total             52608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           87                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          127                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          204                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          120                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           92                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1166                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             411                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  411                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1871194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29270823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1871194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11628135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1737537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16573434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3207761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16974404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3742388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7885747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1871194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27265972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1737537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16038807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1871194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12296419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155843744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1871194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1871194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1737537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3207761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3742388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1871194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1737537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1871194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17910001                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54932915                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54932915                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54932915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1871194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29270823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1871194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11628135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1737537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16573434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3207761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16974404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3742388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7885747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1871194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27265972                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1737537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16038807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1871194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12296419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              210776659                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2296589                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180507                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162499                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11149                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        71303                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62598                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9769                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          493                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1890526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130812                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180507                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72367                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35539                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         39099                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110201                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2176814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.943895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1953765     89.75%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7850      0.36%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16662      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6772      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36021      1.65%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32591      1.50%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6165      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13324      0.61%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103664      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2176814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078598                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.492388                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1879894                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        50139                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222072                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          740                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         23961                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16018                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325142                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1081                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         23961                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1882370                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          32575                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        11041                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220426                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6433                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323381                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2428                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2479                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           72                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563640                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6225740                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6225740                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214663                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          159                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            18172                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1377                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7481                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318791                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255628                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          931                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       124418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       303860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2176814                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576819                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.373477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1730320     79.49%     79.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       133613      6.14%     85.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       109951      5.05%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47751      2.19%     92.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60175      2.76%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57826      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32795      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2804      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1579      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2176814                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3187     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24464     86.21%     97.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          725      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792182     63.09%     63.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11002      0.88%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298347     23.76%     87.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154022     12.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255628                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.546736                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28376                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022599                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4717376                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1443414                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1284004                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2336                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15501                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1567                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         23961                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          29120                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1643                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318949                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308200                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154658                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12770                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245602                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297281                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451264                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163090                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            153983                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542370                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243162                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243048                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673061                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331307                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541258                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505564                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143555                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11185                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2152853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546047                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367807                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1725831     80.16%     80.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156235      7.26%     87.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73087      3.39%     90.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72201      3.35%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19590      0.91%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83811      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6545      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4563      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10990      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2152853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10990                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3460976                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2662197                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 119775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.296589                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.296589                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.435428                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.435428                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6147921                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449975                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1568193                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2296589                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          190202                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       155860                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20027                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        76825                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           72883                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19224                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1820212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1064638                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             190202                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        92107                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               221171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          55774                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         37523                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           112715                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2114420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.618808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1893249     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10210      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16136      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           21533      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22718      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           19246      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           10272      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           15842      0.75%     95.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          105214      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2114420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082819                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463574                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1801715                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        56422                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           220558                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          376                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         35347                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        30953                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1305529                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         35347                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1807081                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          11978                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        32937                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           215556                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        11519                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1303767                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1499                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5067                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1821122                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6063179                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6063179                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1547021                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          274079                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            36622                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       122953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        64975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          757                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14363                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1300535                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1224147                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          249                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       161779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       398530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      2114420                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578952                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1598008     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       211332      9.99%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       107259      5.07%     90.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        81898      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        64007      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        25776      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16463      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         8499      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1178      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2114420                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            305     13.76%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           798     36.01%     49.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1113     50.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1030166     84.15%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18223      1.49%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       110912      9.06%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        64694      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1224147                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533028                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2216                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001810                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4565179                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1462625                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1203733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1226363                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2475                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        22445                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1034                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         35347                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9319                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1165                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1300839                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       122953                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        64975                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22767                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1205627                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       104131                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18520                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              168811                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          170910                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             64680                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524964                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1203799                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1203733                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           692475                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1866879                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524139                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370927                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       901957                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1109956                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       190888                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20088                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2079073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533871                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382342                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1624183     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       225192     10.83%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        85382      4.11%     93.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        40439      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        33927      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19832      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        17743      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         7643      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24732      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2079073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       901957                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1109956                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                164449                       # Number of memory references committed
system.switch_cpus1.commit.loads               100508                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            160123                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1000014                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22865                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24732                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3355185                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2637047                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 182169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             901957                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1109956                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       901957                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.546229                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.546229                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392738                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392738                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5424654                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1679244                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1208362                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2296589                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          174179                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       156252                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        15232                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       117502                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          114410                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS            9537                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          439                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1847612                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                994682                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             174179                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       123947                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               220461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          50693                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         20483                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           113030                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        14753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2123944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.521317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.763791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1903483     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           34506      1.62%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16285      0.77%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           33768      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4            9180      0.43%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           31596      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            4462      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            7916      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           82748      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2123944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075842                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.433113                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1835960                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        32830                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           219868                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          227                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         35053                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        15420                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1102963                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1493                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         35053                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1837649                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          18322                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         9833                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           218219                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         4862                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1100540                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           808                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3515                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1434598                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      4974398                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      4974398                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1129966                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          304603                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          133                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            13161                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       207017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        29658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          247                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         6318                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1093420                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1012157                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          876                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       219709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       467192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2123944                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.476546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.088625                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1683357     79.26%     79.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       131483      6.19%     85.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       153483      7.23%     92.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        86838      4.09%     96.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        44319      2.09%     98.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        11706      0.55%     99.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        12176      0.57%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          324      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          258      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2123944                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1656     57.76%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           659     22.99%     80.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          552     19.25%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       788455     77.90%     77.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         7327      0.72%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           66      0.01%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       187022     18.48%     97.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        29287      2.89%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1012157                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.440722                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2867                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002833                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4152001                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1313269                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses       984029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1015024                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          804                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        45608                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1110                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         35053                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          13605                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          612                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1093553                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           62                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       207017                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        29658                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           67                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         9336                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         6611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        15947                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts       998596                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       184223                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        13561                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              213506                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          152037                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             29283                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.434817                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                984434                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count               984029                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           597474                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1269399                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.428474                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.470675                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       781116                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       871588                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       221981                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        14964                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2088891                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.417249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.288601                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1768090     84.64%     84.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       123395      5.91%     90.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        81592      3.91%     94.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        25267      1.21%     95.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44143      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         7938      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5128      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4526      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28812      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2088891                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       781116                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        871588                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                189950                       # Number of memory references committed
system.switch_cpus2.commit.loads               161402                       # Number of loads committed
system.switch_cpus2.commit.membars                 66                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            134394                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           759465                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        10194                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28812                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3153648                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2222230                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 172645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             781116                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               871588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       781116                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.940138                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.940138                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.340120                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.340120                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4652401                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1275494                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1182358                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           132                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2296589                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          186218                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       152732                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20223                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        76321                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           70947                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           18817                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          901                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1785960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1061998                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             186218                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        89764                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               232566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          57683                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         53680                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           111655                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19935                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2109363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.970415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1876797     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           24662      1.17%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           29313      1.39%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           15751      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           17575      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           10506      0.50%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6883      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17921      0.85%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          109955      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2109363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081085                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462424                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1770779                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        69474                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           230416                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1933                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         36758                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        29986                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1295048                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2066                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         36758                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1774096                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14593                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46379                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           229092                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8442                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1293160                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1916                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1800672                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6018280                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6018280                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1507995                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          292662                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          338                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          192                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24088                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       123773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        66395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1685                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14066                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1289617                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          340                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1210599                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1425                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       176670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       411585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2109363                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.573917                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.265039                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1599443     75.83%     75.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       205138      9.73%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       110086      5.22%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        76490      3.63%     94.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66719      3.16%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        33563      1.59%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8398      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5468      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4058      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2109363                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            321     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1108     42.27%     54.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1192     45.48%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1014356     83.79%     83.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18712      1.55%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          146      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       111674      9.22%     94.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        65711      5.43%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1210599                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.527129                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2621                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4534606                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1466670                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1188544                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1213220                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3202                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23763                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1726                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         36758                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10402                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1131                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1289963                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       123773                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        66395                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          192                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           757                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        22800                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1190906                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       104813                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19692                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              170491                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          166219                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             65678                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.518554                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1188642                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1188544                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           707583                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1852052                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.517526                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382054                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       885438                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1086501                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       203465                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20143                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2072605                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524220                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342528                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1628610     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       206157      9.95%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        86250      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        51658      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        35684      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        23236      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        12258      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9610      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        19142      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2072605                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       885438                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1086501                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                164679                       # Number of memory references committed
system.switch_cpus3.commit.loads               100010                       # Number of loads committed
system.switch_cpus3.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            155558                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           979468                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22108                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        19142                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3343416                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2616704                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 187226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             885438                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1086501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       885438                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.593732                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.593732                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.385545                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.385545                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5371295                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1653093                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1207740                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           296                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2296589                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          209676                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       174715                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        20680                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        79228                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           74233                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           22008                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          924                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1809582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1149650                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             209676                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        96241                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               238374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          58638                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         49175                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           113986                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2134896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.662236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.043861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1896522     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           14318      0.67%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18032      0.84%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           28920      1.35%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12135      0.57%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           15659      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           18053      0.85%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8547      0.40%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          122710      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2134896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.091299                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.500590                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1798842                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        61235                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           237100                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          172                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37546                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        31596                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1403818                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37546                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1801260                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           5569                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        49982                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           234829                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5709                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1393977                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           769                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1947344                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6477195                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6477195                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1593756                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          353584                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          339                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            21591                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       131840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        67339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        14885                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1358685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1292124                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1671                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       185750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       392975                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2134896                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.605240                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327897                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1589346     74.45%     74.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       247430     11.59%     86.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       101720      4.76%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        57488      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        77301      3.62%     97.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        24486      1.15%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        23761      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        12322      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1042      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2134896                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9058     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1266     11.02%     89.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1165     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1088694     84.26%     84.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        17521      1.36%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       118764      9.19%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        66987      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1292124                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.562627                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              11489                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008892                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4732304                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1544797                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1256135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1303613                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          987                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        28130                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1428                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37546                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4157                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          524                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1359028                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       131840                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        67339                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          181                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        23653                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1267895                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       116320                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        24229                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              183273                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          178775                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             66953                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.552077                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1256176                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1256135                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           752851                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2021928                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.546957                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372343                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       927304                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1142781                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       216253                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        20640                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2097350                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.544869                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.364814                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1613479     76.93%     76.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       245500     11.71%     88.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        88869      4.24%     92.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        44303      2.11%     94.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        40375      1.93%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        17160      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        16953      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8072      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        22639      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2097350                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       927304                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1142781                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                169620                       # Number of memory references committed
system.switch_cpus4.commit.loads               103709                       # Number of loads committed
system.switch_cpus4.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            165676                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1028858                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23611                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        22639                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3433732                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2755623                       # The number of ROB writes
system.switch_cpus4.timesIdled                  29245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 161693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             927304                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1142781                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       927304                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.476630                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.476630                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.403774                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.403774                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5702912                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1757176                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1297000                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           322                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2296589                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          180057                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       162127                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11302                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        74405                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           62593                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS            9811                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          481                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1891505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1128982                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             180057                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        72404                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               222556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          35885                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         39223                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           110334                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2177613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.942557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1955057     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            7830      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16206      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6700      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           36191      1.66%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           32525      1.49%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6370      0.29%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           13342      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          103392      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2177613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078402                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491591                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1880764                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        50331                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           221642                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          718                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         24150                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        15948                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1323695                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         24150                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1883347                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          30889                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        12779                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           219868                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6572                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1321768                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          2310                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1561161                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6219515                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6219515                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1345571                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          215590                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          164                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            18836                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       308184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       154632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1445                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7463                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1316725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1254369                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          878                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       123686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       301762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2177613                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576029                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.372816                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1731560     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       133757      6.14%     85.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       109444      5.03%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        47687      2.19%     92.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        60232      2.77%     95.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        57766      2.65%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        32866      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2699      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1602      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2177613                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3147     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         24487     86.33%     97.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          732      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       791117     63.07%     63.07% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        10913      0.87%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       298300     23.78%     87.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       153964     12.27%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1254369                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.546188                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28366                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022614                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4715595                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1440622                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1241523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1282735                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2198                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        15703                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1681                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         24150                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          27695                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1601                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1316888                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       308184                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       154632                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         5905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        12954                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1244075                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       297125                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10294                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              451050                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          162786                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            153925                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.541706                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1241626                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1241523                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           671875                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1328468                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540594                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505752                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       998039                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1173128                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       143883                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11340                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2153463                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544763                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.366380                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1727203     80.21%     80.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       156096      7.25%     87.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        72988      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        71897      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        19514      0.91%     95.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        83735      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6513      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4580      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        10937      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2153463                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       998039                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1173128                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                445432                       # Number of memory references committed
system.switch_cpus5.commit.loads               292481                       # Number of loads committed
system.switch_cpus5.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            155014                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1043207                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11410                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        10937                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3459537                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2658181                       # The number of ROB writes
system.switch_cpus5.timesIdled                  42927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 118976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             998039                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1173128                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       998039                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.301101                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.301101                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.434574                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.434574                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6140906                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1447913                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1566196                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2296589                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          174279                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       156301                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        15354                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       117766                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          114339                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS            9536                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          462                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1847792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts                994610                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             174279                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       123875                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               220398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          50922                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         20268                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           113096                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        14861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2123952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.521300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.763783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1903554     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           34469      1.62%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16218      0.76%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           33752      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4            9243      0.44%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           31571      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            4542      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            7848      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           82755      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2123952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075886                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.433081                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1836018                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        32722                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           219825                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          227                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         35154                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        15439                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          340                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1102923                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         35154                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1837751                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          17900                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        10061                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           218169                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         4911                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1100565                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           808                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3547                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1434933                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      4974071                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      4974071                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1129817                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          305106                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          132                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            13150                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       206888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        29734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          309                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         6322                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1093175                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1011829                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          920                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       219666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       467506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.issued_per_cycle::samples      2123952                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.476390                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.088313                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1683425     79.26%     79.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       131459      6.19%     85.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       153439      7.22%     92.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        87031      4.10%     96.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        44214      2.08%     98.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        11639      0.55%     99.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        12146      0.57%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          320      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          279      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2123952                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           1674     57.92%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           667     23.08%     81.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          549     19.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       788055     77.88%     77.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         7341      0.73%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           66      0.01%     78.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       187046     18.49%     97.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        29321      2.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1011829                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.440579                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2890                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002856                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4151420                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1312983                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses       983574                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1014719                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          818                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        45524                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1190                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         35154                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          13181                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          608                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1093307                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           52                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       206888                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        29734                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           66                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           343                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         9418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         6706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        16124                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts       998279                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       184347                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        13550                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              213658                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          151987                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             29311                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.434679                       # Inst execution rate
system.switch_cpus6.iew.wb_sent                984010                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count               983574                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           597093                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1267676                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.428276                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.471014                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       780983                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       871455                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       221896                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        15081                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2088798                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.417204                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.288711                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1768091     84.65%     84.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       123344      5.91%     90.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        81638      3.91%     94.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        25172      1.21%     95.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44135      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5         7906      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         5142      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4563      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28807      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2088798                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       780983                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        871455                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                189904                       # Number of memory references committed
system.switch_cpus6.commit.loads               161360                       # Number of loads committed
system.switch_cpus6.commit.membars                 66                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            134374                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           759348                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        10192                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28807                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3153342                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2221875                       # The number of ROB writes
system.switch_cpus6.timesIdled                  43377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 172637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             780983                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               871455                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       780983                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.940639                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.940639                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.340062                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.340062                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         4650833                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1275160                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1182303                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           132                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2296589                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          190079                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       155652                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20014                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        77053                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           72903                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19223                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1818892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1064840                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             190079                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        92126                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               221208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          55855                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         38552                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           112682                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2114259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.618824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1893051     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10241      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16121      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           21614      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22647      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19229      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10292      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           15968      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          105096      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2114259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082766                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463662                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1800295                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        57553                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           220608                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          361                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         35440                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31031                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1305445                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         35440                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1805700                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12479                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        33475                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           215553                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        11610                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1303715                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1516                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5109                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1820454                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6062750                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6062750                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1545132                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          275322                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            36863                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       122674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        65060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          745                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        21214                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1300532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1223806                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       162906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       399230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2114259                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578834                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268434                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1592858     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       217562     10.29%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       109219      5.17%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        79738      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        62878      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        25816      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16532      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         8440      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1216      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2114259                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            295     13.43%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           794     36.14%     49.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1108     50.43%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1029921     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18240      1.49%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       110702      9.05%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        64791      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1223806                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532880                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2197                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001795                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4564316                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1463750                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1203626                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1226003                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2503                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        22277                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         35440                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9847                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1167                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1300836                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       122674                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        65060                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        22731                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1205465                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       104071                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18341                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              168848                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          170876                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             64777                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524894                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1203692                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1203626                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           692050                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1866485                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524093                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370777                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       900876                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1108635                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       192206                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20075                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2078819                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533300                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.373043                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1620014     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       229335     11.03%     88.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        84787      4.08%     93.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        40404      1.94%     94.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        36543      1.76%     96.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19944      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        15968      0.77%     98.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         7778      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24046      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2078819                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       900876                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1108635                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                164275                       # Number of memory references committed
system.switch_cpus7.commit.loads               100397                       # Number of loads committed
system.switch_cpus7.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            159931                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           998830                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22840                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24046                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3355614                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2637126                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 182330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             900876                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1108635                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       900876                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.549284                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.549284                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392267                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392267                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5423759                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1678080                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1208692                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           304                       # number of misc regfile writes
system.l2.replacements                           1166                       # number of replacements
system.l2.tagsinuse                      32763.624491                       # Cycle average of tags in use
system.l2.total_refs                           655654                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33932                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.322586                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           485.399900                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.170632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    121.046776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.589849                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     44.564594                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.941332                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     68.835966                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     18.394744                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     67.073575                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     20.465932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     25.731217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.256776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    111.525333                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.042652                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     71.114268                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.589278                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     46.783256                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5011.966525                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3107.216058                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4706.577481                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3731.858641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2329.037796                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4980.736304                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4634.053762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3102.651844                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014813                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000402                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003694                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002047                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.000785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000405                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.003403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.152953                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.094825                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.143633                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.113887                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.071077                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.152000                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.141420                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.094685                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999866                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          485                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          283                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          274                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          388                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          268                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          494                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          280                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          278                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2753                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              823                       # number of Writeback hits
system.l2.Writeback_hits::total                   823                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          485                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          283                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          391                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          494                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          278                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2758                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          485                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          283                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          391                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          270                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          494                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          280                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          278                       # number of overall hits
system.l2.overall_hits::total                    2758                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          219                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           87                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          124                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          127                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           59                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          204                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           92                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1166                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          219                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           87                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          127                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           59                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1166                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          219                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           87                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          124                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          127                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           59                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          204                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          120                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           92                       # number of overall misses
system.l2.overall_misses::total                  1166                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2065143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     33246762                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2047823                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     13071569                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2052684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     18603678                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3662423                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     18986593                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4278026                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data      8673180                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2082090                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     30610325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1918557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     18198531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2161571                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     13965051                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       175624006                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2065143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     33246762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2047823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13071569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2052684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     18603678                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3662423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     18986593                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4278026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data      8673180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2082090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     30610325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1918557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     18198531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2161571                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     13965051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        175624006                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2065143                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     33246762                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2047823                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13071569                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2052684                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     18603678                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3662423                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     18986593                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4278026                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data      8673180                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2082090                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     30610325                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1918557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     18198531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2161571                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     13965051                       # number of overall miss cycles
system.l2.overall_miss_latency::total       175624006                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3919                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          823                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               823                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          704                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          398                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3924                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          704                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          398                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3924                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.311080                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.235135                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.311558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.246602                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.180428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.292264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.300000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.248649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.297525                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.311080                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.235135                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.311558                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.245174                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.179331                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.292264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.300000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.248649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.297146                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.311080                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.235135                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.311558                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.245174                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.179331                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.292264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.300000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.248649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.297146                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147510.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151811.698630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146273.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150247.919540                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 157898.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150029.661290                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152600.958333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149500.732283                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152786.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 147003.050847                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148720.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150050.612745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147581.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151654.425000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154397.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151794.032609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150620.931389                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147510.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151811.698630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146273.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150247.919540                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 157898.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150029.661290                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152600.958333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149500.732283                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152786.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 147003.050847                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148720.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150050.612745                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147581.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151654.425000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154397.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151794.032609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150620.931389                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147510.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151811.698630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146273.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150247.919540                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 157898.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150029.661290                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152600.958333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149500.732283                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152786.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 147003.050847                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148720.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150050.612745                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147581.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151654.425000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154397.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151794.032609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150620.931389                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  411                       # number of writebacks
system.l2.writebacks::total                       411                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           87                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1166                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1166                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1166                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1249834                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     20497135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1233079                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8000716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1297055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     11382896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2260613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     11586229                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2647148                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      5237213                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1269360                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     18736685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1162971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     11211359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1347906                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      8609295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    107729494                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1249834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     20497135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1233079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8000716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1297055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     11382896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2260613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     11586229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2647148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      5237213                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1269360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     18736685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1162971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     11211359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1347906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      8609295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    107729494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1249834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     20497135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1233079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8000716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1297055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     11382896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2260613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     11586229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2647148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      5237213                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1269360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     18736685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1162971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     11211359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1347906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      8609295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    107729494                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.311080                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.235135                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.311558                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.180428                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.292264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.300000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.248649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.297525                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.311080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.235135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.311558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.245174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.179331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.292264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.300000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.248649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.297146                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.311080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.235135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.311558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.245174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.179331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.292264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.300000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.248649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.297146                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89273.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93594.223744                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88077.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91962.252874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 99773.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91797.548387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94192.208333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91230.149606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        94541                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88766.322034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90668.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91846.495098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89459.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93427.991667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        96279                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93579.293478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92392.361921                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89273.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93594.223744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88077.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91962.252874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 99773.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91797.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94192.208333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91230.149606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        94541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 88766.322034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90668.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91846.495098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89459.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93427.991667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        96279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93579.293478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92392.361921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89273.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93594.223744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88077.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91962.252874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 99773.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91797.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94192.208333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91230.149606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        94541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 88766.322034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90668.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91846.495098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89459.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93427.991667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        96279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93579.293478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92392.361921                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.169758                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118018                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346710.983842                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.169758                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891298                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110186                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110186                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110186                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110186                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110186                       # number of overall hits
system.cpu0.icache.overall_hits::total         110186                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2392181                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2392181                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2392181                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2392181                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2392181                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2392181                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110201                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110201                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110201                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110201                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159478.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159478.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159478.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159478.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159478.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159478.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2203619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2203619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2203619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2203619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2203619                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2203619                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157401.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157401.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157401.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157401.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157401.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157401.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   704                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231148                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   960                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              292949.112500                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.495600                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.504400                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.392561                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.607439                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280452                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           76                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433390                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433390                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433390                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433390                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2483                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2483                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2483                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    270007974                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    270007974                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    270007974                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    270007974                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    270007974                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    270007974                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       282935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       282935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435873                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435873                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435873                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008776                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005697                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005697                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005697                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005697                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108742.639549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108742.639549                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108742.639549                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108742.639549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108742.639549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108742.639549                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          147                       # number of writebacks
system.cpu0.dcache.writebacks::total              147                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1779                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1779                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1779                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1779                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          704                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          704                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          704                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          704                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          704                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     69016695                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     69016695                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     69016695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     69016695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     69016695                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     69016695                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001615                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001615                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001615                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001615                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98035.078125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98035.078125                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98035.078125                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98035.078125                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98035.078125                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98035.078125                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               488.588980                       # Cycle average of tags in use
system.cpu1.icache.total_refs               731806366                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1496536.535787                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.588980                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021777                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.782995                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       112700                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         112700                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       112700                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          112700                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       112700                       # number of overall hits
system.cpu1.icache.overall_hits::total         112700                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2426444                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2426444                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2426444                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2426444                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2426444                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2426444                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       112715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       112715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       112715                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       112715                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       112715                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       112715                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000133                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000133                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161762.933333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161762.933333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161762.933333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161762.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161762.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161762.933333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2182829                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2182829                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2182829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2182829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2182829                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2182829                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155916.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155916.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155916.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155916.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155916.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155916.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   370                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               110531368                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              176567.680511                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   139.769941                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   116.230059                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.545976                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.454024                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        76268                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          76268                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        63654                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         63654                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          152                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       139922                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          139922                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       139922                       # number of overall hits
system.cpu1.dcache.overall_hits::total         139922                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1222                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1222                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1222                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    135271567                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    135271567                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    135271567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    135271567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    135271567                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    135271567                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        77490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        77490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        63654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        63654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       141144                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       141144                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       141144                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       141144                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015770                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015770                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008658                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008658                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008658                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008658                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110696.863339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110696.863339                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110696.863339                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110696.863339                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110696.863339                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110696.863339                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           80                       # number of writebacks
system.cpu1.dcache.writebacks::total               80                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          852                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          852                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          370                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     32696230                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     32696230                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     32696230                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     32696230                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     32696230                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32696230                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002621                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002621                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002621                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002621                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88368.189189                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88368.189189                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88368.189189                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88368.189189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88368.189189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88368.189189                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               537.940542                       # Cycle average of tags in use
system.cpu2.icache.total_refs               627179558                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1163598.437848                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.940542                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019135                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842949                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.862084                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113017                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113017                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113017                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113017                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113017                       # number of overall hits
system.cpu2.icache.overall_hits::total         113017                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2297084                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2297084                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2297084                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2297084                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2297084                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2297084                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113030                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113030                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113030                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113030                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113030                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113030                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000115                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000115                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 176698.769231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 176698.769231                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 176698.769231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 176698.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 176698.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 176698.769231                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2161384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2161384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2161384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2161384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2161384                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2161384                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 166260.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 166260.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 166260.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 166260.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 166260.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 166260.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   398                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               147678777                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   654                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              225808.527523                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   136.639338                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   119.360662                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.533747                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.466253                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       169979                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         169979                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        28416                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         28416                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           66                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           66                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       198395                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          198395                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       198395                       # number of overall hits
system.cpu2.dcache.overall_hits::total         198395                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1364                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1364                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1364                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1364                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1364                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1364                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    140668984                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    140668984                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    140668984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    140668984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    140668984                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    140668984                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       171343                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       171343                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        28416                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        28416                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       199759                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       199759                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       199759                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       199759                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007961                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007961                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006828                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006828                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006828                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006828                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103129.753666                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103129.753666                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 103129.753666                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103129.753666                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 103129.753666                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103129.753666                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu2.dcache.writebacks::total               40                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          966                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          966                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          398                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          398                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     38010771                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     38010771                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     38010771                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     38010771                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     38010771                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     38010771                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001992                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001992                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001992                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001992                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95504.449749                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95504.449749                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95504.449749                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95504.449749                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95504.449749                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95504.449749                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.873251                       # Cycle average of tags in use
system.cpu3.icache.total_refs               732326773                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1444431.504931                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.873251                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.030246                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.802681                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       111624                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         111624                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       111624                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          111624                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       111624                       # number of overall hits
system.cpu3.icache.overall_hits::total         111624                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.cpu3.icache.overall_misses::total           31                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4757798                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4757798                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4757798                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4757798                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4757798                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4757798                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       111655                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       111655                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       111655                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       111655                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       111655                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       111655                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000278                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000278                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 153477.354839                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153477.354839                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 153477.354839                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153477.354839                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 153477.354839                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153477.354839                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3974323                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3974323                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3974323                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3974323                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3974323                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3974323                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158972.920000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158972.920000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158972.920000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158972.920000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158972.920000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158972.920000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   518                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               115427107                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   774                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              149130.629199                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   157.887184                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    98.112816                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.616747                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.383253                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76431                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        64301                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         64301                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          148                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       140732                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          140732                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       140732                       # number of overall hits
system.cpu3.dcache.overall_hits::total         140732                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1719                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1719                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           47                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1766                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1766                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1766                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1766                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    193710870                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    193710870                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4445953                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4445953                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    198156823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    198156823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    198156823                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    198156823                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        78150                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        78150                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        64348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        64348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       142498                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       142498                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       142498                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       142498                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021996                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021996                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000730                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000730                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012393                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012393                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012393                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012393                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112688.115183                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112688.115183                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 94594.744681                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94594.744681                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112206.581540                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112206.581540                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112206.581540                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112206.581540                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          217                       # number of writebacks
system.cpu3.dcache.writebacks::total              217                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1204                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1204                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           44                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1248                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1248                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1248                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1248                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          515                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          518                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          518                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     46053740                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     46053740                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       197295                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       197295                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     46251035                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     46251035                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     46251035                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     46251035                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006590                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006590                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003635                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003635                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003635                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003635                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89424.737864                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89424.737864                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        65765                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        65765                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89287.712355                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89287.712355                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89287.712355                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89287.712355                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               476.567723                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735274788                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1516030.490722                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    21.567723                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.034564                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.763730                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       113947                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         113947                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       113947                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          113947                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       113947                       # number of overall hits
system.cpu4.icache.overall_hits::total         113947                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.cpu4.icache.overall_misses::total           39                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5835661                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5835661                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5835661                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5835661                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5835661                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5835661                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       113986                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       113986                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       113986                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       113986                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       113986                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       113986                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000342                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000342                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 149632.333333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 149632.333333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 149632.333333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 149632.333333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 149632.333333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 149632.333333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4653835                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4653835                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4653835                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4653835                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4653835                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4653835                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 155127.833333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 155127.833333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 155127.833333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 155127.833333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 155127.833333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 155127.833333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   329                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               106620920                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              182257.982906                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   123.870962                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   132.129038                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.483871                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.516129                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        89293                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          89293                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        65576                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         65576                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          172                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          161                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       154869                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          154869                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       154869                       # number of overall hits
system.cpu4.dcache.overall_hits::total         154869                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          850                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            7                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          857                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           857                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          857                       # number of overall misses
system.cpu4.dcache.overall_misses::total          857                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     79382250                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     79382250                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       542476                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       542476                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     79924726                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     79924726                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     79924726                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     79924726                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        90143                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        90143                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        65583                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        65583                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       155726                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       155726                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       155726                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       155726                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009429                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009429                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000107                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005503                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005503                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005503                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005503                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 93390.882353                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 93390.882353                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77496.571429                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77496.571429                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 93261.057176                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 93261.057176                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 93261.057176                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 93261.057176                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           71                       # number of writebacks
system.cpu4.dcache.writebacks::total               71                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          523                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          523                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          528                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          528                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          327                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          329                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          329                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     26961538                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     26961538                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       133333                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       133333                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     27094871                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     27094871                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     27094871                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     27094871                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003628                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003628                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002113                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002113                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 82451.186544                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 82451.186544                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66666.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66666.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 82355.231003                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 82355.231003                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 82355.231003                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 82355.231003                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.255911                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750118148                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1346711.217235                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.255911                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021243                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891436                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       110316                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         110316                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       110316                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          110316                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       110316                       # number of overall hits
system.cpu5.icache.overall_hits::total         110316                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2704978                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2704978                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2704978                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2704978                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2704978                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2704978                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       110334                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       110334                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       110334                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       110334                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       110334                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       110334                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000163                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000163                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000163                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000163                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000163                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000163                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 150276.555556                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 150276.555556                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 150276.555556                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 150276.555556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 150276.555556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 150276.555556                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            4                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            4                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2216932                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2216932                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2216932                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2216932                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2216932                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2216932                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158352.285714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158352.285714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158352.285714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158352.285714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158352.285714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158352.285714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   698                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               281231095                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   954                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              294791.504193                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   100.548066                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   155.451934                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.392766                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.607234                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       280535                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         280535                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       152801                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        152801                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           77                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           74                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       433336                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          433336                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       433336                       # number of overall hits
system.cpu5.dcache.overall_hits::total         433336                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2437                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2437                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2437                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2437                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2437                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2437                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    261216546                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    261216546                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    261216546                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    261216546                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    261216546                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    261216546                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       282972                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       282972                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       152801                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       152801                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       435773                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       435773                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       435773                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       435773                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008612                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008612                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005592                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005592                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005592                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005592                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 107187.749692                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 107187.749692                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 107187.749692                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 107187.749692                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 107187.749692                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 107187.749692                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          150                       # number of writebacks
system.cpu5.dcache.writebacks::total              150                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1739                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1739                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1739                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1739                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1739                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1739                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          698                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          698                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          698                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          698                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          698                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     66888879                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     66888879                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     66888879                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     66888879                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     66888879                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     66888879                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002467                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001602                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001602                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001602                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001602                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95829.339542                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95829.339542                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95829.339542                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95829.339542                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95829.339542                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95829.339542                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               538.041863                       # Cycle average of tags in use
system.cpu6.icache.total_refs               627179624                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1163598.560297                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.041863                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          526                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019298                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.862247                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       113083                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         113083                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       113083                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          113083                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       113083                       # number of overall hits
system.cpu6.icache.overall_hits::total         113083                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.cpu6.icache.overall_misses::total           13                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2162957                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2162957                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2162957                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2162957                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2162957                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2162957                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       113096                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       113096                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       113096                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       113096                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       113096                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       113096                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000115                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 166381.307692                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 166381.307692                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 166381.307692                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 166381.307692                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 166381.307692                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 166381.307692                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2026857                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2026857                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2026857                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2026857                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2026857                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2026857                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155912.076923                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155912.076923                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155912.076923                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155912.076923                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155912.076923                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155912.076923                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   400                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               147678854                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   656                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              225120.204268                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   137.431390                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   118.568610                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.536841                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.463159                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       170060                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         170060                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        28412                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         28412                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           66                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           66                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       198472                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          198472                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       198472                       # number of overall hits
system.cpu6.dcache.overall_hits::total         198472                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1365                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1365                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1365                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1365                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1365                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1365                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    139191135                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    139191135                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    139191135                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    139191135                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    139191135                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    139191135                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       171425                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       171425                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        28412                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        28412                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       199837                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       199837                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       199837                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       199837                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.007963                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.007963                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006831                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006831                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006831                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006831                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 101971.527473                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 101971.527473                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 101971.527473                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 101971.527473                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 101971.527473                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 101971.527473                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu6.dcache.writebacks::total               39                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          965                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          965                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          965                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          965                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          965                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          965                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          400                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          400                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          400                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     37941307                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     37941307                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     37941307                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     37941307                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     37941307                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     37941307                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002333                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002333                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002002                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002002                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94853.267500                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94853.267500                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94853.267500                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94853.267500                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94853.267500                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94853.267500                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.588427                       # Cycle average of tags in use
system.cpu7.icache.total_refs               731806333                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1496536.468303                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.588427                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021776                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.782994                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       112667                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         112667                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       112667                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          112667                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       112667                       # number of overall hits
system.cpu7.icache.overall_hits::total         112667                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.cpu7.icache.overall_misses::total           15                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2544683                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2544683                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2544683                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2544683                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2544683                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2544683                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       112682                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       112682                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       112682                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       112682                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       112682                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       112682                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 169645.533333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 169645.533333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 169645.533333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 169645.533333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 169645.533333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 169645.533333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2298765                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2298765                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2298765                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2298765                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2298765                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2298765                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 164197.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 164197.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 164197.500000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 164197.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 164197.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 164197.500000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   370                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               110531253                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              176567.496805                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   139.732723                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   116.267277                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.545831                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.454169                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        76216                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          76216                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        63591                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         63591                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          152                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          152                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       139807                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          139807                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       139807                       # number of overall hits
system.cpu7.dcache.overall_hits::total         139807                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1222                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1222                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1222                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    136261699                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    136261699                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    136261699                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    136261699                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    136261699                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    136261699                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        77438                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        77438                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        63591                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        63591                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       141029                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       141029                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       141029                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       141029                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015780                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015780                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008665                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008665                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008665                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008665                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111507.118658                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111507.118658                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111507.118658                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111507.118658                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111507.118658                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111507.118658                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu7.dcache.writebacks::total               79                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          852                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          852                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          852                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          370                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          370                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          370                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     33225346                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     33225346                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     33225346                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     33225346                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     33225346                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     33225346                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004778                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004778                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002624                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002624                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89798.232432                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89798.232432                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89798.232432                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89798.232432                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89798.232432                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89798.232432                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
