// Seed: 4025365021
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri0 id_3;
  assign id_1 = id_2 ? id_1 : 1;
  assign id_2 = 1 ? 1 : 1'b0;
  assign id_3 = id_2 ^ 1 - 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_0(
      id_3, id_6
  );
  wire id_7;
endmodule
