# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_UART.srcs/sources_1/new/uart_rx.vhd" \
"../../../../project_UART.srcs/Rx_Sim/new/Rx_TB.vhd" \

# Do not sort compile order
nosort
