# Rewrite the .blif to Verilog
# so that the pin sequence matches
read_blif rewritten_mac_6_yosys_out.blif
write_verilog mac_6_output_verilog.v
