
Nov-30-09-37.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000573c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  080058cc  080058cc  000158cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059e8  080059e8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080059e8  080059e8  000159e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080059f0  080059f0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059f0  080059f0  000159f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080059f4  080059f4  000159f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080059f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000001f4  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000264  20000264  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   000113ad  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022d3  00000000  00000000  0003144d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f50  00000000  00000000  00033720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e78  00000000  00000000  00034670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021a6a  00000000  00000000  000354e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001112b  00000000  00000000  00056f52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0bce  00000000  00000000  0006807d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00138c4b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004920  00000000  00000000  00138c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080058b4 	.word	0x080058b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080058b4 	.word	0x080058b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <HAL_CAN_RxFifo0MsgPendingCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000576:	b089      	sub	sp, #36	; 0x24
 8000578:	af06      	add	r7, sp, #24
 800057a:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &Node1_RxHeader, Node1_RxData);
 800057c:	4b1b      	ldr	r3, [pc, #108]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 800057e:	4a1c      	ldr	r2, [pc, #112]	; (80005f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000580:	2100      	movs	r1, #0
 8000582:	6878      	ldr	r0, [r7, #4]
 8000584:	f001 fe45 	bl	8002212 <HAL_CAN_GetRxMessage>
	if (Node1_RxHeader.DLC == 8 && Node1_RxData[1] == 0x62)
 8000588:	4b19      	ldr	r3, [pc, #100]	; (80005f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 800058a:	691b      	ldr	r3, [r3, #16]
 800058c:	2b08      	cmp	r3, #8
 800058e:	d129      	bne.n	80005e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
 8000590:	4b16      	ldr	r3, [pc, #88]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000592:	785b      	ldrb	r3, [r3, #1]
 8000594:	2b62      	cmp	r3, #98	; 0x62
 8000596:	d125      	bne.n	80005e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
	{
		printf("Tester received: %x-%x-%x-%x-%x-%x-%x-%x\n", Node1_RxData[0],Node1_RxData[1],Node1_RxData[2],Node1_RxData[3], Node1_RxData[4], Node1_RxData[5], Node1_RxData[6], Node1_RxData[7]);
 8000598:	4b14      	ldr	r3, [pc, #80]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	461d      	mov	r5, r3
 800059e:	4b13      	ldr	r3, [pc, #76]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80005a0:	785b      	ldrb	r3, [r3, #1]
 80005a2:	461e      	mov	r6, r3
 80005a4:	4b11      	ldr	r3, [pc, #68]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80005a6:	789b      	ldrb	r3, [r3, #2]
 80005a8:	469c      	mov	ip, r3
 80005aa:	4b10      	ldr	r3, [pc, #64]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80005ac:	78db      	ldrb	r3, [r3, #3]
 80005ae:	461a      	mov	r2, r3
 80005b0:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80005b2:	791b      	ldrb	r3, [r3, #4]
 80005b4:	4619      	mov	r1, r3
 80005b6:	4b0d      	ldr	r3, [pc, #52]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80005b8:	795b      	ldrb	r3, [r3, #5]
 80005ba:	4618      	mov	r0, r3
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80005be:	799b      	ldrb	r3, [r3, #6]
 80005c0:	461c      	mov	r4, r3
 80005c2:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80005c4:	79db      	ldrb	r3, [r3, #7]
 80005c6:	9304      	str	r3, [sp, #16]
 80005c8:	9403      	str	r4, [sp, #12]
 80005ca:	9002      	str	r0, [sp, #8]
 80005cc:	9101      	str	r1, [sp, #4]
 80005ce:	9200      	str	r2, [sp, #0]
 80005d0:	4663      	mov	r3, ip
 80005d2:	4632      	mov	r2, r6
 80005d4:	4629      	mov	r1, r5
 80005d6:	4807      	ldr	r0, [pc, #28]	; (80005f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80005d8:	f004 f968 	bl	80048ac <iprintf>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80005dc:	2102      	movs	r1, #2
 80005de:	4806      	ldr	r0, [pc, #24]	; (80005f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80005e0:	f002 fc3b 	bl	8002e5a <HAL_GPIO_TogglePin>
	}
}
 80005e4:	bf00      	nop
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ec:	200001ec 	.word	0x200001ec
 80005f0:	200001c8 	.word	0x200001c8
 80005f4:	080058cc 	.word	0x080058cc
 80005f8:	40020400 	.word	0x40020400

080005fc <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &Node2_RxHeader, Node2_RxData);
 8000604:	4b18      	ldr	r3, [pc, #96]	; (8000668 <HAL_CAN_RxFifo1MsgPendingCallback+0x6c>)
 8000606:	4a19      	ldr	r2, [pc, #100]	; (800066c <HAL_CAN_RxFifo1MsgPendingCallback+0x70>)
 8000608:	2101      	movs	r1, #1
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f001 fe01 	bl	8002212 <HAL_CAN_GetRxMessage>
	if (Node2_RxHeader.DLC == 8 && Node2_RxData[1] == 0x22)
 8000610:	4b16      	ldr	r3, [pc, #88]	; (800066c <HAL_CAN_RxFifo1MsgPendingCallback+0x70>)
 8000612:	691b      	ldr	r3, [r3, #16]
 8000614:	2b08      	cmp	r3, #8
 8000616:	d122      	bne.n	800065e <HAL_CAN_RxFifo1MsgPendingCallback+0x62>
 8000618:	4b13      	ldr	r3, [pc, #76]	; (8000668 <HAL_CAN_RxFifo1MsgPendingCallback+0x6c>)
 800061a:	785b      	ldrb	r3, [r3, #1]
 800061c:	2b22      	cmp	r3, #34	; 0x22
 800061e:	d11e      	bne.n	800065e <HAL_CAN_RxFifo1MsgPendingCallback+0x62>
	{
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED2_Pin);
 8000620:	2104      	movs	r1, #4
 8000622:	4813      	ldr	r0, [pc, #76]	; (8000670 <HAL_CAN_RxFifo1MsgPendingCallback+0x74>)
 8000624:	f002 fc19 	bl	8002e5a <HAL_GPIO_TogglePin>
		printf("Send response\r\n");
 8000628:	4812      	ldr	r0, [pc, #72]	; (8000674 <HAL_CAN_RxFifo1MsgPendingCallback+0x78>)
 800062a:	f004 f9c5 	bl	80049b8 <puts>
		// Send response with ADC, Service id + 0x40
		Node2_TxData[1] = Node2_RxData[1] + 0x40;
 800062e:	4b0e      	ldr	r3, [pc, #56]	; (8000668 <HAL_CAN_RxFifo1MsgPendingCallback+0x6c>)
 8000630:	785b      	ldrb	r3, [r3, #1]
 8000632:	3340      	adds	r3, #64	; 0x40
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4b10      	ldr	r3, [pc, #64]	; (8000678 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>)
 8000638:	705a      	strb	r2, [r3, #1]

		Node2_TxData[2] = (var1>>8) & 0xff; //high
 800063a:	4b10      	ldr	r3, [pc, #64]	; (800067c <HAL_CAN_RxFifo1MsgPendingCallback+0x80>)
 800063c:	881b      	ldrh	r3, [r3, #0]
 800063e:	0a1b      	lsrs	r3, r3, #8
 8000640:	b29b      	uxth	r3, r3
 8000642:	b2da      	uxtb	r2, r3
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>)
 8000646:	709a      	strb	r2, [r3, #2]
		Node2_TxData[3] = var1 & 0xff; //low
 8000648:	4b0c      	ldr	r3, [pc, #48]	; (800067c <HAL_CAN_RxFifo1MsgPendingCallback+0x80>)
 800064a:	881b      	ldrh	r3, [r3, #0]
 800064c:	b2da      	uxtb	r2, r3
 800064e:	4b0a      	ldr	r3, [pc, #40]	; (8000678 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>)
 8000650:	70da      	strb	r2, [r3, #3]
		HAL_CAN_AddTxMessage(&hcan2, &Node2_TxHeader, Node2_TxData,
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <HAL_CAN_RxFifo1MsgPendingCallback+0x84>)
 8000654:	4a08      	ldr	r2, [pc, #32]	; (8000678 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>)
 8000656:	490b      	ldr	r1, [pc, #44]	; (8000684 <HAL_CAN_RxFifo1MsgPendingCallback+0x88>)
 8000658:	480b      	ldr	r0, [pc, #44]	; (8000688 <HAL_CAN_RxFifo1MsgPendingCallback+0x8c>)
 800065a:	f001 fcff 	bl	800205c <HAL_CAN_AddTxMessage>
					 &Node2_TxMailbox);
	}
}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	2000023c 	.word	0x2000023c
 800066c:	20000218 	.word	0x20000218
 8000670:	40020400 	.word	0x40020400
 8000674:	080058f8 	.word	0x080058f8
 8000678:	20000234 	.word	0x20000234
 800067c:	200001fc 	.word	0x200001fc
 8000680:	20000244 	.word	0x20000244
 8000684:	20000200 	.word	0x20000200
 8000688:	200000fc 	.word	0x200000fc

0800068c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	if(htim->Instance == htim2.Instance)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	429a      	cmp	r2, r3
 800069e:	d102      	bne.n	80006a6 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		timer_rq = 1;
 80006a0:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	601a      	str	r2, [r3, #0]
	}
}
 80006a6:	bf00      	nop
 80006a8:	370c      	adds	r7, #12
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	20000124 	.word	0x20000124
 80006b8:	200001f8 	.word	0x200001f8

080006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	printf("Start programming 0...\r\n");
 80006c0:	4840      	ldr	r0, [pc, #256]	; (80007c4 <main+0x108>)
 80006c2:	f004 f979 	bl	80049b8 <puts>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c6:	f000 fdbb 	bl	8001240 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ca:	f000 f893 	bl	80007f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ce:	f000 fa71 	bl	8000bb4 <MX_GPIO_Init>
  MX_CAN1_Init();
 80006d2:	f000 f94b 	bl	800096c <MX_CAN1_Init>
  MX_CAN2_Init();
 80006d6:	f000 f99f 	bl	8000a18 <MX_CAN2_Init>
  MX_USART1_UART_Init();
 80006da:	f000 fa41 	bl	8000b60 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80006de:	f000 f9f1 	bl	8000ac4 <MX_TIM2_Init>
  MX_ADC1_Init();
 80006e2:	f000 f8f1 	bl	80008c8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 80006e6:	4838      	ldr	r0, [pc, #224]	; (80007c8 <main+0x10c>)
 80006e8:	f001 fc74 	bl	8001fd4 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 80006ec:	4837      	ldr	r0, [pc, #220]	; (80007cc <main+0x110>)
 80006ee:	f001 fc71 	bl	8001fd4 <HAL_CAN_Start>
  // start timer 2
  HAL_TIM_Base_Start_IT(&htim2);
 80006f2:	4837      	ldr	r0, [pc, #220]	; (80007d0 <main+0x114>)
 80006f4:	f003 f8b4 	bl	8003860 <HAL_TIM_Base_Start_IT>


  // Activate the notification
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80006f8:	2102      	movs	r1, #2
 80006fa:	4833      	ldr	r0, [pc, #204]	; (80007c8 <main+0x10c>)
 80006fc:	f001 fe9b 	bl	8002436 <HAL_CAN_ActivateNotification>
  // Activate the notification
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO1_MSG_PENDING);
 8000700:	2110      	movs	r1, #16
 8000702:	4832      	ldr	r0, [pc, #200]	; (80007cc <main+0x110>)
 8000704:	f001 fe97 	bl	8002436 <HAL_CAN_ActivateNotification>

  Node1_TxHeader.DLC = 8;  // data length
 8000708:	4b32      	ldr	r3, [pc, #200]	; (80007d4 <main+0x118>)
 800070a:	2208      	movs	r2, #8
 800070c:	611a      	str	r2, [r3, #16]
  Node1_TxHeader.IDE = CAN_ID_STD;
 800070e:	4b31      	ldr	r3, [pc, #196]	; (80007d4 <main+0x118>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  Node1_TxHeader.RTR = CAN_RTR_DATA;
 8000714:	4b2f      	ldr	r3, [pc, #188]	; (80007d4 <main+0x118>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  Node1_TxHeader.StdId = 0x712;  // ID
 800071a:	4b2e      	ldr	r3, [pc, #184]	; (80007d4 <main+0x118>)
 800071c:	f240 7212 	movw	r2, #1810	; 0x712
 8000720:	601a      	str	r2, [r3, #0]

  Node1_TxData[0] = 0x07; //Type 0: Single Frame
 8000722:	4b2d      	ldr	r3, [pc, #180]	; (80007d8 <main+0x11c>)
 8000724:	2207      	movs	r2, #7
 8000726:	701a      	strb	r2, [r3, #0]
  Node1_TxData[1] = 0x22; //Service ID
 8000728:	4b2b      	ldr	r3, [pc, #172]	; (80007d8 <main+0x11c>)
 800072a:	2222      	movs	r2, #34	; 0x22
 800072c:	705a      	strb	r2, [r3, #1]
  Node1_TxData[2] = 0x55;
 800072e:	4b2a      	ldr	r3, [pc, #168]	; (80007d8 <main+0x11c>)
 8000730:	2255      	movs	r2, #85	; 0x55
 8000732:	709a      	strb	r2, [r3, #2]
  Node1_TxData[3] = 0x55;
 8000734:	4b28      	ldr	r3, [pc, #160]	; (80007d8 <main+0x11c>)
 8000736:	2255      	movs	r2, #85	; 0x55
 8000738:	70da      	strb	r2, [r3, #3]
  Node1_TxData[4] = 0x55;
 800073a:	4b27      	ldr	r3, [pc, #156]	; (80007d8 <main+0x11c>)
 800073c:	2255      	movs	r2, #85	; 0x55
 800073e:	711a      	strb	r2, [r3, #4]
  Node1_TxData[5] = 0x55;
 8000740:	4b25      	ldr	r3, [pc, #148]	; (80007d8 <main+0x11c>)
 8000742:	2255      	movs	r2, #85	; 0x55
 8000744:	715a      	strb	r2, [r3, #5]
  Node1_TxData[6] = 0x55;
 8000746:	4b24      	ldr	r3, [pc, #144]	; (80007d8 <main+0x11c>)
 8000748:	2255      	movs	r2, #85	; 0x55
 800074a:	719a      	strb	r2, [r3, #6]
  Node1_TxData[7] = 0x55;
 800074c:	4b22      	ldr	r3, [pc, #136]	; (80007d8 <main+0x11c>)
 800074e:	2255      	movs	r2, #85	; 0x55
 8000750:	71da      	strb	r2, [r3, #7]

  Node2_TxHeader.DLC = 8;  // data length
 8000752:	4b22      	ldr	r3, [pc, #136]	; (80007dc <main+0x120>)
 8000754:	2208      	movs	r2, #8
 8000756:	611a      	str	r2, [r3, #16]
  Node2_TxHeader.IDE = CAN_ID_STD;
 8000758:	4b20      	ldr	r3, [pc, #128]	; (80007dc <main+0x120>)
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  Node2_TxHeader.RTR = CAN_RTR_DATA;
 800075e:	4b1f      	ldr	r3, [pc, #124]	; (80007dc <main+0x120>)
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]
  Node2_TxHeader.StdId = 0x7A2;  // ID
 8000764:	4b1d      	ldr	r3, [pc, #116]	; (80007dc <main+0x120>)
 8000766:	f240 72a2 	movw	r2, #1954	; 0x7a2
 800076a:	601a      	str	r2, [r3, #0]

  Node2_TxData[0] = 0x07;
 800076c:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <main+0x124>)
 800076e:	2207      	movs	r2, #7
 8000770:	701a      	strb	r2, [r3, #0]
  Node2_TxData[1] = 0xAA;
 8000772:	4b1b      	ldr	r3, [pc, #108]	; (80007e0 <main+0x124>)
 8000774:	22aa      	movs	r2, #170	; 0xaa
 8000776:	705a      	strb	r2, [r3, #1]
  Node2_TxData[2] = 0xAA;
 8000778:	4b19      	ldr	r3, [pc, #100]	; (80007e0 <main+0x124>)
 800077a:	22aa      	movs	r2, #170	; 0xaa
 800077c:	709a      	strb	r2, [r3, #2]
  Node2_TxData[3] = 0xAA;
 800077e:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <main+0x124>)
 8000780:	22aa      	movs	r2, #170	; 0xaa
 8000782:	70da      	strb	r2, [r3, #3]
  Node2_TxData[4] = 0x00;
 8000784:	4b16      	ldr	r3, [pc, #88]	; (80007e0 <main+0x124>)
 8000786:	2200      	movs	r2, #0
 8000788:	711a      	strb	r2, [r3, #4]
  Node2_TxData[5] = 0x00;
 800078a:	4b15      	ldr	r3, [pc, #84]	; (80007e0 <main+0x124>)
 800078c:	2200      	movs	r2, #0
 800078e:	715a      	strb	r2, [r3, #5]
  Node2_TxData[6] = 0x00;
 8000790:	4b13      	ldr	r3, [pc, #76]	; (80007e0 <main+0x124>)
 8000792:	2200      	movs	r2, #0
 8000794:	719a      	strb	r2, [r3, #6]
  Node2_TxData[7] = 0x00;
 8000796:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <main+0x124>)
 8000798:	2200      	movs	r2, #0
 800079a:	71da      	strb	r2, [r3, #7]


	printf("Start programming 1...\r\n");
 800079c:	4811      	ldr	r0, [pc, #68]	; (80007e4 <main+0x128>)
 800079e:	f004 f90b 	bl	80049b8 <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Start hadc1

	  if (timer_rq == 1)
 80007a2:	4b11      	ldr	r3, [pc, #68]	; (80007e8 <main+0x12c>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d1fb      	bne.n	80007a2 <main+0xe6>
	  {
		  HAL_ADC_Start_IT(&hadc1);
 80007aa:	4810      	ldr	r0, [pc, #64]	; (80007ec <main+0x130>)
 80007ac:	f000 fdfe 	bl	80013ac <HAL_ADC_Start_IT>

		  HAL_CAN_AddTxMessage(&hcan1, &Node1_TxHeader, Node1_TxData,
 80007b0:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <main+0x134>)
 80007b2:	4a09      	ldr	r2, [pc, #36]	; (80007d8 <main+0x11c>)
 80007b4:	4907      	ldr	r1, [pc, #28]	; (80007d4 <main+0x118>)
 80007b6:	4804      	ldr	r0, [pc, #16]	; (80007c8 <main+0x10c>)
 80007b8:	f001 fc50 	bl	800205c <HAL_CAN_AddTxMessage>
			 &Node1_TxMailbox);
		  timer_rq = 0; // flag for timer
 80007bc:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <main+0x12c>)
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
	  if (timer_rq == 1)
 80007c2:	e7ee      	b.n	80007a2 <main+0xe6>
 80007c4:	08005908 	.word	0x08005908
 80007c8:	200000d4 	.word	0x200000d4
 80007cc:	200000fc 	.word	0x200000fc
 80007d0:	20000124 	.word	0x20000124
 80007d4:	200001b0 	.word	0x200001b0
 80007d8:	200001e4 	.word	0x200001e4
 80007dc:	20000200 	.word	0x20000200
 80007e0:	20000234 	.word	0x20000234
 80007e4:	08005920 	.word	0x08005920
 80007e8:	200001f8 	.word	0x200001f8
 80007ec:	2000008c 	.word	0x2000008c
 80007f0:	200001f4 	.word	0x200001f4

080007f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b094      	sub	sp, #80	; 0x50
 80007f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fa:	f107 0320 	add.w	r3, r7, #32
 80007fe:	2230      	movs	r2, #48	; 0x30
 8000800:	2100      	movs	r1, #0
 8000802:	4618      	mov	r0, r3
 8000804:	f004 f84a 	bl	800489c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000818:	2300      	movs	r3, #0
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	4b28      	ldr	r3, [pc, #160]	; (80008c0 <SystemClock_Config+0xcc>)
 800081e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000820:	4a27      	ldr	r2, [pc, #156]	; (80008c0 <SystemClock_Config+0xcc>)
 8000822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000826:	6413      	str	r3, [r2, #64]	; 0x40
 8000828:	4b25      	ldr	r3, [pc, #148]	; (80008c0 <SystemClock_Config+0xcc>)
 800082a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000834:	2300      	movs	r3, #0
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	4b22      	ldr	r3, [pc, #136]	; (80008c4 <SystemClock_Config+0xd0>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a21      	ldr	r2, [pc, #132]	; (80008c4 <SystemClock_Config+0xd0>)
 800083e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000842:	6013      	str	r3, [r2, #0]
 8000844:	4b1f      	ldr	r3, [pc, #124]	; (80008c4 <SystemClock_Config+0xd0>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000850:	2301      	movs	r3, #1
 8000852:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000854:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000858:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085a:	2302      	movs	r3, #2
 800085c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800085e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000862:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000864:	2304      	movs	r3, #4
 8000866:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000868:	23a8      	movs	r3, #168	; 0xa8
 800086a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800086c:	2302      	movs	r3, #2
 800086e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000870:	2304      	movs	r3, #4
 8000872:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000874:	f107 0320 	add.w	r3, r7, #32
 8000878:	4618      	mov	r0, r3
 800087a:	f002 fb09 	bl	8002e90 <HAL_RCC_OscConfig>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000884:	f000 fa12 	bl	8000cac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000888:	230f      	movs	r3, #15
 800088a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800088c:	2302      	movs	r3, #2
 800088e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000890:	2300      	movs	r3, #0
 8000892:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000894:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000898:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800089a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800089e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	2105      	movs	r1, #5
 80008a6:	4618      	mov	r0, r3
 80008a8:	f002 fd6a 	bl	8003380 <HAL_RCC_ClockConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008b2:	f000 f9fb 	bl	8000cac <Error_Handler>
  }
}
 80008b6:	bf00      	nop
 80008b8:	3750      	adds	r7, #80	; 0x50
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40007000 	.word	0x40007000

080008c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ce:	463b      	mov	r3, r7
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008da:	4b21      	ldr	r3, [pc, #132]	; (8000960 <MX_ADC1_Init+0x98>)
 80008dc:	4a21      	ldr	r2, [pc, #132]	; (8000964 <MX_ADC1_Init+0x9c>)
 80008de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008e0:	4b1f      	ldr	r3, [pc, #124]	; (8000960 <MX_ADC1_Init+0x98>)
 80008e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80008e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008e8:	4b1d      	ldr	r3, [pc, #116]	; (8000960 <MX_ADC1_Init+0x98>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80008ee:	4b1c      	ldr	r3, [pc, #112]	; (8000960 <MX_ADC1_Init+0x98>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008f4:	4b1a      	ldr	r3, [pc, #104]	; (8000960 <MX_ADC1_Init+0x98>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008fa:	4b19      	ldr	r3, [pc, #100]	; (8000960 <MX_ADC1_Init+0x98>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000902:	4b17      	ldr	r3, [pc, #92]	; (8000960 <MX_ADC1_Init+0x98>)
 8000904:	2200      	movs	r2, #0
 8000906:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000908:	4b15      	ldr	r3, [pc, #84]	; (8000960 <MX_ADC1_Init+0x98>)
 800090a:	4a17      	ldr	r2, [pc, #92]	; (8000968 <MX_ADC1_Init+0xa0>)
 800090c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800090e:	4b14      	ldr	r3, [pc, #80]	; (8000960 <MX_ADC1_Init+0x98>)
 8000910:	2200      	movs	r2, #0
 8000912:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000914:	4b12      	ldr	r3, [pc, #72]	; (8000960 <MX_ADC1_Init+0x98>)
 8000916:	2201      	movs	r2, #1
 8000918:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800091a:	4b11      	ldr	r3, [pc, #68]	; (8000960 <MX_ADC1_Init+0x98>)
 800091c:	2200      	movs	r2, #0
 800091e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000922:	4b0f      	ldr	r3, [pc, #60]	; (8000960 <MX_ADC1_Init+0x98>)
 8000924:	2201      	movs	r2, #1
 8000926:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000928:	480d      	ldr	r0, [pc, #52]	; (8000960 <MX_ADC1_Init+0x98>)
 800092a:	f000 fcfb 	bl	8001324 <HAL_ADC_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000934:	f000 f9ba 	bl	8000cac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000938:	2307      	movs	r3, #7
 800093a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800093c:	2301      	movs	r3, #1
 800093e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000940:	2306      	movs	r3, #6
 8000942:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000944:	463b      	mov	r3, r7
 8000946:	4619      	mov	r1, r3
 8000948:	4805      	ldr	r0, [pc, #20]	; (8000960 <MX_ADC1_Init+0x98>)
 800094a:	f000 ff3f 	bl	80017cc <HAL_ADC_ConfigChannel>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000954:	f000 f9aa 	bl	8000cac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000958:	bf00      	nop
 800095a:	3710      	adds	r7, #16
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	2000008c 	.word	0x2000008c
 8000964:	40012000 	.word	0x40012000
 8000968:	0f000001 	.word	0x0f000001

0800096c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b08a      	sub	sp, #40	; 0x28
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000972:	4b27      	ldr	r3, [pc, #156]	; (8000a10 <MX_CAN1_Init+0xa4>)
 8000974:	4a27      	ldr	r2, [pc, #156]	; (8000a14 <MX_CAN1_Init+0xa8>)
 8000976:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8000978:	4b25      	ldr	r3, [pc, #148]	; (8000a10 <MX_CAN1_Init+0xa4>)
 800097a:	2204      	movs	r2, #4
 800097c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800097e:	4b24      	ldr	r3, [pc, #144]	; (8000a10 <MX_CAN1_Init+0xa4>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000984:	4b22      	ldr	r3, [pc, #136]	; (8000a10 <MX_CAN1_Init+0xa4>)
 8000986:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800098a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_16TQ;
 800098c:	4b20      	ldr	r3, [pc, #128]	; (8000a10 <MX_CAN1_Init+0xa4>)
 800098e:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 8000992:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000994:	4b1e      	ldr	r3, [pc, #120]	; (8000a10 <MX_CAN1_Init+0xa4>)
 8000996:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800099a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800099c:	4b1c      	ldr	r3, [pc, #112]	; (8000a10 <MX_CAN1_Init+0xa4>)
 800099e:	2200      	movs	r2, #0
 80009a0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 80009a2:	4b1b      	ldr	r3, [pc, #108]	; (8000a10 <MX_CAN1_Init+0xa4>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 80009a8:	4b19      	ldr	r3, [pc, #100]	; (8000a10 <MX_CAN1_Init+0xa4>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80009ae:	4b18      	ldr	r3, [pc, #96]	; (8000a10 <MX_CAN1_Init+0xa4>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80009b4:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <MX_CAN1_Init+0xa4>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <MX_CAN1_Init+0xa4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80009c0:	4813      	ldr	r0, [pc, #76]	; (8000a10 <MX_CAN1_Init+0xa4>)
 80009c2:	f001 f92b 	bl	8001c1c <HAL_CAN_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 80009cc:	f000 f96e 	bl	8000cac <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80009d0:	2301      	movs	r3, #1
 80009d2:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 18; // which filter bank to use from the assigned ones
 80009d4:	2312      	movs	r3, #18
 80009d6:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80009d8:	2300      	movs	r3, #0
 80009da:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x7A2 << 5;
 80009dc:	f24f 4340 	movw	r3, #62528	; 0xf440
 80009e0:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x7A2 << 5;
 80009e6:	f24f 4340 	movw	r3, #62528	; 0xf440
 80009ea:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 80009ec:	2300      	movs	r3, #0
 80009ee:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80009f4:	2301      	movs	r3, #1
 80009f6:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 20; // how many filters to assign to the CAN1 (master can)
 80009f8:	2314      	movs	r3, #20
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80009fc:	463b      	mov	r3, r7
 80009fe:	4619      	mov	r1, r3
 8000a00:	4803      	ldr	r0, [pc, #12]	; (8000a10 <MX_CAN1_Init+0xa4>)
 8000a02:	f001 fa07 	bl	8001e14 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	3728      	adds	r7, #40	; 0x28
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200000d4 	.word	0x200000d4
 8000a14:	40006400 	.word	0x40006400

08000a18 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08a      	sub	sp, #40	; 0x28
 8000a1c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000a1e:	4b27      	ldr	r3, [pc, #156]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a20:	4a27      	ldr	r2, [pc, #156]	; (8000ac0 <MX_CAN2_Init+0xa8>)
 8000a22:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 4;
 8000a24:	4b25      	ldr	r3, [pc, #148]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a26:	2204      	movs	r2, #4
 8000a28:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000a2a:	4b24      	ldr	r3, [pc, #144]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000a30:	4b22      	ldr	r3, [pc, #136]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a32:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000a36:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_16TQ;
 8000a38:	4b20      	ldr	r3, [pc, #128]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a3a:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 8000a3e:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000a40:	4b1e      	ldr	r3, [pc, #120]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a42:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000a46:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000a48:	4b1c      	ldr	r3, [pc, #112]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8000a4e:	4b1b      	ldr	r3, [pc, #108]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a50:	2201      	movs	r2, #1
 8000a52:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 8000a54:	4b19      	ldr	r3, [pc, #100]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000a5a:	4b18      	ldr	r3, [pc, #96]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000a60:	4b16      	ldr	r3, [pc, #88]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000a6c:	4813      	ldr	r0, [pc, #76]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000a6e:	f001 f8d5 	bl	8001c1c <HAL_CAN_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_CAN2_Init+0x64>
  {
    Error_Handler();
 8000a78:	f000 f918 	bl	8000cac <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 10; // which filter bank to use from the assigned ones
 8000a80:	230a      	movs	r3, #10
 8000a82:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8000a84:	2301      	movs	r3, #1
 8000a86:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x712 << 5;
 8000a88:	f24e 2340 	movw	r3, #57920	; 0xe240
 8000a8c:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x712 << 5;
 8000a92:	f24e 2340 	movw	r3, #57920	; 0xe240
 8000a96:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 0; // doesn't matter in single can controllers
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
 8000aa8:	463b      	mov	r3, r7
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4803      	ldr	r0, [pc, #12]	; (8000abc <MX_CAN2_Init+0xa4>)
 8000aae:	f001 f9b1 	bl	8001e14 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 8000ab2:	bf00      	nop
 8000ab4:	3728      	adds	r7, #40	; 0x28
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	200000fc 	.word	0x200000fc
 8000ac0:	40006800 	.word	0x40006800

08000ac4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aca:	f107 0308 	add.w	r3, r7, #8
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad8:	463b      	mov	r3, r7
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ae0:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000ae2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ae6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8000ae8:	4b1c      	ldr	r3, [pc, #112]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000aea:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000aee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af0:	4b1a      	ldr	r3, [pc, #104]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000af6:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000af8:	f242 720f 	movw	r2, #9999	; 0x270f
 8000afc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000afe:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b04:	4b15      	ldr	r3, [pc, #84]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b0a:	4814      	ldr	r0, [pc, #80]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000b0c:	f002 fe58 	bl	80037c0 <HAL_TIM_Base_Init>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b16:	f000 f8c9 	bl	8000cac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b20:	f107 0308 	add.w	r3, r7, #8
 8000b24:	4619      	mov	r1, r3
 8000b26:	480d      	ldr	r0, [pc, #52]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000b28:	f003 f812 	bl	8003b50 <HAL_TIM_ConfigClockSource>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b32:	f000 f8bb 	bl	8000cac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b36:	2300      	movs	r3, #0
 8000b38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b3e:	463b      	mov	r3, r7
 8000b40:	4619      	mov	r1, r3
 8000b42:	4806      	ldr	r0, [pc, #24]	; (8000b5c <MX_TIM2_Init+0x98>)
 8000b44:	f003 fa2e 	bl	8003fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b4e:	f000 f8ad 	bl	8000cac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b52:	bf00      	nop
 8000b54:	3718      	adds	r7, #24
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000124 	.word	0x20000124

08000b60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b64:	4b11      	ldr	r3, [pc, #68]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b66:	4a12      	ldr	r2, [pc, #72]	; (8000bb0 <MX_USART1_UART_Init+0x50>)
 8000b68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b6a:	4b10      	ldr	r3, [pc, #64]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b72:	4b0e      	ldr	r3, [pc, #56]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b78:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b7e:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b84:	4b09      	ldr	r3, [pc, #36]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b86:	220c      	movs	r2, #12
 8000b88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b8a:	4b08      	ldr	r3, [pc, #32]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b96:	4805      	ldr	r0, [pc, #20]	; (8000bac <MX_USART1_UART_Init+0x4c>)
 8000b98:	f003 fa94 	bl	80040c4 <HAL_UART_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ba2:	f000 f883 	bl	8000cac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	2000016c 	.word	0x2000016c
 8000bb0:	40011000 	.word	0x40011000

08000bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bba:	f107 030c 	add.w	r3, r7, #12
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
 8000bc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60bb      	str	r3, [r7, #8]
 8000bce:	4b1f      	ldr	r3, [pc, #124]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	4a1e      	ldr	r2, [pc, #120]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bda:	4b1c      	ldr	r3, [pc, #112]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	607b      	str	r3, [r7, #4]
 8000bea:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a17      	ldr	r2, [pc, #92]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	603b      	str	r3, [r7, #0]
 8000c06:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a10      	ldr	r2, [pc, #64]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000c0c:	f043 0302 	orr.w	r3, r3, #2
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
 8000c12:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <MX_GPIO_Init+0x98>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	603b      	str	r3, [r7, #0]
 8000c1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	210f      	movs	r1, #15
 8000c22:	480b      	ldr	r0, [pc, #44]	; (8000c50 <MX_GPIO_Init+0x9c>)
 8000c24:	f002 f900 	bl	8002e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8000c28:	230f      	movs	r3, #15
 8000c2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4804      	ldr	r0, [pc, #16]	; (8000c50 <MX_GPIO_Init+0x9c>)
 8000c40:	f001 ff56 	bl	8002af0 <HAL_GPIO_Init>

}
 8000c44:	bf00      	nop
 8000c46:	3720      	adds	r7, #32
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40020400 	.word	0x40020400

08000c54 <__io_putchar>:
 * @brief Retargets the C library printf function to the USART.
 * @param None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART */
  HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 300);
 8000c5c:	1d39      	adds	r1, r7, #4
 8000c5e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000c62:	2201      	movs	r2, #1
 8000c64:	4803      	ldr	r0, [pc, #12]	; (8000c74 <__io_putchar+0x20>)
 8000c66:	f003 fa7a 	bl	800415e <HAL_UART_Transmit>
  return ch;
 8000c6a:	687b      	ldr	r3, [r7, #4]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	2000016c 	.word	0x2000016c

08000c78 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 if(hadc->Instance == hadc1.Instance)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d106      	bne.n	8000c9a <HAL_ADC_ConvCpltCallback+0x22>
 {
	 var1 = HAL_ADC_GetValue(&hadc1);
 8000c8c:	4805      	ldr	r0, [pc, #20]	; (8000ca4 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000c8e:	f000 fd7b 	bl	8001788 <HAL_ADC_GetValue>
 8000c92:	4603      	mov	r3, r0
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	4b04      	ldr	r3, [pc, #16]	; (8000ca8 <HAL_ADC_ConvCpltCallback+0x30>)
 8000c98:	801a      	strh	r2, [r3, #0]
 }
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	2000008c 	.word	0x2000008c
 8000ca8:	200001fc 	.word	0x200001fc

08000cac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb0:	b672      	cpsid	i
}
 8000cb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cb4:	e7fe      	b.n	8000cb4 <Error_Handler+0x8>
	...

08000cb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	607b      	str	r3, [r7, #4]
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <HAL_MspInit+0x4c>)
 8000cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc6:	4a0f      	ldr	r2, [pc, #60]	; (8000d04 <HAL_MspInit+0x4c>)
 8000cc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ccc:	6453      	str	r3, [r2, #68]	; 0x44
 8000cce:	4b0d      	ldr	r3, [pc, #52]	; (8000d04 <HAL_MspInit+0x4c>)
 8000cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	603b      	str	r3, [r7, #0]
 8000cde:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <HAL_MspInit+0x4c>)
 8000ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce2:	4a08      	ldr	r2, [pc, #32]	; (8000d04 <HAL_MspInit+0x4c>)
 8000ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cea:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_MspInit+0x4c>)
 8000cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	603b      	str	r3, [r7, #0]
 8000cf4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	40023800 	.word	0x40023800

08000d08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08a      	sub	sp, #40	; 0x28
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
 8000d1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a1b      	ldr	r2, [pc, #108]	; (8000d94 <HAL_ADC_MspInit+0x8c>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d12f      	bne.n	8000d8a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	613b      	str	r3, [r7, #16]
 8000d2e:	4b1a      	ldr	r3, [pc, #104]	; (8000d98 <HAL_ADC_MspInit+0x90>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d32:	4a19      	ldr	r2, [pc, #100]	; (8000d98 <HAL_ADC_MspInit+0x90>)
 8000d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d38:	6453      	str	r3, [r2, #68]	; 0x44
 8000d3a:	4b17      	ldr	r3, [pc, #92]	; (8000d98 <HAL_ADC_MspInit+0x90>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	4b13      	ldr	r3, [pc, #76]	; (8000d98 <HAL_ADC_MspInit+0x90>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	4a12      	ldr	r2, [pc, #72]	; (8000d98 <HAL_ADC_MspInit+0x90>)
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	6313      	str	r3, [r2, #48]	; 0x30
 8000d56:	4b10      	ldr	r3, [pc, #64]	; (8000d98 <HAL_ADC_MspInit+0x90>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d62:	2380      	movs	r3, #128	; 0x80
 8000d64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d66:	2303      	movs	r3, #3
 8000d68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	4619      	mov	r1, r3
 8000d74:	4809      	ldr	r0, [pc, #36]	; (8000d9c <HAL_ADC_MspInit+0x94>)
 8000d76:	f001 febb 	bl	8002af0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	2012      	movs	r0, #18
 8000d80:	f001 fe7f 	bl	8002a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000d84:	2012      	movs	r0, #18
 8000d86:	f001 fe98 	bl	8002aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d8a:	bf00      	nop
 8000d8c:	3728      	adds	r7, #40	; 0x28
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40012000 	.word	0x40012000
 8000d98:	40023800 	.word	0x40023800
 8000d9c:	40020000 	.word	0x40020000

08000da0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08c      	sub	sp, #48	; 0x30
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 031c 	add.w	r3, r7, #28
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a4a      	ldr	r2, [pc, #296]	; (8000ee8 <HAL_CAN_MspInit+0x148>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d13e      	bne.n	8000e40 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000dc2:	4b4a      	ldr	r3, [pc, #296]	; (8000eec <HAL_CAN_MspInit+0x14c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	4a48      	ldr	r2, [pc, #288]	; (8000eec <HAL_CAN_MspInit+0x14c>)
 8000dca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000dcc:	4b47      	ldr	r3, [pc, #284]	; (8000eec <HAL_CAN_MspInit+0x14c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d10d      	bne.n	8000df0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61bb      	str	r3, [r7, #24]
 8000dd8:	4b45      	ldr	r3, [pc, #276]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ddc:	4a44      	ldr	r2, [pc, #272]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000dde:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000de2:	6413      	str	r3, [r2, #64]	; 0x40
 8000de4:	4b42      	ldr	r3, [pc, #264]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dec:	61bb      	str	r3, [r7, #24]
 8000dee:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df0:	2300      	movs	r3, #0
 8000df2:	617b      	str	r3, [r7, #20]
 8000df4:	4b3e      	ldr	r3, [pc, #248]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df8:	4a3d      	ldr	r2, [pc, #244]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000dfa:	f043 0301 	orr.w	r3, r3, #1
 8000dfe:	6313      	str	r3, [r2, #48]	; 0x30
 8000e00:	4b3b      	ldr	r3, [pc, #236]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	617b      	str	r3, [r7, #20]
 8000e0a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000e0c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	2302      	movs	r3, #2
 8000e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000e1e:	2309      	movs	r3, #9
 8000e20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	f107 031c 	add.w	r3, r7, #28
 8000e26:	4619      	mov	r1, r3
 8000e28:	4832      	ldr	r0, [pc, #200]	; (8000ef4 <HAL_CAN_MspInit+0x154>)
 8000e2a:	f001 fe61 	bl	8002af0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2100      	movs	r1, #0
 8000e32:	2014      	movs	r0, #20
 8000e34:	f001 fe25 	bl	8002a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000e38:	2014      	movs	r0, #20
 8000e3a:	f001 fe3e 	bl	8002aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8000e3e:	e04f      	b.n	8000ee0 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a2c      	ldr	r2, [pc, #176]	; (8000ef8 <HAL_CAN_MspInit+0x158>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d14a      	bne.n	8000ee0 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
 8000e4e:	4b28      	ldr	r3, [pc, #160]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e52:	4a27      	ldr	r2, [pc, #156]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e54:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e58:	6413      	str	r3, [r2, #64]	; 0x40
 8000e5a:	4b25      	ldr	r3, [pc, #148]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000e66:	4b21      	ldr	r3, [pc, #132]	; (8000eec <HAL_CAN_MspInit+0x14c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	4a1f      	ldr	r2, [pc, #124]	; (8000eec <HAL_CAN_MspInit+0x14c>)
 8000e6e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000e70:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <HAL_CAN_MspInit+0x14c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d10d      	bne.n	8000e94 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	4b1c      	ldr	r3, [pc, #112]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e80:	4a1b      	ldr	r2, [pc, #108]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e86:	6413      	str	r3, [r2, #64]	; 0x40
 8000e88:	4b19      	ldr	r3, [pc, #100]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e94:	2300      	movs	r3, #0
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	4b15      	ldr	r3, [pc, #84]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9c:	4a14      	ldr	r2, [pc, #80]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000e9e:	f043 0302 	orr.w	r3, r3, #2
 8000ea2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea4:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <HAL_CAN_MspInit+0x150>)
 8000ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea8:	f003 0302 	and.w	r3, r3, #2
 8000eac:	60bb      	str	r3, [r7, #8]
 8000eae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000eb0:	2360      	movs	r3, #96	; 0x60
 8000eb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000ec0:	2309      	movs	r3, #9
 8000ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec4:	f107 031c 	add.w	r3, r7, #28
 8000ec8:	4619      	mov	r1, r3
 8000eca:	480c      	ldr	r0, [pc, #48]	; (8000efc <HAL_CAN_MspInit+0x15c>)
 8000ecc:	f001 fe10 	bl	8002af0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	2041      	movs	r0, #65	; 0x41
 8000ed6:	f001 fdd4 	bl	8002a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8000eda:	2041      	movs	r0, #65	; 0x41
 8000edc:	f001 fded 	bl	8002aba <HAL_NVIC_EnableIRQ>
}
 8000ee0:	bf00      	nop
 8000ee2:	3730      	adds	r7, #48	; 0x30
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40006400 	.word	0x40006400
 8000eec:	20000248 	.word	0x20000248
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40020000 	.word	0x40020000
 8000ef8:	40006800 	.word	0x40006800
 8000efc:	40020400 	.word	0x40020400

08000f00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f10:	d115      	bne.n	8000f3e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	4b0c      	ldr	r3, [pc, #48]	; (8000f48 <HAL_TIM_Base_MspInit+0x48>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1a:	4a0b      	ldr	r2, [pc, #44]	; (8000f48 <HAL_TIM_Base_MspInit+0x48>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	6413      	str	r3, [r2, #64]	; 0x40
 8000f22:	4b09      	ldr	r3, [pc, #36]	; (8000f48 <HAL_TIM_Base_MspInit+0x48>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2100      	movs	r1, #0
 8000f32:	201c      	movs	r0, #28
 8000f34:	f001 fda5 	bl	8002a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f38:	201c      	movs	r0, #28
 8000f3a:	f001 fdbe 	bl	8002aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f3e:	bf00      	nop
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40023800 	.word	0x40023800

08000f4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	; 0x28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a19      	ldr	r2, [pc, #100]	; (8000fd0 <HAL_UART_MspInit+0x84>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d12c      	bne.n	8000fc8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
 8000f72:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f76:	4a17      	ldr	r2, [pc, #92]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f78:	f043 0310 	orr.w	r3, r3, #16
 8000f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f7e:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f82:	f003 0310 	and.w	r3, r3, #16
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	4a10      	ldr	r2, [pc, #64]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	; 0x30
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <HAL_UART_MspInit+0x88>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fa6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000faa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fac:	2302      	movs	r3, #2
 8000fae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fb8:	2307      	movs	r3, #7
 8000fba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4805      	ldr	r0, [pc, #20]	; (8000fd8 <HAL_UART_MspInit+0x8c>)
 8000fc4:	f001 fd94 	bl	8002af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000fc8:	bf00      	nop
 8000fca:	3728      	adds	r7, #40	; 0x28
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40011000 	.word	0x40011000
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40020000 	.word	0x40020000

08000fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fe0:	e7fe      	b.n	8000fe0 <NMI_Handler+0x4>

08000fe2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fe6:	e7fe      	b.n	8000fe6 <HardFault_Handler+0x4>

08000fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fec:	e7fe      	b.n	8000fec <MemManage_Handler+0x4>

08000fee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ff2:	e7fe      	b.n	8000ff2 <BusFault_Handler+0x4>

08000ff4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ff8:	e7fe      	b.n	8000ff8 <UsageFault_Handler+0x4>

08000ffa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001028:	f000 f95c 	bl	80012e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}

08001030 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001034:	4802      	ldr	r0, [pc, #8]	; (8001040 <ADC_IRQHandler+0x10>)
 8001036:	f000 fa97 	bl	8001568 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	2000008c 	.word	0x2000008c

08001044 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001048:	4802      	ldr	r0, [pc, #8]	; (8001054 <CAN1_RX0_IRQHandler+0x10>)
 800104a:	f001 fa1a 	bl	8002482 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200000d4 	.word	0x200000d4

08001058 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800105c:	4802      	ldr	r0, [pc, #8]	; (8001068 <TIM2_IRQHandler+0x10>)
 800105e:	f002 fc6f 	bl	8003940 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000124 	.word	0x20000124

0800106c <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001070:	4802      	ldr	r0, [pc, #8]	; (800107c <CAN2_RX1_IRQHandler+0x10>)
 8001072:	f001 fa06 	bl	8002482 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200000fc 	.word	0x200000fc

08001080 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
 8001090:	e00a      	b.n	80010a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001092:	f3af 8000 	nop.w
 8001096:	4601      	mov	r1, r0
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	1c5a      	adds	r2, r3, #1
 800109c:	60ba      	str	r2, [r7, #8]
 800109e:	b2ca      	uxtb	r2, r1
 80010a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	3301      	adds	r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	697a      	ldr	r2, [r7, #20]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	dbf0      	blt.n	8001092 <_read+0x12>
	}

return len;
 80010b0:	687b      	ldr	r3, [r7, #4]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b086      	sub	sp, #24
 80010be:	af00      	add	r7, sp, #0
 80010c0:	60f8      	str	r0, [r7, #12]
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	e009      	b.n	80010e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	1c5a      	adds	r2, r3, #1
 80010d0:	60ba      	str	r2, [r7, #8]
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fdbd 	bl	8000c54 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	3301      	adds	r3, #1
 80010de:	617b      	str	r3, [r7, #20]
 80010e0:	697a      	ldr	r2, [r7, #20]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	dbf1      	blt.n	80010cc <_write+0x12>
	}
	return len;
 80010e8:	687b      	ldr	r3, [r7, #4]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <_close>:

int _close(int file)
{
 80010f2:	b480      	push	{r7}
 80010f4:	b083      	sub	sp, #12
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
	return -1;
 80010fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80010fe:	4618      	mov	r0, r3
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr

0800110a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800110a:	b480      	push	{r7}
 800110c:	b083      	sub	sp, #12
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
 8001112:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800111a:	605a      	str	r2, [r3, #4]
	return 0;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <_isatty>:

int _isatty(int file)
{
 800112a:	b480      	push	{r7}
 800112c:	b083      	sub	sp, #12
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
	return 1;
 8001132:	2301      	movs	r3, #1
}
 8001134:	4618      	mov	r0, r3
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
	return 0;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
	...

0800115c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001164:	4a14      	ldr	r2, [pc, #80]	; (80011b8 <_sbrk+0x5c>)
 8001166:	4b15      	ldr	r3, [pc, #84]	; (80011bc <_sbrk+0x60>)
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001170:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <_sbrk+0x64>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d102      	bne.n	800117e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <_sbrk+0x64>)
 800117a:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <_sbrk+0x68>)
 800117c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800117e:	4b10      	ldr	r3, [pc, #64]	; (80011c0 <_sbrk+0x64>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	429a      	cmp	r2, r3
 800118a:	d207      	bcs.n	800119c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800118c:	f003 fb5c 	bl	8004848 <__errno>
 8001190:	4603      	mov	r3, r0
 8001192:	220c      	movs	r2, #12
 8001194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800119a:	e009      	b.n	80011b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <_sbrk+0x64>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011a2:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <_sbrk+0x64>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4413      	add	r3, r2
 80011aa:	4a05      	ldr	r2, [pc, #20]	; (80011c0 <_sbrk+0x64>)
 80011ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ae:	68fb      	ldr	r3, [r7, #12]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20020000 	.word	0x20020000
 80011bc:	00000400 	.word	0x00000400
 80011c0:	2000024c 	.word	0x2000024c
 80011c4:	20000268 	.word	0x20000268

080011c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <SystemInit+0x20>)
 80011ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011d2:	4a05      	ldr	r2, [pc, #20]	; (80011e8 <SystemInit+0x20>)
 80011d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001224 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011f0:	480d      	ldr	r0, [pc, #52]	; (8001228 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011f2:	490e      	ldr	r1, [pc, #56]	; (800122c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011f4:	4a0e      	ldr	r2, [pc, #56]	; (8001230 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011f8:	e002      	b.n	8001200 <LoopCopyDataInit>

080011fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011fe:	3304      	adds	r3, #4

08001200 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001200:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001202:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001204:	d3f9      	bcc.n	80011fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001206:	4a0b      	ldr	r2, [pc, #44]	; (8001234 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001208:	4c0b      	ldr	r4, [pc, #44]	; (8001238 <LoopFillZerobss+0x26>)
  movs r3, #0
 800120a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800120c:	e001      	b.n	8001212 <LoopFillZerobss>

0800120e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800120e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001210:	3204      	adds	r2, #4

08001212 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001212:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001214:	d3fb      	bcc.n	800120e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001216:	f7ff ffd7 	bl	80011c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800121a:	f003 fb1b 	bl	8004854 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800121e:	f7ff fa4d 	bl	80006bc <main>
  bx  lr    
 8001222:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001224:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001228:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800122c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001230:	080059f8 	.word	0x080059f8
  ldr r2, =_sbss
 8001234:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001238:	20000264 	.word	0x20000264

0800123c <CAN1_RX1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800123c:	e7fe      	b.n	800123c <CAN1_RX1_IRQHandler>
	...

08001240 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001244:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <HAL_Init+0x40>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <HAL_Init+0x40>)
 800124a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800124e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001250:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <HAL_Init+0x40>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a0a      	ldr	r2, [pc, #40]	; (8001280 <HAL_Init+0x40>)
 8001256:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800125a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800125c:	4b08      	ldr	r3, [pc, #32]	; (8001280 <HAL_Init+0x40>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a07      	ldr	r2, [pc, #28]	; (8001280 <HAL_Init+0x40>)
 8001262:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001266:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001268:	2003      	movs	r0, #3
 800126a:	f001 fbff 	bl	8002a6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800126e:	200f      	movs	r0, #15
 8001270:	f000 f808 	bl	8001284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001274:	f7ff fd20 	bl	8000cb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40023c00 	.word	0x40023c00

08001284 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <HAL_InitTick+0x54>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <HAL_InitTick+0x58>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129a:	fbb3 f3f1 	udiv	r3, r3, r1
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f001 fc17 	bl	8002ad6 <HAL_SYSTICK_Config>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e00e      	b.n	80012d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b0f      	cmp	r3, #15
 80012b6:	d80a      	bhi.n	80012ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b8:	2200      	movs	r2, #0
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012c0:	f001 fbdf 	bl	8002a82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012c4:	4a06      	ldr	r2, [pc, #24]	; (80012e0 <HAL_InitTick+0x5c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e000      	b.n	80012d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000000 	.word	0x20000000
 80012dc:	20000008 	.word	0x20000008
 80012e0:	20000004 	.word	0x20000004

080012e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <HAL_IncTick+0x20>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b06      	ldr	r3, [pc, #24]	; (8001308 <HAL_IncTick+0x24>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a04      	ldr	r2, [pc, #16]	; (8001308 <HAL_IncTick+0x24>)
 80012f6:	6013      	str	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20000008 	.word	0x20000008
 8001308:	20000250 	.word	0x20000250

0800130c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return uwTick;
 8001310:	4b03      	ldr	r3, [pc, #12]	; (8001320 <HAL_GetTick+0x14>)
 8001312:	681b      	ldr	r3, [r3, #0]
}
 8001314:	4618      	mov	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	20000250 	.word	0x20000250

08001324 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800132c:	2300      	movs	r3, #0
 800132e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e033      	b.n	80013a2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	2b00      	cmp	r3, #0
 8001340:	d109      	bne.n	8001356 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff fce0 	bl	8000d08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2200      	movs	r2, #0
 800134c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135a:	f003 0310 	and.w	r3, r3, #16
 800135e:	2b00      	cmp	r3, #0
 8001360:	d118      	bne.n	8001394 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001366:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800136a:	f023 0302 	bic.w	r3, r3, #2
 800136e:	f043 0202 	orr.w	r2, r3, #2
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f000 fb4a 	bl	8001a10 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f023 0303 	bic.w	r3, r3, #3
 800138a:	f043 0201 	orr.w	r2, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	641a      	str	r2, [r3, #64]	; 0x40
 8001392:	e001      	b.n	8001398 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d101      	bne.n	80013c6 <HAL_ADC_Start_IT+0x1a>
 80013c2:	2302      	movs	r3, #2
 80013c4:	e0bd      	b.n	8001542 <HAL_ADC_Start_IT+0x196>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2201      	movs	r2, #1
 80013ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 0301 	and.w	r3, r3, #1
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d018      	beq.n	800140e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	689a      	ldr	r2, [r3, #8]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f042 0201 	orr.w	r2, r2, #1
 80013ea:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013ec:	4b58      	ldr	r3, [pc, #352]	; (8001550 <HAL_ADC_Start_IT+0x1a4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a58      	ldr	r2, [pc, #352]	; (8001554 <HAL_ADC_Start_IT+0x1a8>)
 80013f2:	fba2 2303 	umull	r2, r3, r2, r3
 80013f6:	0c9a      	lsrs	r2, r3, #18
 80013f8:	4613      	mov	r3, r2
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4413      	add	r3, r2
 80013fe:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001400:	e002      	b.n	8001408 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	3b01      	subs	r3, #1
 8001406:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f9      	bne.n	8001402 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	2b01      	cmp	r3, #1
 800141a:	f040 8085 	bne.w	8001528 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001426:	f023 0301 	bic.w	r3, r3, #1
 800142a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800143c:	2b00      	cmp	r3, #0
 800143e:	d007      	beq.n	8001450 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001444:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001448:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001454:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001458:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800145c:	d106      	bne.n	800146c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001462:	f023 0206 	bic.w	r2, r3, #6
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	645a      	str	r2, [r3, #68]	; 0x44
 800146a:	e002      	b.n	8001472 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800147a:	4b37      	ldr	r3, [pc, #220]	; (8001558 <HAL_ADC_Start_IT+0x1ac>)
 800147c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001486:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001496:	f043 0320 	orr.w	r3, r3, #32
 800149a:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 031f 	and.w	r3, r3, #31
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d12a      	bne.n	80014fe <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a2b      	ldr	r2, [pc, #172]	; (800155c <HAL_ADC_Start_IT+0x1b0>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d015      	beq.n	80014de <HAL_ADC_Start_IT+0x132>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a2a      	ldr	r2, [pc, #168]	; (8001560 <HAL_ADC_Start_IT+0x1b4>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d105      	bne.n	80014c8 <HAL_ADC_Start_IT+0x11c>
 80014bc:	4b26      	ldr	r3, [pc, #152]	; (8001558 <HAL_ADC_Start_IT+0x1ac>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f003 031f 	and.w	r3, r3, #31
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d00a      	beq.n	80014de <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a25      	ldr	r2, [pc, #148]	; (8001564 <HAL_ADC_Start_IT+0x1b8>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d136      	bne.n	8001540 <HAL_ADC_Start_IT+0x194>
 80014d2:	4b21      	ldr	r3, [pc, #132]	; (8001558 <HAL_ADC_Start_IT+0x1ac>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f003 0310 	and.w	r3, r3, #16
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d130      	bne.n	8001540 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d129      	bne.n	8001540 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	689a      	ldr	r2, [r3, #8]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	e020      	b.n	8001540 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a16      	ldr	r2, [pc, #88]	; (800155c <HAL_ADC_Start_IT+0x1b0>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d11b      	bne.n	8001540 <HAL_ADC_Start_IT+0x194>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d114      	bne.n	8001540 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	e00b      	b.n	8001540 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152c:	f043 0210 	orr.w	r2, r3, #16
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001538:	f043 0201 	orr.w	r2, r3, #1
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	20000000 	.word	0x20000000
 8001554:	431bde83 	.word	0x431bde83
 8001558:	40012300 	.word	0x40012300
 800155c:	40012000 	.word	0x40012000
 8001560:	40012100 	.word	0x40012100
 8001564:	40012200 	.word	0x40012200

08001568 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	f003 0320 	and.w	r3, r3, #32
 8001596:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d049      	beq.n	8001632 <HAL_ADC_IRQHandler+0xca>
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d046      	beq.n	8001632 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	f003 0310 	and.w	r3, r3, #16
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d105      	bne.n	80015bc <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d12b      	bne.n	8001622 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d127      	bne.n	8001622 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d006      	beq.n	80015ee <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d119      	bne.n	8001622 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	685a      	ldr	r2, [r3, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f022 0220 	bic.w	r2, r2, #32
 80015fc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d105      	bne.n	8001622 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161a:	f043 0201 	orr.w	r2, r3, #1
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff fb28 	bl	8000c78 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f06f 0212 	mvn.w	r2, #18
 8001630:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f003 0304 	and.w	r3, r3, #4
 8001638:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001640:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d057      	beq.n	80016f8 <HAL_ADC_IRQHandler+0x190>
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d054      	beq.n	80016f8 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001652:	f003 0310 	and.w	r3, r3, #16
 8001656:	2b00      	cmp	r3, #0
 8001658:	d105      	bne.n	8001666 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d139      	bne.n	80016e8 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800167a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800167e:	2b00      	cmp	r3, #0
 8001680:	d006      	beq.n	8001690 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800168c:	2b00      	cmp	r3, #0
 800168e:	d12b      	bne.n	80016e8 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800169a:	2b00      	cmp	r3, #0
 800169c:	d124      	bne.n	80016e8 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d11d      	bne.n	80016e8 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d119      	bne.n	80016e8 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016c2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d105      	bne.n	80016e8 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e0:	f043 0201 	orr.w	r2, r3, #1
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 fa8d 	bl	8001c08 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f06f 020c 	mvn.w	r2, #12
 80016f6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001706:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d017      	beq.n	800173e <HAL_ADC_IRQHandler+0x1d6>
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d014      	beq.n	800173e <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	2b01      	cmp	r3, #1
 8001720:	d10d      	bne.n	800173e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 f837 	bl	80017a2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f06f 0201 	mvn.w	r2, #1
 800173c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f003 0320 	and.w	r3, r3, #32
 8001744:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800174c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d015      	beq.n	8001780 <HAL_ADC_IRQHandler+0x218>
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d012      	beq.n	8001780 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175e:	f043 0202 	orr.w	r2, r3, #2
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f06f 0220 	mvn.w	r2, #32
 800176e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f000 f820 	bl	80017b6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f06f 0220 	mvn.w	r2, #32
 800177e:	601a      	str	r2, [r3, #0]
  }
}
 8001780:	bf00      	nop
 8001782:	3718      	adds	r7, #24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001796:	4618      	mov	r0, r3
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
	...

080017cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80017d6:	2300      	movs	r3, #0
 80017d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d101      	bne.n	80017e8 <HAL_ADC_ConfigChannel+0x1c>
 80017e4:	2302      	movs	r3, #2
 80017e6:	e105      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x228>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2201      	movs	r2, #1
 80017ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b09      	cmp	r3, #9
 80017f6:	d925      	bls.n	8001844 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	68d9      	ldr	r1, [r3, #12]
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	b29b      	uxth	r3, r3
 8001804:	461a      	mov	r2, r3
 8001806:	4613      	mov	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4413      	add	r3, r2
 800180c:	3b1e      	subs	r3, #30
 800180e:	2207      	movs	r2, #7
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	43da      	mvns	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	400a      	ands	r2, r1
 800181c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68d9      	ldr	r1, [r3, #12]
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	b29b      	uxth	r3, r3
 800182e:	4618      	mov	r0, r3
 8001830:	4603      	mov	r3, r0
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	4403      	add	r3, r0
 8001836:	3b1e      	subs	r3, #30
 8001838:	409a      	lsls	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	430a      	orrs	r2, r1
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	e022      	b.n	800188a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6919      	ldr	r1, [r3, #16]
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	b29b      	uxth	r3, r3
 8001850:	461a      	mov	r2, r3
 8001852:	4613      	mov	r3, r2
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	4413      	add	r3, r2
 8001858:	2207      	movs	r2, #7
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43da      	mvns	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	400a      	ands	r2, r1
 8001866:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6919      	ldr	r1, [r3, #16]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	689a      	ldr	r2, [r3, #8]
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	b29b      	uxth	r3, r3
 8001878:	4618      	mov	r0, r3
 800187a:	4603      	mov	r3, r0
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	4403      	add	r3, r0
 8001880:	409a      	lsls	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	430a      	orrs	r2, r1
 8001888:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b06      	cmp	r3, #6
 8001890:	d824      	bhi.n	80018dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	4613      	mov	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	3b05      	subs	r3, #5
 80018a4:	221f      	movs	r2, #31
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	43da      	mvns	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	400a      	ands	r2, r1
 80018b2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	b29b      	uxth	r3, r3
 80018c0:	4618      	mov	r0, r3
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685a      	ldr	r2, [r3, #4]
 80018c6:	4613      	mov	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4413      	add	r3, r2
 80018cc:	3b05      	subs	r3, #5
 80018ce:	fa00 f203 	lsl.w	r2, r0, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	430a      	orrs	r2, r1
 80018d8:	635a      	str	r2, [r3, #52]	; 0x34
 80018da:	e04c      	b.n	8001976 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	2b0c      	cmp	r3, #12
 80018e2:	d824      	bhi.n	800192e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685a      	ldr	r2, [r3, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	4413      	add	r3, r2
 80018f4:	3b23      	subs	r3, #35	; 0x23
 80018f6:	221f      	movs	r2, #31
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43da      	mvns	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	400a      	ands	r2, r1
 8001904:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	b29b      	uxth	r3, r3
 8001912:	4618      	mov	r0, r3
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685a      	ldr	r2, [r3, #4]
 8001918:	4613      	mov	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4413      	add	r3, r2
 800191e:	3b23      	subs	r3, #35	; 0x23
 8001920:	fa00 f203 	lsl.w	r2, r0, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	430a      	orrs	r2, r1
 800192a:	631a      	str	r2, [r3, #48]	; 0x30
 800192c:	e023      	b.n	8001976 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685a      	ldr	r2, [r3, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	3b41      	subs	r3, #65	; 0x41
 8001940:	221f      	movs	r2, #31
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	43da      	mvns	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	400a      	ands	r2, r1
 800194e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	b29b      	uxth	r3, r3
 800195c:	4618      	mov	r0, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	4613      	mov	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	3b41      	subs	r3, #65	; 0x41
 800196a:	fa00 f203 	lsl.w	r2, r0, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	430a      	orrs	r2, r1
 8001974:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001976:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <HAL_ADC_ConfigChannel+0x234>)
 8001978:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a21      	ldr	r2, [pc, #132]	; (8001a04 <HAL_ADC_ConfigChannel+0x238>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d109      	bne.n	8001998 <HAL_ADC_ConfigChannel+0x1cc>
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b12      	cmp	r3, #18
 800198a:	d105      	bne.n	8001998 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a19      	ldr	r2, [pc, #100]	; (8001a04 <HAL_ADC_ConfigChannel+0x238>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d123      	bne.n	80019ea <HAL_ADC_ConfigChannel+0x21e>
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2b10      	cmp	r3, #16
 80019a8:	d003      	beq.n	80019b2 <HAL_ADC_ConfigChannel+0x1e6>
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b11      	cmp	r3, #17
 80019b0:	d11b      	bne.n	80019ea <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2b10      	cmp	r3, #16
 80019c4:	d111      	bne.n	80019ea <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019c6:	4b10      	ldr	r3, [pc, #64]	; (8001a08 <HAL_ADC_ConfigChannel+0x23c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a10      	ldr	r2, [pc, #64]	; (8001a0c <HAL_ADC_ConfigChannel+0x240>)
 80019cc:	fba2 2303 	umull	r2, r3, r2, r3
 80019d0:	0c9a      	lsrs	r2, r3, #18
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80019dc:	e002      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1f9      	bne.n	80019de <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	40012300 	.word	0x40012300
 8001a04:	40012000 	.word	0x40012000
 8001a08:	20000000 	.word	0x20000000
 8001a0c:	431bde83 	.word	0x431bde83

08001a10 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a18:	4b79      	ldr	r3, [pc, #484]	; (8001c00 <ADC_Init+0x1f0>)
 8001a1a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	685a      	ldr	r2, [r3, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	431a      	orrs	r2, r3
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	6859      	ldr	r1, [r3, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	691b      	ldr	r3, [r3, #16]
 8001a50:	021a      	lsls	r2, r3, #8
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	430a      	orrs	r2, r1
 8001a58:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	6859      	ldr	r1, [r3, #4]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	6899      	ldr	r1, [r3, #8]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68da      	ldr	r2, [r3, #12]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa2:	4a58      	ldr	r2, [pc, #352]	; (8001c04 <ADC_Init+0x1f4>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d022      	beq.n	8001aee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ab6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	6899      	ldr	r1, [r3, #8]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ad8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	6899      	ldr	r1, [r3, #8]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	e00f      	b.n	8001b0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001afc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	689a      	ldr	r2, [r3, #8]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001b0c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f022 0202 	bic.w	r2, r2, #2
 8001b1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6899      	ldr	r1, [r3, #8]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	7e1b      	ldrb	r3, [r3, #24]
 8001b28:	005a      	lsls	r2, r3, #1
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d01b      	beq.n	8001b74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b4a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	685a      	ldr	r2, [r3, #4]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001b5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6859      	ldr	r1, [r3, #4]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	3b01      	subs	r3, #1
 8001b68:	035a      	lsls	r2, r3, #13
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	e007      	b.n	8001b84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b82:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001b92:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	051a      	lsls	r2, r3, #20
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001bb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	6899      	ldr	r1, [r3, #8]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001bc6:	025a      	lsls	r2, r3, #9
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	689a      	ldr	r2, [r3, #8]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bde:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	6899      	ldr	r1, [r3, #8]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	029a      	lsls	r2, r3, #10
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	609a      	str	r2, [r3, #8]
}
 8001bf4:	bf00      	nop
 8001bf6:	3714      	adds	r7, #20
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	40012300 	.word	0x40012300
 8001c04:	0f000001 	.word	0x0f000001

08001c08 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d101      	bne.n	8001c2e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e0ed      	b.n	8001e0a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d102      	bne.n	8001c40 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff f8b0 	bl	8000da0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 0201 	orr.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c50:	f7ff fb5c 	bl	800130c <HAL_GetTick>
 8001c54:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c56:	e012      	b.n	8001c7e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c58:	f7ff fb58 	bl	800130c <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b0a      	cmp	r3, #10
 8001c64:	d90b      	bls.n	8001c7e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2205      	movs	r2, #5
 8001c76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e0c5      	b.n	8001e0a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0e5      	beq.n	8001c58 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f022 0202 	bic.w	r2, r2, #2
 8001c9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c9c:	f7ff fb36 	bl	800130c <HAL_GetTick>
 8001ca0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ca2:	e012      	b.n	8001cca <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ca4:	f7ff fb32 	bl	800130c <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	2b0a      	cmp	r3, #10
 8001cb0:	d90b      	bls.n	8001cca <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2205      	movs	r2, #5
 8001cc2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e09f      	b.n	8001e0a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1e5      	bne.n	8001ca4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	7e1b      	ldrb	r3, [r3, #24]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d108      	bne.n	8001cf2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	e007      	b.n	8001d02 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	7e5b      	ldrb	r3, [r3, #25]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d108      	bne.n	8001d1c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	e007      	b.n	8001d2c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	7e9b      	ldrb	r3, [r3, #26]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d108      	bne.n	8001d46 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f042 0220 	orr.w	r2, r2, #32
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	e007      	b.n	8001d56 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f022 0220 	bic.w	r2, r2, #32
 8001d54:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7edb      	ldrb	r3, [r3, #27]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d108      	bne.n	8001d70 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f022 0210 	bic.w	r2, r2, #16
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	e007      	b.n	8001d80 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f042 0210 	orr.w	r2, r2, #16
 8001d7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	7f1b      	ldrb	r3, [r3, #28]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d108      	bne.n	8001d9a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f042 0208 	orr.w	r2, r2, #8
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	e007      	b.n	8001daa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f022 0208 	bic.w	r2, r2, #8
 8001da8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7f5b      	ldrb	r3, [r3, #29]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d108      	bne.n	8001dc4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f042 0204 	orr.w	r2, r2, #4
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	e007      	b.n	8001dd4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f022 0204 	bic.w	r2, r2, #4
 8001dd2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689a      	ldr	r2, [r3, #8]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	695b      	ldr	r3, [r3, #20]
 8001de8:	ea42 0103 	orr.w	r1, r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	1e5a      	subs	r2, r3, #1
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
	...

08001e14 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e2a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001e2c:	7cfb      	ldrb	r3, [r7, #19]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d003      	beq.n	8001e3a <HAL_CAN_ConfigFilter+0x26>
 8001e32:	7cfb      	ldrb	r3, [r7, #19]
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	f040 80be 	bne.w	8001fb6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001e3a:	4b65      	ldr	r3, [pc, #404]	; (8001fd0 <HAL_CAN_ConfigFilter+0x1bc>)
 8001e3c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e44:	f043 0201 	orr.w	r2, r3, #1
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e54:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	f003 031f 	and.w	r3, r3, #31
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	401a      	ands	r2, r3
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	69db      	ldr	r3, [r3, #28]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d123      	bne.n	8001ee4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	401a      	ands	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001ebe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	3248      	adds	r2, #72	; 0x48
 8001ec4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ed8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001eda:	6979      	ldr	r1, [r7, #20]
 8001edc:	3348      	adds	r3, #72	; 0x48
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	440b      	add	r3, r1
 8001ee2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d122      	bne.n	8001f32 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f0c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	3248      	adds	r2, #72	; 0x48
 8001f12:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f26:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f28:	6979      	ldr	r1, [r7, #20]
 8001f2a:	3348      	adds	r3, #72	; 0x48
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	440b      	add	r3, r1
 8001f30:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d109      	bne.n	8001f4e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	43db      	mvns	r3, r3
 8001f44:	401a      	ands	r2, r3
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001f4c:	e007      	b.n	8001f5e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	431a      	orrs	r2, r3
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d109      	bne.n	8001f7a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	401a      	ands	r2, r3
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001f78:	e007      	b.n	8001f8a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	431a      	orrs	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	6a1b      	ldr	r3, [r3, #32]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d107      	bne.n	8001fa2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001fa8:	f023 0201 	bic.w	r2, r3, #1
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e006      	b.n	8001fc4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
  }
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	371c      	adds	r7, #28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	40006400 	.word	0x40006400

08001fd4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d12e      	bne.n	8002046 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2202      	movs	r2, #2
 8001fec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 0201 	bic.w	r2, r2, #1
 8001ffe:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002000:	f7ff f984 	bl	800130c <HAL_GetTick>
 8002004:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002006:	e012      	b.n	800202e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002008:	f7ff f980 	bl	800130c <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b0a      	cmp	r3, #10
 8002014:	d90b      	bls.n	800202e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2205      	movs	r2, #5
 8002026:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e012      	b.n	8002054 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f003 0301 	and.w	r3, r3, #1
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1e5      	bne.n	8002008 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002042:	2300      	movs	r3, #0
 8002044:	e006      	b.n	8002054 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
  }
}
 8002054:	4618      	mov	r0, r3
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800205c:	b480      	push	{r7}
 800205e:	b089      	sub	sp, #36	; 0x24
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
 8002068:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002070:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800207a:	7ffb      	ldrb	r3, [r7, #31]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d003      	beq.n	8002088 <HAL_CAN_AddTxMessage+0x2c>
 8002080:	7ffb      	ldrb	r3, [r7, #31]
 8002082:	2b02      	cmp	r3, #2
 8002084:	f040 80b8 	bne.w	80021f8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10a      	bne.n	80020a8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002098:	2b00      	cmp	r3, #0
 800209a:	d105      	bne.n	80020a8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f000 80a0 	beq.w	80021e8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	0e1b      	lsrs	r3, r3, #24
 80020ac:	f003 0303 	and.w	r3, r3, #3
 80020b0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d907      	bls.n	80020c8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020bc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e09e      	b.n	8002206 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80020c8:	2201      	movs	r2, #1
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	409a      	lsls	r2, r3
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10d      	bne.n	80020f6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80020e4:	68f9      	ldr	r1, [r7, #12]
 80020e6:	6809      	ldr	r1, [r1, #0]
 80020e8:	431a      	orrs	r2, r3
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	3318      	adds	r3, #24
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	440b      	add	r3, r1
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	e00f      	b.n	8002116 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002100:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002106:	68f9      	ldr	r1, [r7, #12]
 8002108:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800210a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	3318      	adds	r3, #24
 8002110:	011b      	lsls	r3, r3, #4
 8002112:	440b      	add	r3, r1
 8002114:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6819      	ldr	r1, [r3, #0]
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	691a      	ldr	r2, [r3, #16]
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	3318      	adds	r3, #24
 8002122:	011b      	lsls	r3, r3, #4
 8002124:	440b      	add	r3, r1
 8002126:	3304      	adds	r3, #4
 8002128:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	7d1b      	ldrb	r3, [r3, #20]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d111      	bne.n	8002156 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	3318      	adds	r3, #24
 800213a:	011b      	lsls	r3, r3, #4
 800213c:	4413      	add	r3, r2
 800213e:	3304      	adds	r3, #4
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	6811      	ldr	r1, [r2, #0]
 8002146:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	3318      	adds	r3, #24
 800214e:	011b      	lsls	r3, r3, #4
 8002150:	440b      	add	r3, r1
 8002152:	3304      	adds	r3, #4
 8002154:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3307      	adds	r3, #7
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	061a      	lsls	r2, r3, #24
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3306      	adds	r3, #6
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	041b      	lsls	r3, r3, #16
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3305      	adds	r3, #5
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	021b      	lsls	r3, r3, #8
 8002170:	4313      	orrs	r3, r2
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	3204      	adds	r2, #4
 8002176:	7812      	ldrb	r2, [r2, #0]
 8002178:	4610      	mov	r0, r2
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	6811      	ldr	r1, [r2, #0]
 800217e:	ea43 0200 	orr.w	r2, r3, r0
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	011b      	lsls	r3, r3, #4
 8002186:	440b      	add	r3, r1
 8002188:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800218c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3303      	adds	r3, #3
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	061a      	lsls	r2, r3, #24
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3302      	adds	r3, #2
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	041b      	lsls	r3, r3, #16
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3301      	adds	r3, #1
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	021b      	lsls	r3, r3, #8
 80021a8:	4313      	orrs	r3, r2
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	7812      	ldrb	r2, [r2, #0]
 80021ae:	4610      	mov	r0, r2
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	6811      	ldr	r1, [r2, #0]
 80021b4:	ea43 0200 	orr.w	r2, r3, r0
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	011b      	lsls	r3, r3, #4
 80021bc:	440b      	add	r3, r1
 80021be:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80021c2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	3318      	adds	r3, #24
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	4413      	add	r3, r2
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	6811      	ldr	r1, [r2, #0]
 80021d6:	f043 0201 	orr.w	r2, r3, #1
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	3318      	adds	r3, #24
 80021de:	011b      	lsls	r3, r3, #4
 80021e0:	440b      	add	r3, r1
 80021e2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80021e4:	2300      	movs	r3, #0
 80021e6:	e00e      	b.n	8002206 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e006      	b.n	8002206 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
  }
}
 8002206:	4618      	mov	r0, r3
 8002208:	3724      	adds	r7, #36	; 0x24
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002212:	b480      	push	{r7}
 8002214:	b087      	sub	sp, #28
 8002216:	af00      	add	r7, sp, #0
 8002218:	60f8      	str	r0, [r7, #12]
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
 800221e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002226:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002228:	7dfb      	ldrb	r3, [r7, #23]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d003      	beq.n	8002236 <HAL_CAN_GetRxMessage+0x24>
 800222e:	7dfb      	ldrb	r3, [r7, #23]
 8002230:	2b02      	cmp	r3, #2
 8002232:	f040 80f3 	bne.w	800241c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d10e      	bne.n	800225a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d116      	bne.n	8002278 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e0e7      	b.n	800242a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	691b      	ldr	r3, [r3, #16]
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	2b00      	cmp	r3, #0
 8002266:	d107      	bne.n	8002278 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e0d8      	b.n	800242a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	331b      	adds	r3, #27
 8002280:	011b      	lsls	r3, r3, #4
 8002282:	4413      	add	r3, r2
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0204 	and.w	r2, r3, #4
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d10c      	bne.n	80022b0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	331b      	adds	r3, #27
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	4413      	add	r3, r2
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	0d5b      	lsrs	r3, r3, #21
 80022a6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	e00b      	b.n	80022c8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	331b      	adds	r3, #27
 80022b8:	011b      	lsls	r3, r3, #4
 80022ba:	4413      	add	r3, r2
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	08db      	lsrs	r3, r3, #3
 80022c0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	331b      	adds	r3, #27
 80022d0:	011b      	lsls	r3, r3, #4
 80022d2:	4413      	add	r3, r2
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0202 	and.w	r2, r3, #2
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	331b      	adds	r3, #27
 80022e6:	011b      	lsls	r3, r3, #4
 80022e8:	4413      	add	r3, r2
 80022ea:	3304      	adds	r3, #4
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 020f 	and.w	r2, r3, #15
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	331b      	adds	r3, #27
 80022fe:	011b      	lsls	r3, r3, #4
 8002300:	4413      	add	r3, r2
 8002302:	3304      	adds	r3, #4
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	0a1b      	lsrs	r3, r3, #8
 8002308:	b2da      	uxtb	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	331b      	adds	r3, #27
 8002316:	011b      	lsls	r3, r3, #4
 8002318:	4413      	add	r3, r2
 800231a:	3304      	adds	r3, #4
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	0c1b      	lsrs	r3, r3, #16
 8002320:	b29a      	uxth	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	4413      	add	r3, r2
 8002330:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	b2da      	uxtb	r2, r3
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	4413      	add	r3, r2
 8002346:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	0a1a      	lsrs	r2, r3, #8
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	3301      	adds	r3, #1
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	4413      	add	r3, r2
 8002360:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	0c1a      	lsrs	r2, r3, #16
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	3302      	adds	r3, #2
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	011b      	lsls	r3, r3, #4
 8002378:	4413      	add	r3, r2
 800237a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	0e1a      	lsrs	r2, r3, #24
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	3303      	adds	r3, #3
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	011b      	lsls	r3, r3, #4
 8002392:	4413      	add	r3, r2
 8002394:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	3304      	adds	r3, #4
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	4413      	add	r3, r2
 80023ac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	0a1a      	lsrs	r2, r3, #8
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	3305      	adds	r3, #5
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	4413      	add	r3, r2
 80023c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	0c1a      	lsrs	r2, r3, #16
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	3306      	adds	r3, #6
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	011b      	lsls	r3, r3, #4
 80023de:	4413      	add	r3, r2
 80023e0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	0e1a      	lsrs	r2, r3, #24
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	3307      	adds	r3, #7
 80023ec:	b2d2      	uxtb	r2, r2
 80023ee:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d108      	bne.n	8002408 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68da      	ldr	r2, [r3, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f042 0220 	orr.w	r2, r2, #32
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	e007      	b.n	8002418 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691a      	ldr	r2, [r3, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f042 0220 	orr.w	r2, r2, #32
 8002416:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	e006      	b.n	800242a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002420:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
  }
}
 800242a:	4618      	mov	r0, r3
 800242c:	371c      	adds	r7, #28
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr

08002436 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002436:	b480      	push	{r7}
 8002438:	b085      	sub	sp, #20
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002446:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002448:	7bfb      	ldrb	r3, [r7, #15]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d002      	beq.n	8002454 <HAL_CAN_ActivateNotification+0x1e>
 800244e:	7bfb      	ldrb	r3, [r7, #15]
 8002450:	2b02      	cmp	r3, #2
 8002452:	d109      	bne.n	8002468 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6959      	ldr	r1, [r3, #20]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	430a      	orrs	r2, r1
 8002462:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002464:	2300      	movs	r3, #0
 8002466:	e006      	b.n	8002476 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
  }
}
 8002476:	4618      	mov	r0, r3
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b08a      	sub	sp, #40	; 0x28
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800248a:	2300      	movs	r3, #0
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	695b      	ldr	r3, [r3, #20]
 8002494:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	691b      	ldr	r3, [r3, #16]
 80024b4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80024be:	6a3b      	ldr	r3, [r7, #32]
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d07c      	beq.n	80025c2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d023      	beq.n	800251a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2201      	movs	r2, #1
 80024d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f983 	bl	80027f0 <HAL_CAN_TxMailbox0CompleteCallback>
 80024ea:	e016      	b.n	800251a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d004      	beq.n	8002500 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024fc:	627b      	str	r3, [r7, #36]	; 0x24
 80024fe:	e00c      	b.n	800251a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	f003 0308 	and.w	r3, r3, #8
 8002506:	2b00      	cmp	r3, #0
 8002508:	d004      	beq.n	8002514 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800250a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002510:	627b      	str	r3, [r7, #36]	; 0x24
 8002512:	e002      	b.n	800251a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 f989 	bl	800282c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002520:	2b00      	cmp	r3, #0
 8002522:	d024      	beq.n	800256e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f44f 7280 	mov.w	r2, #256	; 0x100
 800252c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 f963 	bl	8002804 <HAL_CAN_TxMailbox1CompleteCallback>
 800253e:	e016      	b.n	800256e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002546:	2b00      	cmp	r3, #0
 8002548:	d004      	beq.n	8002554 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800254a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002550:	627b      	str	r3, [r7, #36]	; 0x24
 8002552:	e00c      	b.n	800256e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800255a:	2b00      	cmp	r3, #0
 800255c:	d004      	beq.n	8002568 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800255e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002564:	627b      	str	r3, [r7, #36]	; 0x24
 8002566:	e002      	b.n	800256e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f969 	bl	8002840 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d024      	beq.n	80025c2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002580:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f000 f943 	bl	8002818 <HAL_CAN_TxMailbox2CompleteCallback>
 8002592:	e016      	b.n	80025c2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d004      	beq.n	80025a8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800259e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
 80025a6:	e00c      	b.n	80025c2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d004      	beq.n	80025bc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80025b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b8:	627b      	str	r3, [r7, #36]	; 0x24
 80025ba:	e002      	b.n	80025c2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f000 f949 	bl	8002854 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80025c2:	6a3b      	ldr	r3, [r7, #32]
 80025c4:	f003 0308 	and.w	r3, r3, #8
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00c      	beq.n	80025e6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	f003 0310 	and.w	r3, r3, #16
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d007      	beq.n	80025e6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80025d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025dc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2210      	movs	r2, #16
 80025e4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80025e6:	6a3b      	ldr	r3, [r7, #32]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00b      	beq.n	8002608 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d006      	beq.n	8002608 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2208      	movs	r2, #8
 8002600:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f000 f930 	bl	8002868 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002608:	6a3b      	ldr	r3, [r7, #32]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d009      	beq.n	8002626 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	f003 0303 	and.w	r3, r3, #3
 800261c:	2b00      	cmp	r3, #0
 800261e:	d002      	beq.n	8002626 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7fd ffa7 	bl	8000574 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002626:	6a3b      	ldr	r3, [r7, #32]
 8002628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00c      	beq.n	800264a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	f003 0310 	and.w	r3, r3, #16
 8002636:	2b00      	cmp	r3, #0
 8002638:	d007      	beq.n	800264a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800263a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002640:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2210      	movs	r2, #16
 8002648:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800264a:	6a3b      	ldr	r3, [r7, #32]
 800264c:	f003 0320 	and.w	r3, r3, #32
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00b      	beq.n	800266c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d006      	beq.n	800266c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2208      	movs	r2, #8
 8002664:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f908 	bl	800287c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800266c:	6a3b      	ldr	r3, [r7, #32]
 800266e:	f003 0310 	and.w	r3, r3, #16
 8002672:	2b00      	cmp	r3, #0
 8002674:	d009      	beq.n	800268a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	2b00      	cmp	r3, #0
 8002682:	d002      	beq.n	800268a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7fd ffb9 	bl	80005fc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00b      	beq.n	80026ac <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	f003 0310 	and.w	r3, r3, #16
 800269a:	2b00      	cmp	r3, #0
 800269c:	d006      	beq.n	80026ac <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2210      	movs	r2, #16
 80026a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f8f2 	bl	8002890 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00b      	beq.n	80026ce <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	f003 0308 	and.w	r3, r3, #8
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d006      	beq.n	80026ce <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2208      	movs	r2, #8
 80026c6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f000 f8eb 	bl	80028a4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80026ce:	6a3b      	ldr	r3, [r7, #32]
 80026d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d07b      	beq.n	80027d0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f003 0304 	and.w	r3, r3, #4
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d072      	beq.n	80027c8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80026e2:	6a3b      	ldr	r3, [r7, #32]
 80026e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d008      	beq.n	80026fe <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80026f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80026fe:	6a3b      	ldr	r3, [r7, #32]
 8002700:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002704:	2b00      	cmp	r3, #0
 8002706:	d008      	beq.n	800271a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	f043 0302 	orr.w	r3, r3, #2
 8002718:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800271a:	6a3b      	ldr	r3, [r7, #32]
 800271c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002720:	2b00      	cmp	r3, #0
 8002722:	d008      	beq.n	8002736 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800272e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002730:	f043 0304 	orr.w	r3, r3, #4
 8002734:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800273c:	2b00      	cmp	r3, #0
 800273e:	d043      	beq.n	80027c8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002746:	2b00      	cmp	r3, #0
 8002748:	d03e      	beq.n	80027c8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002750:	2b60      	cmp	r3, #96	; 0x60
 8002752:	d02b      	beq.n	80027ac <HAL_CAN_IRQHandler+0x32a>
 8002754:	2b60      	cmp	r3, #96	; 0x60
 8002756:	d82e      	bhi.n	80027b6 <HAL_CAN_IRQHandler+0x334>
 8002758:	2b50      	cmp	r3, #80	; 0x50
 800275a:	d022      	beq.n	80027a2 <HAL_CAN_IRQHandler+0x320>
 800275c:	2b50      	cmp	r3, #80	; 0x50
 800275e:	d82a      	bhi.n	80027b6 <HAL_CAN_IRQHandler+0x334>
 8002760:	2b40      	cmp	r3, #64	; 0x40
 8002762:	d019      	beq.n	8002798 <HAL_CAN_IRQHandler+0x316>
 8002764:	2b40      	cmp	r3, #64	; 0x40
 8002766:	d826      	bhi.n	80027b6 <HAL_CAN_IRQHandler+0x334>
 8002768:	2b30      	cmp	r3, #48	; 0x30
 800276a:	d010      	beq.n	800278e <HAL_CAN_IRQHandler+0x30c>
 800276c:	2b30      	cmp	r3, #48	; 0x30
 800276e:	d822      	bhi.n	80027b6 <HAL_CAN_IRQHandler+0x334>
 8002770:	2b10      	cmp	r3, #16
 8002772:	d002      	beq.n	800277a <HAL_CAN_IRQHandler+0x2f8>
 8002774:	2b20      	cmp	r3, #32
 8002776:	d005      	beq.n	8002784 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002778:	e01d      	b.n	80027b6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	f043 0308 	orr.w	r3, r3, #8
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002782:	e019      	b.n	80027b8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002786:	f043 0310 	orr.w	r3, r3, #16
 800278a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800278c:	e014      	b.n	80027b8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002790:	f043 0320 	orr.w	r3, r3, #32
 8002794:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002796:	e00f      	b.n	80027b8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800279e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027a0:	e00a      	b.n	80027b8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80027a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027aa:	e005      	b.n	80027b8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027b4:	e000      	b.n	80027b8 <HAL_CAN_IRQHandler+0x336>
            break;
 80027b6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	699a      	ldr	r2, [r3, #24]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80027c6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2204      	movs	r2, #4
 80027ce:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80027d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d008      	beq.n	80027e8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	431a      	orrs	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f868 	bl	80028b8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80027e8:	bf00      	nop
 80027ea:	3728      	adds	r7, #40	; 0x28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028dc:	4b0c      	ldr	r3, [pc, #48]	; (8002910 <__NVIC_SetPriorityGrouping+0x44>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028e8:	4013      	ands	r3, r2
 80028ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028fe:	4a04      	ldr	r2, [pc, #16]	; (8002910 <__NVIC_SetPriorityGrouping+0x44>)
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	60d3      	str	r3, [r2, #12]
}
 8002904:	bf00      	nop
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002918:	4b04      	ldr	r3, [pc, #16]	; (800292c <__NVIC_GetPriorityGrouping+0x18>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	f003 0307 	and.w	r3, r3, #7
}
 8002922:	4618      	mov	r0, r3
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800293a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293e:	2b00      	cmp	r3, #0
 8002940:	db0b      	blt.n	800295a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002942:	79fb      	ldrb	r3, [r7, #7]
 8002944:	f003 021f 	and.w	r2, r3, #31
 8002948:	4907      	ldr	r1, [pc, #28]	; (8002968 <__NVIC_EnableIRQ+0x38>)
 800294a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	2001      	movs	r0, #1
 8002952:	fa00 f202 	lsl.w	r2, r0, r2
 8002956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800295a:	bf00      	nop
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	e000e100 	.word	0xe000e100

0800296c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	6039      	str	r1, [r7, #0]
 8002976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297c:	2b00      	cmp	r3, #0
 800297e:	db0a      	blt.n	8002996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	b2da      	uxtb	r2, r3
 8002984:	490c      	ldr	r1, [pc, #48]	; (80029b8 <__NVIC_SetPriority+0x4c>)
 8002986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298a:	0112      	lsls	r2, r2, #4
 800298c:	b2d2      	uxtb	r2, r2
 800298e:	440b      	add	r3, r1
 8002990:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002994:	e00a      	b.n	80029ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	b2da      	uxtb	r2, r3
 800299a:	4908      	ldr	r1, [pc, #32]	; (80029bc <__NVIC_SetPriority+0x50>)
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	f003 030f 	and.w	r3, r3, #15
 80029a2:	3b04      	subs	r3, #4
 80029a4:	0112      	lsls	r2, r2, #4
 80029a6:	b2d2      	uxtb	r2, r2
 80029a8:	440b      	add	r3, r1
 80029aa:	761a      	strb	r2, [r3, #24]
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	e000e100 	.word	0xe000e100
 80029bc:	e000ed00 	.word	0xe000ed00

080029c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b089      	sub	sp, #36	; 0x24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f1c3 0307 	rsb	r3, r3, #7
 80029da:	2b04      	cmp	r3, #4
 80029dc:	bf28      	it	cs
 80029de:	2304      	movcs	r3, #4
 80029e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	3304      	adds	r3, #4
 80029e6:	2b06      	cmp	r3, #6
 80029e8:	d902      	bls.n	80029f0 <NVIC_EncodePriority+0x30>
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3b03      	subs	r3, #3
 80029ee:	e000      	b.n	80029f2 <NVIC_EncodePriority+0x32>
 80029f0:	2300      	movs	r3, #0
 80029f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43da      	mvns	r2, r3
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	401a      	ands	r2, r3
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a08:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a12:	43d9      	mvns	r1, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a18:	4313      	orrs	r3, r2
         );
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3724      	adds	r7, #36	; 0x24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
	...

08002a28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	3b01      	subs	r3, #1
 8002a34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a38:	d301      	bcc.n	8002a3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e00f      	b.n	8002a5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a3e:	4a0a      	ldr	r2, [pc, #40]	; (8002a68 <SysTick_Config+0x40>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a46:	210f      	movs	r1, #15
 8002a48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a4c:	f7ff ff8e 	bl	800296c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a50:	4b05      	ldr	r3, [pc, #20]	; (8002a68 <SysTick_Config+0x40>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a56:	4b04      	ldr	r3, [pc, #16]	; (8002a68 <SysTick_Config+0x40>)
 8002a58:	2207      	movs	r2, #7
 8002a5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	e000e010 	.word	0xe000e010

08002a6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7ff ff29 	bl	80028cc <__NVIC_SetPriorityGrouping>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b086      	sub	sp, #24
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	4603      	mov	r3, r0
 8002a8a:	60b9      	str	r1, [r7, #8]
 8002a8c:	607a      	str	r2, [r7, #4]
 8002a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a94:	f7ff ff3e 	bl	8002914 <__NVIC_GetPriorityGrouping>
 8002a98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	68b9      	ldr	r1, [r7, #8]
 8002a9e:	6978      	ldr	r0, [r7, #20]
 8002aa0:	f7ff ff8e 	bl	80029c0 <NVIC_EncodePriority>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aaa:	4611      	mov	r1, r2
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff ff5d 	bl	800296c <__NVIC_SetPriority>
}
 8002ab2:	bf00      	nop
 8002ab4:	3718      	adds	r7, #24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff ff31 	bl	8002930 <__NVIC_EnableIRQ>
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b082      	sub	sp, #8
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f7ff ffa2 	bl	8002a28 <SysTick_Config>
 8002ae4:	4603      	mov	r3, r0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b089      	sub	sp, #36	; 0x24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002afe:	2300      	movs	r3, #0
 8002b00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b02:	2300      	movs	r3, #0
 8002b04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
 8002b0a:	e16b      	b.n	8002de4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	f040 815a 	bne.w	8002dde <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d005      	beq.n	8002b42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d130      	bne.n	8002ba4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	2203      	movs	r2, #3
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	43db      	mvns	r3, r3
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	4013      	ands	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b78:	2201      	movs	r2, #1
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	091b      	lsrs	r3, r3, #4
 8002b8e:	f003 0201 	and.w	r2, r3, #1
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 0303 	and.w	r3, r3, #3
 8002bac:	2b03      	cmp	r3, #3
 8002bae:	d017      	beq.n	8002be0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	2203      	movs	r2, #3
 8002bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0303 	and.w	r3, r3, #3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d123      	bne.n	8002c34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	08da      	lsrs	r2, r3, #3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3208      	adds	r2, #8
 8002bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	f003 0307 	and.w	r3, r3, #7
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	220f      	movs	r2, #15
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	691a      	ldr	r2, [r3, #16]
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	08da      	lsrs	r2, r3, #3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	3208      	adds	r2, #8
 8002c2e:	69b9      	ldr	r1, [r7, #24]
 8002c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	2203      	movs	r2, #3
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f003 0203 	and.w	r2, r3, #3
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 80b4 	beq.w	8002dde <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	60fb      	str	r3, [r7, #12]
 8002c7a:	4b60      	ldr	r3, [pc, #384]	; (8002dfc <HAL_GPIO_Init+0x30c>)
 8002c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7e:	4a5f      	ldr	r2, [pc, #380]	; (8002dfc <HAL_GPIO_Init+0x30c>)
 8002c80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c84:	6453      	str	r3, [r2, #68]	; 0x44
 8002c86:	4b5d      	ldr	r3, [pc, #372]	; (8002dfc <HAL_GPIO_Init+0x30c>)
 8002c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c92:	4a5b      	ldr	r2, [pc, #364]	; (8002e00 <HAL_GPIO_Init+0x310>)
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	089b      	lsrs	r3, r3, #2
 8002c98:	3302      	adds	r3, #2
 8002c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	220f      	movs	r2, #15
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a52      	ldr	r2, [pc, #328]	; (8002e04 <HAL_GPIO_Init+0x314>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d02b      	beq.n	8002d16 <HAL_GPIO_Init+0x226>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a51      	ldr	r2, [pc, #324]	; (8002e08 <HAL_GPIO_Init+0x318>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d025      	beq.n	8002d12 <HAL_GPIO_Init+0x222>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a50      	ldr	r2, [pc, #320]	; (8002e0c <HAL_GPIO_Init+0x31c>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d01f      	beq.n	8002d0e <HAL_GPIO_Init+0x21e>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a4f      	ldr	r2, [pc, #316]	; (8002e10 <HAL_GPIO_Init+0x320>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d019      	beq.n	8002d0a <HAL_GPIO_Init+0x21a>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a4e      	ldr	r2, [pc, #312]	; (8002e14 <HAL_GPIO_Init+0x324>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d013      	beq.n	8002d06 <HAL_GPIO_Init+0x216>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a4d      	ldr	r2, [pc, #308]	; (8002e18 <HAL_GPIO_Init+0x328>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d00d      	beq.n	8002d02 <HAL_GPIO_Init+0x212>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a4c      	ldr	r2, [pc, #304]	; (8002e1c <HAL_GPIO_Init+0x32c>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d007      	beq.n	8002cfe <HAL_GPIO_Init+0x20e>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a4b      	ldr	r2, [pc, #300]	; (8002e20 <HAL_GPIO_Init+0x330>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d101      	bne.n	8002cfa <HAL_GPIO_Init+0x20a>
 8002cf6:	2307      	movs	r3, #7
 8002cf8:	e00e      	b.n	8002d18 <HAL_GPIO_Init+0x228>
 8002cfa:	2308      	movs	r3, #8
 8002cfc:	e00c      	b.n	8002d18 <HAL_GPIO_Init+0x228>
 8002cfe:	2306      	movs	r3, #6
 8002d00:	e00a      	b.n	8002d18 <HAL_GPIO_Init+0x228>
 8002d02:	2305      	movs	r3, #5
 8002d04:	e008      	b.n	8002d18 <HAL_GPIO_Init+0x228>
 8002d06:	2304      	movs	r3, #4
 8002d08:	e006      	b.n	8002d18 <HAL_GPIO_Init+0x228>
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e004      	b.n	8002d18 <HAL_GPIO_Init+0x228>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e002      	b.n	8002d18 <HAL_GPIO_Init+0x228>
 8002d12:	2301      	movs	r3, #1
 8002d14:	e000      	b.n	8002d18 <HAL_GPIO_Init+0x228>
 8002d16:	2300      	movs	r3, #0
 8002d18:	69fa      	ldr	r2, [r7, #28]
 8002d1a:	f002 0203 	and.w	r2, r2, #3
 8002d1e:	0092      	lsls	r2, r2, #2
 8002d20:	4093      	lsls	r3, r2
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d28:	4935      	ldr	r1, [pc, #212]	; (8002e00 <HAL_GPIO_Init+0x310>)
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	089b      	lsrs	r3, r3, #2
 8002d2e:	3302      	adds	r3, #2
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d36:	4b3b      	ldr	r3, [pc, #236]	; (8002e24 <HAL_GPIO_Init+0x334>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	4013      	ands	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d5a:	4a32      	ldr	r2, [pc, #200]	; (8002e24 <HAL_GPIO_Init+0x334>)
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d60:	4b30      	ldr	r3, [pc, #192]	; (8002e24 <HAL_GPIO_Init+0x334>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	43db      	mvns	r3, r3
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d003      	beq.n	8002d84 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d84:	4a27      	ldr	r2, [pc, #156]	; (8002e24 <HAL_GPIO_Init+0x334>)
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d8a:	4b26      	ldr	r3, [pc, #152]	; (8002e24 <HAL_GPIO_Init+0x334>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	43db      	mvns	r3, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4013      	ands	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dae:	4a1d      	ldr	r2, [pc, #116]	; (8002e24 <HAL_GPIO_Init+0x334>)
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002db4:	4b1b      	ldr	r3, [pc, #108]	; (8002e24 <HAL_GPIO_Init+0x334>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d003      	beq.n	8002dd8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002dd8:	4a12      	ldr	r2, [pc, #72]	; (8002e24 <HAL_GPIO_Init+0x334>)
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	3301      	adds	r3, #1
 8002de2:	61fb      	str	r3, [r7, #28]
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	2b0f      	cmp	r3, #15
 8002de8:	f67f ae90 	bls.w	8002b0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dec:	bf00      	nop
 8002dee:	bf00      	nop
 8002df0:	3724      	adds	r7, #36	; 0x24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	40013800 	.word	0x40013800
 8002e04:	40020000 	.word	0x40020000
 8002e08:	40020400 	.word	0x40020400
 8002e0c:	40020800 	.word	0x40020800
 8002e10:	40020c00 	.word	0x40020c00
 8002e14:	40021000 	.word	0x40021000
 8002e18:	40021400 	.word	0x40021400
 8002e1c:	40021800 	.word	0x40021800
 8002e20:	40021c00 	.word	0x40021c00
 8002e24:	40013c00 	.word	0x40013c00

08002e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	460b      	mov	r3, r1
 8002e32:	807b      	strh	r3, [r7, #2]
 8002e34:	4613      	mov	r3, r2
 8002e36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e38:	787b      	ldrb	r3, [r7, #1]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d003      	beq.n	8002e46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e3e:	887a      	ldrh	r2, [r7, #2]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e44:	e003      	b.n	8002e4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e46:	887b      	ldrh	r3, [r7, #2]
 8002e48:	041a      	lsls	r2, r3, #16
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	619a      	str	r2, [r3, #24]
}
 8002e4e:	bf00      	nop
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b085      	sub	sp, #20
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
 8002e62:	460b      	mov	r3, r1
 8002e64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e6c:	887a      	ldrh	r2, [r7, #2]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	4013      	ands	r3, r2
 8002e72:	041a      	lsls	r2, r3, #16
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	43d9      	mvns	r1, r3
 8002e78:	887b      	ldrh	r3, [r7, #2]
 8002e7a:	400b      	ands	r3, r1
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	619a      	str	r2, [r3, #24]
}
 8002e82:	bf00      	nop
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
	...

08002e90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d101      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e267      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d075      	beq.n	8002f9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eae:	4b88      	ldr	r3, [pc, #544]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f003 030c 	and.w	r3, r3, #12
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	d00c      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eba:	4b85      	ldr	r3, [pc, #532]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ec2:	2b08      	cmp	r3, #8
 8002ec4:	d112      	bne.n	8002eec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ec6:	4b82      	ldr	r3, [pc, #520]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ece:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ed2:	d10b      	bne.n	8002eec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed4:	4b7e      	ldr	r3, [pc, #504]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d05b      	beq.n	8002f98 <HAL_RCC_OscConfig+0x108>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d157      	bne.n	8002f98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e242      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ef4:	d106      	bne.n	8002f04 <HAL_RCC_OscConfig+0x74>
 8002ef6:	4b76      	ldr	r3, [pc, #472]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a75      	ldr	r2, [pc, #468]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002efc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f00:	6013      	str	r3, [r2, #0]
 8002f02:	e01d      	b.n	8002f40 <HAL_RCC_OscConfig+0xb0>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f0c:	d10c      	bne.n	8002f28 <HAL_RCC_OscConfig+0x98>
 8002f0e:	4b70      	ldr	r3, [pc, #448]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a6f      	ldr	r2, [pc, #444]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f18:	6013      	str	r3, [r2, #0]
 8002f1a:	4b6d      	ldr	r3, [pc, #436]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a6c      	ldr	r2, [pc, #432]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f24:	6013      	str	r3, [r2, #0]
 8002f26:	e00b      	b.n	8002f40 <HAL_RCC_OscConfig+0xb0>
 8002f28:	4b69      	ldr	r3, [pc, #420]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a68      	ldr	r2, [pc, #416]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f32:	6013      	str	r3, [r2, #0]
 8002f34:	4b66      	ldr	r3, [pc, #408]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a65      	ldr	r2, [pc, #404]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d013      	beq.n	8002f70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f48:	f7fe f9e0 	bl	800130c <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f50:	f7fe f9dc 	bl	800130c <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b64      	cmp	r3, #100	; 0x64
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e207      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f62:	4b5b      	ldr	r3, [pc, #364]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f0      	beq.n	8002f50 <HAL_RCC_OscConfig+0xc0>
 8002f6e:	e014      	b.n	8002f9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f70:	f7fe f9cc 	bl	800130c <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f78:	f7fe f9c8 	bl	800130c <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b64      	cmp	r3, #100	; 0x64
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e1f3      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8a:	4b51      	ldr	r3, [pc, #324]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1f0      	bne.n	8002f78 <HAL_RCC_OscConfig+0xe8>
 8002f96:	e000      	b.n	8002f9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d063      	beq.n	800306e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fa6:	4b4a      	ldr	r3, [pc, #296]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00b      	beq.n	8002fca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fb2:	4b47      	ldr	r3, [pc, #284]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fba:	2b08      	cmp	r3, #8
 8002fbc:	d11c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fbe:	4b44      	ldr	r3, [pc, #272]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d116      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fca:	4b41      	ldr	r3, [pc, #260]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d005      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x152>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d001      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e1c7      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fe2:	4b3b      	ldr	r3, [pc, #236]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	4937      	ldr	r1, [pc, #220]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ff6:	e03a      	b.n	800306e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d020      	beq.n	8003042 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003000:	4b34      	ldr	r3, [pc, #208]	; (80030d4 <HAL_RCC_OscConfig+0x244>)
 8003002:	2201      	movs	r2, #1
 8003004:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003006:	f7fe f981 	bl	800130c <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800300c:	e008      	b.n	8003020 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800300e:	f7fe f97d 	bl	800130c <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d901      	bls.n	8003020 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e1a8      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003020:	4b2b      	ldr	r3, [pc, #172]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d0f0      	beq.n	800300e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800302c:	4b28      	ldr	r3, [pc, #160]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	4925      	ldr	r1, [pc, #148]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 800303c:	4313      	orrs	r3, r2
 800303e:	600b      	str	r3, [r1, #0]
 8003040:	e015      	b.n	800306e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003042:	4b24      	ldr	r3, [pc, #144]	; (80030d4 <HAL_RCC_OscConfig+0x244>)
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003048:	f7fe f960 	bl	800130c <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003050:	f7fe f95c 	bl	800130c <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e187      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003062:	4b1b      	ldr	r3, [pc, #108]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f0      	bne.n	8003050 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0308 	and.w	r3, r3, #8
 8003076:	2b00      	cmp	r3, #0
 8003078:	d036      	beq.n	80030e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d016      	beq.n	80030b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003082:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <HAL_RCC_OscConfig+0x248>)
 8003084:	2201      	movs	r2, #1
 8003086:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003088:	f7fe f940 	bl	800130c <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003090:	f7fe f93c 	bl	800130c <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e167      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030a2:	4b0b      	ldr	r3, [pc, #44]	; (80030d0 <HAL_RCC_OscConfig+0x240>)
 80030a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d0f0      	beq.n	8003090 <HAL_RCC_OscConfig+0x200>
 80030ae:	e01b      	b.n	80030e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030b0:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <HAL_RCC_OscConfig+0x248>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b6:	f7fe f929 	bl	800130c <HAL_GetTick>
 80030ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030bc:	e00e      	b.n	80030dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030be:	f7fe f925 	bl	800130c <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d907      	bls.n	80030dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e150      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
 80030d0:	40023800 	.word	0x40023800
 80030d4:	42470000 	.word	0x42470000
 80030d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030dc:	4b88      	ldr	r3, [pc, #544]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 80030de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1ea      	bne.n	80030be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 8097 	beq.w	8003224 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f6:	2300      	movs	r3, #0
 80030f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030fa:	4b81      	ldr	r3, [pc, #516]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10f      	bne.n	8003126 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	60bb      	str	r3, [r7, #8]
 800310a:	4b7d      	ldr	r3, [pc, #500]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 800310c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310e:	4a7c      	ldr	r2, [pc, #496]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003114:	6413      	str	r3, [r2, #64]	; 0x40
 8003116:	4b7a      	ldr	r3, [pc, #488]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800311e:	60bb      	str	r3, [r7, #8]
 8003120:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003122:	2301      	movs	r3, #1
 8003124:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003126:	4b77      	ldr	r3, [pc, #476]	; (8003304 <HAL_RCC_OscConfig+0x474>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312e:	2b00      	cmp	r3, #0
 8003130:	d118      	bne.n	8003164 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003132:	4b74      	ldr	r3, [pc, #464]	; (8003304 <HAL_RCC_OscConfig+0x474>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a73      	ldr	r2, [pc, #460]	; (8003304 <HAL_RCC_OscConfig+0x474>)
 8003138:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800313c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800313e:	f7fe f8e5 	bl	800130c <HAL_GetTick>
 8003142:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003144:	e008      	b.n	8003158 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003146:	f7fe f8e1 	bl	800130c <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e10c      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003158:	4b6a      	ldr	r3, [pc, #424]	; (8003304 <HAL_RCC_OscConfig+0x474>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003160:	2b00      	cmp	r3, #0
 8003162:	d0f0      	beq.n	8003146 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d106      	bne.n	800317a <HAL_RCC_OscConfig+0x2ea>
 800316c:	4b64      	ldr	r3, [pc, #400]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 800316e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003170:	4a63      	ldr	r2, [pc, #396]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	6713      	str	r3, [r2, #112]	; 0x70
 8003178:	e01c      	b.n	80031b4 <HAL_RCC_OscConfig+0x324>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	2b05      	cmp	r3, #5
 8003180:	d10c      	bne.n	800319c <HAL_RCC_OscConfig+0x30c>
 8003182:	4b5f      	ldr	r3, [pc, #380]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003184:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003186:	4a5e      	ldr	r2, [pc, #376]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003188:	f043 0304 	orr.w	r3, r3, #4
 800318c:	6713      	str	r3, [r2, #112]	; 0x70
 800318e:	4b5c      	ldr	r3, [pc, #368]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003192:	4a5b      	ldr	r2, [pc, #364]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	6713      	str	r3, [r2, #112]	; 0x70
 800319a:	e00b      	b.n	80031b4 <HAL_RCC_OscConfig+0x324>
 800319c:	4b58      	ldr	r3, [pc, #352]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 800319e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a0:	4a57      	ldr	r2, [pc, #348]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 80031a2:	f023 0301 	bic.w	r3, r3, #1
 80031a6:	6713      	str	r3, [r2, #112]	; 0x70
 80031a8:	4b55      	ldr	r3, [pc, #340]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 80031aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ac:	4a54      	ldr	r2, [pc, #336]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 80031ae:	f023 0304 	bic.w	r3, r3, #4
 80031b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d015      	beq.n	80031e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031bc:	f7fe f8a6 	bl	800130c <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c2:	e00a      	b.n	80031da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031c4:	f7fe f8a2 	bl	800130c <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e0cb      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031da:	4b49      	ldr	r3, [pc, #292]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 80031dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0ee      	beq.n	80031c4 <HAL_RCC_OscConfig+0x334>
 80031e6:	e014      	b.n	8003212 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e8:	f7fe f890 	bl	800130c <HAL_GetTick>
 80031ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ee:	e00a      	b.n	8003206 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031f0:	f7fe f88c 	bl	800130c <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80031fe:	4293      	cmp	r3, r2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e0b5      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003206:	4b3e      	ldr	r3, [pc, #248]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1ee      	bne.n	80031f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003212:	7dfb      	ldrb	r3, [r7, #23]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d105      	bne.n	8003224 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003218:	4b39      	ldr	r3, [pc, #228]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 800321a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321c:	4a38      	ldr	r2, [pc, #224]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 800321e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003222:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 80a1 	beq.w	8003370 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800322e:	4b34      	ldr	r3, [pc, #208]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 030c 	and.w	r3, r3, #12
 8003236:	2b08      	cmp	r3, #8
 8003238:	d05c      	beq.n	80032f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	2b02      	cmp	r3, #2
 8003240:	d141      	bne.n	80032c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003242:	4b31      	ldr	r3, [pc, #196]	; (8003308 <HAL_RCC_OscConfig+0x478>)
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003248:	f7fe f860 	bl	800130c <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003250:	f7fe f85c 	bl	800130c <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e087      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003262:	4b27      	ldr	r3, [pc, #156]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f0      	bne.n	8003250 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69da      	ldr	r2, [r3, #28]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327c:	019b      	lsls	r3, r3, #6
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003284:	085b      	lsrs	r3, r3, #1
 8003286:	3b01      	subs	r3, #1
 8003288:	041b      	lsls	r3, r3, #16
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003290:	061b      	lsls	r3, r3, #24
 8003292:	491b      	ldr	r1, [pc, #108]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 8003294:	4313      	orrs	r3, r2
 8003296:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003298:	4b1b      	ldr	r3, [pc, #108]	; (8003308 <HAL_RCC_OscConfig+0x478>)
 800329a:	2201      	movs	r2, #1
 800329c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329e:	f7fe f835 	bl	800130c <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a4:	e008      	b.n	80032b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032a6:	f7fe f831 	bl	800130c <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e05c      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b8:	4b11      	ldr	r3, [pc, #68]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d0f0      	beq.n	80032a6 <HAL_RCC_OscConfig+0x416>
 80032c4:	e054      	b.n	8003370 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c6:	4b10      	ldr	r3, [pc, #64]	; (8003308 <HAL_RCC_OscConfig+0x478>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032cc:	f7fe f81e 	bl	800130c <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d4:	f7fe f81a 	bl	800130c <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e045      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e6:	4b06      	ldr	r3, [pc, #24]	; (8003300 <HAL_RCC_OscConfig+0x470>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x444>
 80032f2:	e03d      	b.n	8003370 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d107      	bne.n	800330c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e038      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
 8003300:	40023800 	.word	0x40023800
 8003304:	40007000 	.word	0x40007000
 8003308:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800330c:	4b1b      	ldr	r3, [pc, #108]	; (800337c <HAL_RCC_OscConfig+0x4ec>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d028      	beq.n	800336c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003324:	429a      	cmp	r2, r3
 8003326:	d121      	bne.n	800336c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003332:	429a      	cmp	r2, r3
 8003334:	d11a      	bne.n	800336c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800333c:	4013      	ands	r3, r2
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003342:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003344:	4293      	cmp	r3, r2
 8003346:	d111      	bne.n	800336c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003352:	085b      	lsrs	r3, r3, #1
 8003354:	3b01      	subs	r3, #1
 8003356:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003358:	429a      	cmp	r2, r3
 800335a:	d107      	bne.n	800336c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003366:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003368:	429a      	cmp	r2, r3
 800336a:	d001      	beq.n	8003370 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e000      	b.n	8003372 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3718      	adds	r7, #24
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	40023800 	.word	0x40023800

08003380 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e0cc      	b.n	800352e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003394:	4b68      	ldr	r3, [pc, #416]	; (8003538 <HAL_RCC_ClockConfig+0x1b8>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d90c      	bls.n	80033bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033a2:	4b65      	ldr	r3, [pc, #404]	; (8003538 <HAL_RCC_ClockConfig+0x1b8>)
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	b2d2      	uxtb	r2, r2
 80033a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033aa:	4b63      	ldr	r3, [pc, #396]	; (8003538 <HAL_RCC_ClockConfig+0x1b8>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d001      	beq.n	80033bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e0b8      	b.n	800352e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d020      	beq.n	800340a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d005      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033d4:	4b59      	ldr	r3, [pc, #356]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	4a58      	ldr	r2, [pc, #352]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 80033da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0308 	and.w	r3, r3, #8
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033ec:	4b53      	ldr	r3, [pc, #332]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	4a52      	ldr	r2, [pc, #328]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f8:	4b50      	ldr	r3, [pc, #320]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	494d      	ldr	r1, [pc, #308]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	4313      	orrs	r3, r2
 8003408:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	d044      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d107      	bne.n	800342e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341e:	4b47      	ldr	r3, [pc, #284]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d119      	bne.n	800345e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e07f      	b.n	800352e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b02      	cmp	r3, #2
 8003434:	d003      	beq.n	800343e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800343a:	2b03      	cmp	r3, #3
 800343c:	d107      	bne.n	800344e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800343e:	4b3f      	ldr	r3, [pc, #252]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d109      	bne.n	800345e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e06f      	b.n	800352e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800344e:	4b3b      	ldr	r3, [pc, #236]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e067      	b.n	800352e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800345e:	4b37      	ldr	r3, [pc, #220]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f023 0203 	bic.w	r2, r3, #3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4934      	ldr	r1, [pc, #208]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 800346c:	4313      	orrs	r3, r2
 800346e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003470:	f7fd ff4c 	bl	800130c <HAL_GetTick>
 8003474:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003476:	e00a      	b.n	800348e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003478:	f7fd ff48 	bl	800130c <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	f241 3288 	movw	r2, #5000	; 0x1388
 8003486:	4293      	cmp	r3, r2
 8003488:	d901      	bls.n	800348e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e04f      	b.n	800352e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800348e:	4b2b      	ldr	r3, [pc, #172]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 020c 	and.w	r2, r3, #12
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	429a      	cmp	r2, r3
 800349e:	d1eb      	bne.n	8003478 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034a0:	4b25      	ldr	r3, [pc, #148]	; (8003538 <HAL_RCC_ClockConfig+0x1b8>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0307 	and.w	r3, r3, #7
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d20c      	bcs.n	80034c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ae:	4b22      	ldr	r3, [pc, #136]	; (8003538 <HAL_RCC_ClockConfig+0x1b8>)
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b6:	4b20      	ldr	r3, [pc, #128]	; (8003538 <HAL_RCC_ClockConfig+0x1b8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0307 	and.w	r3, r3, #7
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d001      	beq.n	80034c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e032      	b.n	800352e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d008      	beq.n	80034e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034d4:	4b19      	ldr	r3, [pc, #100]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	4916      	ldr	r1, [pc, #88]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0308 	and.w	r3, r3, #8
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d009      	beq.n	8003506 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034f2:	4b12      	ldr	r3, [pc, #72]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	490e      	ldr	r1, [pc, #56]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 8003502:	4313      	orrs	r3, r2
 8003504:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003506:	f000 f821 	bl	800354c <HAL_RCC_GetSysClockFreq>
 800350a:	4602      	mov	r2, r0
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	091b      	lsrs	r3, r3, #4
 8003512:	f003 030f 	and.w	r3, r3, #15
 8003516:	490a      	ldr	r1, [pc, #40]	; (8003540 <HAL_RCC_ClockConfig+0x1c0>)
 8003518:	5ccb      	ldrb	r3, [r1, r3]
 800351a:	fa22 f303 	lsr.w	r3, r2, r3
 800351e:	4a09      	ldr	r2, [pc, #36]	; (8003544 <HAL_RCC_ClockConfig+0x1c4>)
 8003520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003522:	4b09      	ldr	r3, [pc, #36]	; (8003548 <HAL_RCC_ClockConfig+0x1c8>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4618      	mov	r0, r3
 8003528:	f7fd feac 	bl	8001284 <HAL_InitTick>

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	40023c00 	.word	0x40023c00
 800353c:	40023800 	.word	0x40023800
 8003540:	08005938 	.word	0x08005938
 8003544:	20000000 	.word	0x20000000
 8003548:	20000004 	.word	0x20000004

0800354c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800354c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003550:	b094      	sub	sp, #80	; 0x50
 8003552:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003554:	2300      	movs	r3, #0
 8003556:	647b      	str	r3, [r7, #68]	; 0x44
 8003558:	2300      	movs	r3, #0
 800355a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800355c:	2300      	movs	r3, #0
 800355e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003564:	4b79      	ldr	r3, [pc, #484]	; (800374c <HAL_RCC_GetSysClockFreq+0x200>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 030c 	and.w	r3, r3, #12
 800356c:	2b08      	cmp	r3, #8
 800356e:	d00d      	beq.n	800358c <HAL_RCC_GetSysClockFreq+0x40>
 8003570:	2b08      	cmp	r3, #8
 8003572:	f200 80e1 	bhi.w	8003738 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003576:	2b00      	cmp	r3, #0
 8003578:	d002      	beq.n	8003580 <HAL_RCC_GetSysClockFreq+0x34>
 800357a:	2b04      	cmp	r3, #4
 800357c:	d003      	beq.n	8003586 <HAL_RCC_GetSysClockFreq+0x3a>
 800357e:	e0db      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003580:	4b73      	ldr	r3, [pc, #460]	; (8003750 <HAL_RCC_GetSysClockFreq+0x204>)
 8003582:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003584:	e0db      	b.n	800373e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003586:	4b73      	ldr	r3, [pc, #460]	; (8003754 <HAL_RCC_GetSysClockFreq+0x208>)
 8003588:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800358a:	e0d8      	b.n	800373e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800358c:	4b6f      	ldr	r3, [pc, #444]	; (800374c <HAL_RCC_GetSysClockFreq+0x200>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003594:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003596:	4b6d      	ldr	r3, [pc, #436]	; (800374c <HAL_RCC_GetSysClockFreq+0x200>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d063      	beq.n	800366a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035a2:	4b6a      	ldr	r3, [pc, #424]	; (800374c <HAL_RCC_GetSysClockFreq+0x200>)
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	099b      	lsrs	r3, r3, #6
 80035a8:	2200      	movs	r2, #0
 80035aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80035ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80035ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035b4:	633b      	str	r3, [r7, #48]	; 0x30
 80035b6:	2300      	movs	r3, #0
 80035b8:	637b      	str	r3, [r7, #52]	; 0x34
 80035ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80035be:	4622      	mov	r2, r4
 80035c0:	462b      	mov	r3, r5
 80035c2:	f04f 0000 	mov.w	r0, #0
 80035c6:	f04f 0100 	mov.w	r1, #0
 80035ca:	0159      	lsls	r1, r3, #5
 80035cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035d0:	0150      	lsls	r0, r2, #5
 80035d2:	4602      	mov	r2, r0
 80035d4:	460b      	mov	r3, r1
 80035d6:	4621      	mov	r1, r4
 80035d8:	1a51      	subs	r1, r2, r1
 80035da:	6139      	str	r1, [r7, #16]
 80035dc:	4629      	mov	r1, r5
 80035de:	eb63 0301 	sbc.w	r3, r3, r1
 80035e2:	617b      	str	r3, [r7, #20]
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035f0:	4659      	mov	r1, fp
 80035f2:	018b      	lsls	r3, r1, #6
 80035f4:	4651      	mov	r1, sl
 80035f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035fa:	4651      	mov	r1, sl
 80035fc:	018a      	lsls	r2, r1, #6
 80035fe:	4651      	mov	r1, sl
 8003600:	ebb2 0801 	subs.w	r8, r2, r1
 8003604:	4659      	mov	r1, fp
 8003606:	eb63 0901 	sbc.w	r9, r3, r1
 800360a:	f04f 0200 	mov.w	r2, #0
 800360e:	f04f 0300 	mov.w	r3, #0
 8003612:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003616:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800361a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800361e:	4690      	mov	r8, r2
 8003620:	4699      	mov	r9, r3
 8003622:	4623      	mov	r3, r4
 8003624:	eb18 0303 	adds.w	r3, r8, r3
 8003628:	60bb      	str	r3, [r7, #8]
 800362a:	462b      	mov	r3, r5
 800362c:	eb49 0303 	adc.w	r3, r9, r3
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	f04f 0200 	mov.w	r2, #0
 8003636:	f04f 0300 	mov.w	r3, #0
 800363a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800363e:	4629      	mov	r1, r5
 8003640:	024b      	lsls	r3, r1, #9
 8003642:	4621      	mov	r1, r4
 8003644:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003648:	4621      	mov	r1, r4
 800364a:	024a      	lsls	r2, r1, #9
 800364c:	4610      	mov	r0, r2
 800364e:	4619      	mov	r1, r3
 8003650:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003652:	2200      	movs	r2, #0
 8003654:	62bb      	str	r3, [r7, #40]	; 0x28
 8003656:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003658:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800365c:	f7fc fe08 	bl	8000270 <__aeabi_uldivmod>
 8003660:	4602      	mov	r2, r0
 8003662:	460b      	mov	r3, r1
 8003664:	4613      	mov	r3, r2
 8003666:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003668:	e058      	b.n	800371c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800366a:	4b38      	ldr	r3, [pc, #224]	; (800374c <HAL_RCC_GetSysClockFreq+0x200>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	099b      	lsrs	r3, r3, #6
 8003670:	2200      	movs	r2, #0
 8003672:	4618      	mov	r0, r3
 8003674:	4611      	mov	r1, r2
 8003676:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800367a:	623b      	str	r3, [r7, #32]
 800367c:	2300      	movs	r3, #0
 800367e:	627b      	str	r3, [r7, #36]	; 0x24
 8003680:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003684:	4642      	mov	r2, r8
 8003686:	464b      	mov	r3, r9
 8003688:	f04f 0000 	mov.w	r0, #0
 800368c:	f04f 0100 	mov.w	r1, #0
 8003690:	0159      	lsls	r1, r3, #5
 8003692:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003696:	0150      	lsls	r0, r2, #5
 8003698:	4602      	mov	r2, r0
 800369a:	460b      	mov	r3, r1
 800369c:	4641      	mov	r1, r8
 800369e:	ebb2 0a01 	subs.w	sl, r2, r1
 80036a2:	4649      	mov	r1, r9
 80036a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80036a8:	f04f 0200 	mov.w	r2, #0
 80036ac:	f04f 0300 	mov.w	r3, #0
 80036b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80036b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80036b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036bc:	ebb2 040a 	subs.w	r4, r2, sl
 80036c0:	eb63 050b 	sbc.w	r5, r3, fp
 80036c4:	f04f 0200 	mov.w	r2, #0
 80036c8:	f04f 0300 	mov.w	r3, #0
 80036cc:	00eb      	lsls	r3, r5, #3
 80036ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036d2:	00e2      	lsls	r2, r4, #3
 80036d4:	4614      	mov	r4, r2
 80036d6:	461d      	mov	r5, r3
 80036d8:	4643      	mov	r3, r8
 80036da:	18e3      	adds	r3, r4, r3
 80036dc:	603b      	str	r3, [r7, #0]
 80036de:	464b      	mov	r3, r9
 80036e0:	eb45 0303 	adc.w	r3, r5, r3
 80036e4:	607b      	str	r3, [r7, #4]
 80036e6:	f04f 0200 	mov.w	r2, #0
 80036ea:	f04f 0300 	mov.w	r3, #0
 80036ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036f2:	4629      	mov	r1, r5
 80036f4:	028b      	lsls	r3, r1, #10
 80036f6:	4621      	mov	r1, r4
 80036f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036fc:	4621      	mov	r1, r4
 80036fe:	028a      	lsls	r2, r1, #10
 8003700:	4610      	mov	r0, r2
 8003702:	4619      	mov	r1, r3
 8003704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003706:	2200      	movs	r2, #0
 8003708:	61bb      	str	r3, [r7, #24]
 800370a:	61fa      	str	r2, [r7, #28]
 800370c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003710:	f7fc fdae 	bl	8000270 <__aeabi_uldivmod>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	4613      	mov	r3, r2
 800371a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800371c:	4b0b      	ldr	r3, [pc, #44]	; (800374c <HAL_RCC_GetSysClockFreq+0x200>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	0c1b      	lsrs	r3, r3, #16
 8003722:	f003 0303 	and.w	r3, r3, #3
 8003726:	3301      	adds	r3, #1
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800372c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800372e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003730:	fbb2 f3f3 	udiv	r3, r2, r3
 8003734:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003736:	e002      	b.n	800373e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003738:	4b05      	ldr	r3, [pc, #20]	; (8003750 <HAL_RCC_GetSysClockFreq+0x204>)
 800373a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800373c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800373e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003740:	4618      	mov	r0, r3
 8003742:	3750      	adds	r7, #80	; 0x50
 8003744:	46bd      	mov	sp, r7
 8003746:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800374a:	bf00      	nop
 800374c:	40023800 	.word	0x40023800
 8003750:	00f42400 	.word	0x00f42400
 8003754:	007a1200 	.word	0x007a1200

08003758 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800375c:	4b03      	ldr	r3, [pc, #12]	; (800376c <HAL_RCC_GetHCLKFreq+0x14>)
 800375e:	681b      	ldr	r3, [r3, #0]
}
 8003760:	4618      	mov	r0, r3
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	20000000 	.word	0x20000000

08003770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003774:	f7ff fff0 	bl	8003758 <HAL_RCC_GetHCLKFreq>
 8003778:	4602      	mov	r2, r0
 800377a:	4b05      	ldr	r3, [pc, #20]	; (8003790 <HAL_RCC_GetPCLK1Freq+0x20>)
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	0a9b      	lsrs	r3, r3, #10
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	4903      	ldr	r1, [pc, #12]	; (8003794 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003786:	5ccb      	ldrb	r3, [r1, r3]
 8003788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800378c:	4618      	mov	r0, r3
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40023800 	.word	0x40023800
 8003794:	08005948 	.word	0x08005948

08003798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800379c:	f7ff ffdc 	bl	8003758 <HAL_RCC_GetHCLKFreq>
 80037a0:	4602      	mov	r2, r0
 80037a2:	4b05      	ldr	r3, [pc, #20]	; (80037b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	0b5b      	lsrs	r3, r3, #13
 80037a8:	f003 0307 	and.w	r3, r3, #7
 80037ac:	4903      	ldr	r1, [pc, #12]	; (80037bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80037ae:	5ccb      	ldrb	r3, [r1, r3]
 80037b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40023800 	.word	0x40023800
 80037bc:	08005948 	.word	0x08005948

080037c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e041      	b.n	8003856 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d106      	bne.n	80037ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7fd fb8a 	bl	8000f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2202      	movs	r2, #2
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3304      	adds	r3, #4
 80037fc:	4619      	mov	r1, r3
 80037fe:	4610      	mov	r0, r2
 8003800:	f000 fa96 	bl	8003d30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
	...

08003860 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b01      	cmp	r3, #1
 8003872:	d001      	beq.n	8003878 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e04e      	b.n	8003916 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68da      	ldr	r2, [r3, #12]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f042 0201 	orr.w	r2, r2, #1
 800388e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a23      	ldr	r2, [pc, #140]	; (8003924 <HAL_TIM_Base_Start_IT+0xc4>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d022      	beq.n	80038e0 <HAL_TIM_Base_Start_IT+0x80>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a2:	d01d      	beq.n	80038e0 <HAL_TIM_Base_Start_IT+0x80>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a1f      	ldr	r2, [pc, #124]	; (8003928 <HAL_TIM_Base_Start_IT+0xc8>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d018      	beq.n	80038e0 <HAL_TIM_Base_Start_IT+0x80>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a1e      	ldr	r2, [pc, #120]	; (800392c <HAL_TIM_Base_Start_IT+0xcc>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d013      	beq.n	80038e0 <HAL_TIM_Base_Start_IT+0x80>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a1c      	ldr	r2, [pc, #112]	; (8003930 <HAL_TIM_Base_Start_IT+0xd0>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d00e      	beq.n	80038e0 <HAL_TIM_Base_Start_IT+0x80>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a1b      	ldr	r2, [pc, #108]	; (8003934 <HAL_TIM_Base_Start_IT+0xd4>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d009      	beq.n	80038e0 <HAL_TIM_Base_Start_IT+0x80>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a19      	ldr	r2, [pc, #100]	; (8003938 <HAL_TIM_Base_Start_IT+0xd8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d004      	beq.n	80038e0 <HAL_TIM_Base_Start_IT+0x80>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a18      	ldr	r2, [pc, #96]	; (800393c <HAL_TIM_Base_Start_IT+0xdc>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d111      	bne.n	8003904 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2b06      	cmp	r3, #6
 80038f0:	d010      	beq.n	8003914 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 0201 	orr.w	r2, r2, #1
 8003900:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003902:	e007      	b.n	8003914 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 0201 	orr.w	r2, r2, #1
 8003912:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40010000 	.word	0x40010000
 8003928:	40000400 	.word	0x40000400
 800392c:	40000800 	.word	0x40000800
 8003930:	40000c00 	.word	0x40000c00
 8003934:	40010400 	.word	0x40010400
 8003938:	40014000 	.word	0x40014000
 800393c:	40001800 	.word	0x40001800

08003940 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b02      	cmp	r3, #2
 8003954:	d122      	bne.n	800399c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b02      	cmp	r3, #2
 8003962:	d11b      	bne.n	800399c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0202 	mvn.w	r2, #2
 800396c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f9b5 	bl	8003cf2 <HAL_TIM_IC_CaptureCallback>
 8003988:	e005      	b.n	8003996 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 f9a7 	bl	8003cde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f9b8 	bl	8003d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	f003 0304 	and.w	r3, r3, #4
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d122      	bne.n	80039f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	f003 0304 	and.w	r3, r3, #4
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d11b      	bne.n	80039f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f06f 0204 	mvn.w	r2, #4
 80039c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2202      	movs	r2, #2
 80039c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f98b 	bl	8003cf2 <HAL_TIM_IC_CaptureCallback>
 80039dc:	e005      	b.n	80039ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f97d 	bl	8003cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 f98e 	bl	8003d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	f003 0308 	and.w	r3, r3, #8
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d122      	bne.n	8003a44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d11b      	bne.n	8003a44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f06f 0208 	mvn.w	r2, #8
 8003a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2204      	movs	r2, #4
 8003a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f961 	bl	8003cf2 <HAL_TIM_IC_CaptureCallback>
 8003a30:	e005      	b.n	8003a3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f953 	bl	8003cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f964 	bl	8003d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	f003 0310 	and.w	r3, r3, #16
 8003a4e:	2b10      	cmp	r3, #16
 8003a50:	d122      	bne.n	8003a98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f003 0310 	and.w	r3, r3, #16
 8003a5c:	2b10      	cmp	r3, #16
 8003a5e:	d11b      	bne.n	8003a98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f06f 0210 	mvn.w	r2, #16
 8003a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2208      	movs	r2, #8
 8003a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d003      	beq.n	8003a86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f937 	bl	8003cf2 <HAL_TIM_IC_CaptureCallback>
 8003a84:	e005      	b.n	8003a92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 f929 	bl	8003cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 f93a 	bl	8003d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d10e      	bne.n	8003ac4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d107      	bne.n	8003ac4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0201 	mvn.w	r2, #1
 8003abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7fc fde4 	bl	800068c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ace:	2b80      	cmp	r3, #128	; 0x80
 8003ad0:	d10e      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003adc:	2b80      	cmp	r3, #128	; 0x80
 8003ade:	d107      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 fae0 	bl	80040b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003afa:	2b40      	cmp	r3, #64	; 0x40
 8003afc:	d10e      	bne.n	8003b1c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b08:	2b40      	cmp	r3, #64	; 0x40
 8003b0a:	d107      	bne.n	8003b1c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 f8ff 	bl	8003d1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f003 0320 	and.w	r3, r3, #32
 8003b26:	2b20      	cmp	r3, #32
 8003b28:	d10e      	bne.n	8003b48 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b20      	cmp	r3, #32
 8003b36:	d107      	bne.n	8003b48 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f06f 0220 	mvn.w	r2, #32
 8003b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 faaa 	bl	800409c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b48:	bf00      	nop
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_TIM_ConfigClockSource+0x1c>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e0b4      	b.n	8003cd6 <HAL_TIM_ConfigClockSource+0x186>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2202      	movs	r2, #2
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ba4:	d03e      	beq.n	8003c24 <HAL_TIM_ConfigClockSource+0xd4>
 8003ba6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003baa:	f200 8087 	bhi.w	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bb2:	f000 8086 	beq.w	8003cc2 <HAL_TIM_ConfigClockSource+0x172>
 8003bb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bba:	d87f      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bbc:	2b70      	cmp	r3, #112	; 0x70
 8003bbe:	d01a      	beq.n	8003bf6 <HAL_TIM_ConfigClockSource+0xa6>
 8003bc0:	2b70      	cmp	r3, #112	; 0x70
 8003bc2:	d87b      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bc4:	2b60      	cmp	r3, #96	; 0x60
 8003bc6:	d050      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x11a>
 8003bc8:	2b60      	cmp	r3, #96	; 0x60
 8003bca:	d877      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bcc:	2b50      	cmp	r3, #80	; 0x50
 8003bce:	d03c      	beq.n	8003c4a <HAL_TIM_ConfigClockSource+0xfa>
 8003bd0:	2b50      	cmp	r3, #80	; 0x50
 8003bd2:	d873      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bd4:	2b40      	cmp	r3, #64	; 0x40
 8003bd6:	d058      	beq.n	8003c8a <HAL_TIM_ConfigClockSource+0x13a>
 8003bd8:	2b40      	cmp	r3, #64	; 0x40
 8003bda:	d86f      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bdc:	2b30      	cmp	r3, #48	; 0x30
 8003bde:	d064      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x15a>
 8003be0:	2b30      	cmp	r3, #48	; 0x30
 8003be2:	d86b      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003be4:	2b20      	cmp	r3, #32
 8003be6:	d060      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x15a>
 8003be8:	2b20      	cmp	r3, #32
 8003bea:	d867      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d05c      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x15a>
 8003bf0:	2b10      	cmp	r3, #16
 8003bf2:	d05a      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x15a>
 8003bf4:	e062      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6818      	ldr	r0, [r3, #0]
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	6899      	ldr	r1, [r3, #8]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f000 f9ad 	bl	8003f64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003c18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	609a      	str	r2, [r3, #8]
      break;
 8003c22:	e04f      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	6899      	ldr	r1, [r3, #8]
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	f000 f996 	bl	8003f64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c46:	609a      	str	r2, [r3, #8]
      break;
 8003c48:	e03c      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6859      	ldr	r1, [r3, #4]
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	461a      	mov	r2, r3
 8003c58:	f000 f90a 	bl	8003e70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2150      	movs	r1, #80	; 0x50
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 f963 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003c68:	e02c      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6818      	ldr	r0, [r3, #0]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	6859      	ldr	r1, [r3, #4]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	461a      	mov	r2, r3
 8003c78:	f000 f929 	bl	8003ece <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2160      	movs	r1, #96	; 0x60
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 f953 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003c88:	e01c      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6818      	ldr	r0, [r3, #0]
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	6859      	ldr	r1, [r3, #4]
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	461a      	mov	r2, r3
 8003c98:	f000 f8ea 	bl	8003e70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2140      	movs	r1, #64	; 0x40
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 f943 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003ca8:	e00c      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4610      	mov	r0, r2
 8003cb6:	f000 f93a 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003cba:	e003      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003cc0:	e000      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003cc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b083      	sub	sp, #12
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cfa:	bf00      	nop
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr

08003d06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
	...

08003d30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a40      	ldr	r2, [pc, #256]	; (8003e44 <TIM_Base_SetConfig+0x114>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d013      	beq.n	8003d70 <TIM_Base_SetConfig+0x40>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d4e:	d00f      	beq.n	8003d70 <TIM_Base_SetConfig+0x40>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a3d      	ldr	r2, [pc, #244]	; (8003e48 <TIM_Base_SetConfig+0x118>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d00b      	beq.n	8003d70 <TIM_Base_SetConfig+0x40>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a3c      	ldr	r2, [pc, #240]	; (8003e4c <TIM_Base_SetConfig+0x11c>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d007      	beq.n	8003d70 <TIM_Base_SetConfig+0x40>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a3b      	ldr	r2, [pc, #236]	; (8003e50 <TIM_Base_SetConfig+0x120>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d003      	beq.n	8003d70 <TIM_Base_SetConfig+0x40>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a3a      	ldr	r2, [pc, #232]	; (8003e54 <TIM_Base_SetConfig+0x124>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d108      	bne.n	8003d82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a2f      	ldr	r2, [pc, #188]	; (8003e44 <TIM_Base_SetConfig+0x114>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d02b      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d90:	d027      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a2c      	ldr	r2, [pc, #176]	; (8003e48 <TIM_Base_SetConfig+0x118>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d023      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a2b      	ldr	r2, [pc, #172]	; (8003e4c <TIM_Base_SetConfig+0x11c>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d01f      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a2a      	ldr	r2, [pc, #168]	; (8003e50 <TIM_Base_SetConfig+0x120>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d01b      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a29      	ldr	r2, [pc, #164]	; (8003e54 <TIM_Base_SetConfig+0x124>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d017      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a28      	ldr	r2, [pc, #160]	; (8003e58 <TIM_Base_SetConfig+0x128>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d013      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a27      	ldr	r2, [pc, #156]	; (8003e5c <TIM_Base_SetConfig+0x12c>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d00f      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a26      	ldr	r2, [pc, #152]	; (8003e60 <TIM_Base_SetConfig+0x130>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00b      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a25      	ldr	r2, [pc, #148]	; (8003e64 <TIM_Base_SetConfig+0x134>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d007      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a24      	ldr	r2, [pc, #144]	; (8003e68 <TIM_Base_SetConfig+0x138>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d003      	beq.n	8003de2 <TIM_Base_SetConfig+0xb2>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a23      	ldr	r2, [pc, #140]	; (8003e6c <TIM_Base_SetConfig+0x13c>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d108      	bne.n	8003df4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003de8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a0a      	ldr	r2, [pc, #40]	; (8003e44 <TIM_Base_SetConfig+0x114>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d003      	beq.n	8003e28 <TIM_Base_SetConfig+0xf8>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a0c      	ldr	r2, [pc, #48]	; (8003e54 <TIM_Base_SetConfig+0x124>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d103      	bne.n	8003e30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	691a      	ldr	r2, [r3, #16]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	615a      	str	r2, [r3, #20]
}
 8003e36:	bf00      	nop
 8003e38:	3714      	adds	r7, #20
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40010000 	.word	0x40010000
 8003e48:	40000400 	.word	0x40000400
 8003e4c:	40000800 	.word	0x40000800
 8003e50:	40000c00 	.word	0x40000c00
 8003e54:	40010400 	.word	0x40010400
 8003e58:	40014000 	.word	0x40014000
 8003e5c:	40014400 	.word	0x40014400
 8003e60:	40014800 	.word	0x40014800
 8003e64:	40001800 	.word	0x40001800
 8003e68:	40001c00 	.word	0x40001c00
 8003e6c:	40002000 	.word	0x40002000

08003e70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	f023 0201 	bic.w	r2, r3, #1
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f023 030a 	bic.w	r3, r3, #10
 8003eac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	621a      	str	r2, [r3, #32]
}
 8003ec2:	bf00      	nop
 8003ec4:	371c      	adds	r7, #28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b087      	sub	sp, #28
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	f023 0210 	bic.w	r2, r3, #16
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ef8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	031b      	lsls	r3, r3, #12
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	621a      	str	r2, [r3, #32]
}
 8003f22:	bf00      	nop
 8003f24:	371c      	adds	r7, #28
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b085      	sub	sp, #20
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	f043 0307 	orr.w	r3, r3, #7
 8003f50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68fa      	ldr	r2, [r7, #12]
 8003f56:	609a      	str	r2, [r3, #8]
}
 8003f58:	bf00      	nop
 8003f5a:	3714      	adds	r7, #20
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b087      	sub	sp, #28
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	021a      	lsls	r2, r3, #8
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	431a      	orrs	r2, r3
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	609a      	str	r2, [r3, #8]
}
 8003f98:	bf00      	nop
 8003f9a:	371c      	adds	r7, #28
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d101      	bne.n	8003fbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fb8:	2302      	movs	r3, #2
 8003fba:	e05a      	b.n	8004072 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a21      	ldr	r2, [pc, #132]	; (8004080 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d022      	beq.n	8004046 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004008:	d01d      	beq.n	8004046 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a1d      	ldr	r2, [pc, #116]	; (8004084 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d018      	beq.n	8004046 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a1b      	ldr	r2, [pc, #108]	; (8004088 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d013      	beq.n	8004046 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a1a      	ldr	r2, [pc, #104]	; (800408c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d00e      	beq.n	8004046 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a18      	ldr	r2, [pc, #96]	; (8004090 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d009      	beq.n	8004046 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a17      	ldr	r2, [pc, #92]	; (8004094 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d004      	beq.n	8004046 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a15      	ldr	r2, [pc, #84]	; (8004098 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d10c      	bne.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800404c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	68ba      	ldr	r2, [r7, #8]
 8004054:	4313      	orrs	r3, r2
 8004056:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3714      	adds	r7, #20
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	40010000 	.word	0x40010000
 8004084:	40000400 	.word	0x40000400
 8004088:	40000800 	.word	0x40000800
 800408c:	40000c00 	.word	0x40000c00
 8004090:	40010400 	.word	0x40010400
 8004094:	40014000 	.word	0x40014000
 8004098:	40001800 	.word	0x40001800

0800409c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e03f      	b.n	8004156 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d106      	bne.n	80040f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7fc ff2e 	bl	8000f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2224      	movs	r2, #36	; 0x24
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68da      	ldr	r2, [r3, #12]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004106:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 f929 	bl	8004360 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	691a      	ldr	r2, [r3, #16]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800411c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	695a      	ldr	r2, [r3, #20]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800412c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68da      	ldr	r2, [r3, #12]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800413c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2220      	movs	r2, #32
 8004150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b08a      	sub	sp, #40	; 0x28
 8004162:	af02      	add	r7, sp, #8
 8004164:	60f8      	str	r0, [r7, #12]
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	603b      	str	r3, [r7, #0]
 800416a:	4613      	mov	r3, r2
 800416c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b20      	cmp	r3, #32
 800417c:	d17c      	bne.n	8004278 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d002      	beq.n	800418a <HAL_UART_Transmit+0x2c>
 8004184:	88fb      	ldrh	r3, [r7, #6]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e075      	b.n	800427a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004194:	2b01      	cmp	r3, #1
 8004196:	d101      	bne.n	800419c <HAL_UART_Transmit+0x3e>
 8004198:	2302      	movs	r3, #2
 800419a:	e06e      	b.n	800427a <HAL_UART_Transmit+0x11c>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2221      	movs	r2, #33	; 0x21
 80041ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041b2:	f7fd f8ab 	bl	800130c <HAL_GetTick>
 80041b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	88fa      	ldrh	r2, [r7, #6]
 80041bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	88fa      	ldrh	r2, [r7, #6]
 80041c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041cc:	d108      	bne.n	80041e0 <HAL_UART_Transmit+0x82>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d104      	bne.n	80041e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80041d6:	2300      	movs	r3, #0
 80041d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	61bb      	str	r3, [r7, #24]
 80041de:	e003      	b.n	80041e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041e4:	2300      	movs	r3, #0
 80041e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80041f0:	e02a      	b.n	8004248 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	9300      	str	r3, [sp, #0]
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	2200      	movs	r2, #0
 80041fa:	2180      	movs	r1, #128	; 0x80
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f000 f840 	bl	8004282 <UART_WaitOnFlagUntilTimeout>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e036      	b.n	800427a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10b      	bne.n	800422a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	881b      	ldrh	r3, [r3, #0]
 8004216:	461a      	mov	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004220:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	3302      	adds	r3, #2
 8004226:	61bb      	str	r3, [r7, #24]
 8004228:	e007      	b.n	800423a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	781a      	ldrb	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	3301      	adds	r3, #1
 8004238:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800424c:	b29b      	uxth	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1cf      	bne.n	80041f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	2200      	movs	r2, #0
 800425a:	2140      	movs	r1, #64	; 0x40
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 f810 	bl	8004282 <UART_WaitOnFlagUntilTimeout>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d001      	beq.n	800426c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e006      	b.n	800427a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004274:	2300      	movs	r3, #0
 8004276:	e000      	b.n	800427a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004278:	2302      	movs	r3, #2
  }
}
 800427a:	4618      	mov	r0, r3
 800427c:	3720      	adds	r7, #32
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004282:	b580      	push	{r7, lr}
 8004284:	b090      	sub	sp, #64	; 0x40
 8004286:	af00      	add	r7, sp, #0
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	60b9      	str	r1, [r7, #8]
 800428c:	603b      	str	r3, [r7, #0]
 800428e:	4613      	mov	r3, r2
 8004290:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004292:	e050      	b.n	8004336 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004294:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004296:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800429a:	d04c      	beq.n	8004336 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800429c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d007      	beq.n	80042b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80042a2:	f7fd f833 	bl	800130c <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d241      	bcs.n	8004336 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	330c      	adds	r3, #12
 80042b8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042bc:	e853 3f00 	ldrex	r3, [r3]
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80042c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	330c      	adds	r3, #12
 80042d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042d2:	637a      	str	r2, [r7, #52]	; 0x34
 80042d4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042da:	e841 2300 	strex	r3, r2, [r1]
 80042de:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80042e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1e5      	bne.n	80042b2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	3314      	adds	r3, #20
 80042ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	e853 3f00 	ldrex	r3, [r3]
 80042f4:	613b      	str	r3, [r7, #16]
   return(result);
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	f023 0301 	bic.w	r3, r3, #1
 80042fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	3314      	adds	r3, #20
 8004304:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004306:	623a      	str	r2, [r7, #32]
 8004308:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430a:	69f9      	ldr	r1, [r7, #28]
 800430c:	6a3a      	ldr	r2, [r7, #32]
 800430e:	e841 2300 	strex	r3, r2, [r1]
 8004312:	61bb      	str	r3, [r7, #24]
   return(result);
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1e5      	bne.n	80042e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2220      	movs	r2, #32
 8004326:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e00f      	b.n	8004356 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4013      	ands	r3, r2
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	429a      	cmp	r2, r3
 8004344:	bf0c      	ite	eq
 8004346:	2301      	moveq	r3, #1
 8004348:	2300      	movne	r3, #0
 800434a:	b2db      	uxtb	r3, r3
 800434c:	461a      	mov	r2, r3
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	429a      	cmp	r2, r3
 8004352:	d09f      	beq.n	8004294 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3740      	adds	r7, #64	; 0x40
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
	...

08004360 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004360:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004364:	b0c0      	sub	sp, #256	; 0x100
 8004366:	af00      	add	r7, sp, #0
 8004368:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800436c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800437c:	68d9      	ldr	r1, [r3, #12]
 800437e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	ea40 0301 	orr.w	r3, r0, r1
 8004388:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800438a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800438e:	689a      	ldr	r2, [r3, #8]
 8004390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	431a      	orrs	r2, r3
 8004398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	431a      	orrs	r2, r3
 80043a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80043ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80043b8:	f021 010c 	bic.w	r1, r1, #12
 80043bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80043c6:	430b      	orrs	r3, r1
 80043c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80043d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043da:	6999      	ldr	r1, [r3, #24]
 80043dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	ea40 0301 	orr.w	r3, r0, r1
 80043e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	4b8f      	ldr	r3, [pc, #572]	; (800462c <UART_SetConfig+0x2cc>)
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d005      	beq.n	8004400 <UART_SetConfig+0xa0>
 80043f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	4b8d      	ldr	r3, [pc, #564]	; (8004630 <UART_SetConfig+0x2d0>)
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d104      	bne.n	800440a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004400:	f7ff f9ca 	bl	8003798 <HAL_RCC_GetPCLK2Freq>
 8004404:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004408:	e003      	b.n	8004412 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800440a:	f7ff f9b1 	bl	8003770 <HAL_RCC_GetPCLK1Freq>
 800440e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004416:	69db      	ldr	r3, [r3, #28]
 8004418:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800441c:	f040 810c 	bne.w	8004638 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004420:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004424:	2200      	movs	r2, #0
 8004426:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800442a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800442e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004432:	4622      	mov	r2, r4
 8004434:	462b      	mov	r3, r5
 8004436:	1891      	adds	r1, r2, r2
 8004438:	65b9      	str	r1, [r7, #88]	; 0x58
 800443a:	415b      	adcs	r3, r3
 800443c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800443e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004442:	4621      	mov	r1, r4
 8004444:	eb12 0801 	adds.w	r8, r2, r1
 8004448:	4629      	mov	r1, r5
 800444a:	eb43 0901 	adc.w	r9, r3, r1
 800444e:	f04f 0200 	mov.w	r2, #0
 8004452:	f04f 0300 	mov.w	r3, #0
 8004456:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800445a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800445e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004462:	4690      	mov	r8, r2
 8004464:	4699      	mov	r9, r3
 8004466:	4623      	mov	r3, r4
 8004468:	eb18 0303 	adds.w	r3, r8, r3
 800446c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004470:	462b      	mov	r3, r5
 8004472:	eb49 0303 	adc.w	r3, r9, r3
 8004476:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800447a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004486:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800448a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800448e:	460b      	mov	r3, r1
 8004490:	18db      	adds	r3, r3, r3
 8004492:	653b      	str	r3, [r7, #80]	; 0x50
 8004494:	4613      	mov	r3, r2
 8004496:	eb42 0303 	adc.w	r3, r2, r3
 800449a:	657b      	str	r3, [r7, #84]	; 0x54
 800449c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80044a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80044a4:	f7fb fee4 	bl	8000270 <__aeabi_uldivmod>
 80044a8:	4602      	mov	r2, r0
 80044aa:	460b      	mov	r3, r1
 80044ac:	4b61      	ldr	r3, [pc, #388]	; (8004634 <UART_SetConfig+0x2d4>)
 80044ae:	fba3 2302 	umull	r2, r3, r3, r2
 80044b2:	095b      	lsrs	r3, r3, #5
 80044b4:	011c      	lsls	r4, r3, #4
 80044b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80044ba:	2200      	movs	r2, #0
 80044bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80044c0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80044c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80044c8:	4642      	mov	r2, r8
 80044ca:	464b      	mov	r3, r9
 80044cc:	1891      	adds	r1, r2, r2
 80044ce:	64b9      	str	r1, [r7, #72]	; 0x48
 80044d0:	415b      	adcs	r3, r3
 80044d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80044d8:	4641      	mov	r1, r8
 80044da:	eb12 0a01 	adds.w	sl, r2, r1
 80044de:	4649      	mov	r1, r9
 80044e0:	eb43 0b01 	adc.w	fp, r3, r1
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	f04f 0300 	mov.w	r3, #0
 80044ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044f8:	4692      	mov	sl, r2
 80044fa:	469b      	mov	fp, r3
 80044fc:	4643      	mov	r3, r8
 80044fe:	eb1a 0303 	adds.w	r3, sl, r3
 8004502:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004506:	464b      	mov	r3, r9
 8004508:	eb4b 0303 	adc.w	r3, fp, r3
 800450c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800451c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004520:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004524:	460b      	mov	r3, r1
 8004526:	18db      	adds	r3, r3, r3
 8004528:	643b      	str	r3, [r7, #64]	; 0x40
 800452a:	4613      	mov	r3, r2
 800452c:	eb42 0303 	adc.w	r3, r2, r3
 8004530:	647b      	str	r3, [r7, #68]	; 0x44
 8004532:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004536:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800453a:	f7fb fe99 	bl	8000270 <__aeabi_uldivmod>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	4611      	mov	r1, r2
 8004544:	4b3b      	ldr	r3, [pc, #236]	; (8004634 <UART_SetConfig+0x2d4>)
 8004546:	fba3 2301 	umull	r2, r3, r3, r1
 800454a:	095b      	lsrs	r3, r3, #5
 800454c:	2264      	movs	r2, #100	; 0x64
 800454e:	fb02 f303 	mul.w	r3, r2, r3
 8004552:	1acb      	subs	r3, r1, r3
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800455a:	4b36      	ldr	r3, [pc, #216]	; (8004634 <UART_SetConfig+0x2d4>)
 800455c:	fba3 2302 	umull	r2, r3, r3, r2
 8004560:	095b      	lsrs	r3, r3, #5
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004568:	441c      	add	r4, r3
 800456a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800456e:	2200      	movs	r2, #0
 8004570:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004574:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004578:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800457c:	4642      	mov	r2, r8
 800457e:	464b      	mov	r3, r9
 8004580:	1891      	adds	r1, r2, r2
 8004582:	63b9      	str	r1, [r7, #56]	; 0x38
 8004584:	415b      	adcs	r3, r3
 8004586:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004588:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800458c:	4641      	mov	r1, r8
 800458e:	1851      	adds	r1, r2, r1
 8004590:	6339      	str	r1, [r7, #48]	; 0x30
 8004592:	4649      	mov	r1, r9
 8004594:	414b      	adcs	r3, r1
 8004596:	637b      	str	r3, [r7, #52]	; 0x34
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	f04f 0300 	mov.w	r3, #0
 80045a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80045a4:	4659      	mov	r1, fp
 80045a6:	00cb      	lsls	r3, r1, #3
 80045a8:	4651      	mov	r1, sl
 80045aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045ae:	4651      	mov	r1, sl
 80045b0:	00ca      	lsls	r2, r1, #3
 80045b2:	4610      	mov	r0, r2
 80045b4:	4619      	mov	r1, r3
 80045b6:	4603      	mov	r3, r0
 80045b8:	4642      	mov	r2, r8
 80045ba:	189b      	adds	r3, r3, r2
 80045bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045c0:	464b      	mov	r3, r9
 80045c2:	460a      	mov	r2, r1
 80045c4:	eb42 0303 	adc.w	r3, r2, r3
 80045c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80045cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80045d8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80045dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80045e0:	460b      	mov	r3, r1
 80045e2:	18db      	adds	r3, r3, r3
 80045e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80045e6:	4613      	mov	r3, r2
 80045e8:	eb42 0303 	adc.w	r3, r2, r3
 80045ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80045f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80045f6:	f7fb fe3b 	bl	8000270 <__aeabi_uldivmod>
 80045fa:	4602      	mov	r2, r0
 80045fc:	460b      	mov	r3, r1
 80045fe:	4b0d      	ldr	r3, [pc, #52]	; (8004634 <UART_SetConfig+0x2d4>)
 8004600:	fba3 1302 	umull	r1, r3, r3, r2
 8004604:	095b      	lsrs	r3, r3, #5
 8004606:	2164      	movs	r1, #100	; 0x64
 8004608:	fb01 f303 	mul.w	r3, r1, r3
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	3332      	adds	r3, #50	; 0x32
 8004612:	4a08      	ldr	r2, [pc, #32]	; (8004634 <UART_SetConfig+0x2d4>)
 8004614:	fba2 2303 	umull	r2, r3, r2, r3
 8004618:	095b      	lsrs	r3, r3, #5
 800461a:	f003 0207 	and.w	r2, r3, #7
 800461e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4422      	add	r2, r4
 8004626:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004628:	e105      	b.n	8004836 <UART_SetConfig+0x4d6>
 800462a:	bf00      	nop
 800462c:	40011000 	.word	0x40011000
 8004630:	40011400 	.word	0x40011400
 8004634:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004638:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800463c:	2200      	movs	r2, #0
 800463e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004642:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004646:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800464a:	4642      	mov	r2, r8
 800464c:	464b      	mov	r3, r9
 800464e:	1891      	adds	r1, r2, r2
 8004650:	6239      	str	r1, [r7, #32]
 8004652:	415b      	adcs	r3, r3
 8004654:	627b      	str	r3, [r7, #36]	; 0x24
 8004656:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800465a:	4641      	mov	r1, r8
 800465c:	1854      	adds	r4, r2, r1
 800465e:	4649      	mov	r1, r9
 8004660:	eb43 0501 	adc.w	r5, r3, r1
 8004664:	f04f 0200 	mov.w	r2, #0
 8004668:	f04f 0300 	mov.w	r3, #0
 800466c:	00eb      	lsls	r3, r5, #3
 800466e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004672:	00e2      	lsls	r2, r4, #3
 8004674:	4614      	mov	r4, r2
 8004676:	461d      	mov	r5, r3
 8004678:	4643      	mov	r3, r8
 800467a:	18e3      	adds	r3, r4, r3
 800467c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004680:	464b      	mov	r3, r9
 8004682:	eb45 0303 	adc.w	r3, r5, r3
 8004686:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800468a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004696:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800469a:	f04f 0200 	mov.w	r2, #0
 800469e:	f04f 0300 	mov.w	r3, #0
 80046a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80046a6:	4629      	mov	r1, r5
 80046a8:	008b      	lsls	r3, r1, #2
 80046aa:	4621      	mov	r1, r4
 80046ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046b0:	4621      	mov	r1, r4
 80046b2:	008a      	lsls	r2, r1, #2
 80046b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80046b8:	f7fb fdda 	bl	8000270 <__aeabi_uldivmod>
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	4b60      	ldr	r3, [pc, #384]	; (8004844 <UART_SetConfig+0x4e4>)
 80046c2:	fba3 2302 	umull	r2, r3, r3, r2
 80046c6:	095b      	lsrs	r3, r3, #5
 80046c8:	011c      	lsls	r4, r3, #4
 80046ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046ce:	2200      	movs	r2, #0
 80046d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80046d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80046d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80046dc:	4642      	mov	r2, r8
 80046de:	464b      	mov	r3, r9
 80046e0:	1891      	adds	r1, r2, r2
 80046e2:	61b9      	str	r1, [r7, #24]
 80046e4:	415b      	adcs	r3, r3
 80046e6:	61fb      	str	r3, [r7, #28]
 80046e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046ec:	4641      	mov	r1, r8
 80046ee:	1851      	adds	r1, r2, r1
 80046f0:	6139      	str	r1, [r7, #16]
 80046f2:	4649      	mov	r1, r9
 80046f4:	414b      	adcs	r3, r1
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	f04f 0200 	mov.w	r2, #0
 80046fc:	f04f 0300 	mov.w	r3, #0
 8004700:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004704:	4659      	mov	r1, fp
 8004706:	00cb      	lsls	r3, r1, #3
 8004708:	4651      	mov	r1, sl
 800470a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800470e:	4651      	mov	r1, sl
 8004710:	00ca      	lsls	r2, r1, #3
 8004712:	4610      	mov	r0, r2
 8004714:	4619      	mov	r1, r3
 8004716:	4603      	mov	r3, r0
 8004718:	4642      	mov	r2, r8
 800471a:	189b      	adds	r3, r3, r2
 800471c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004720:	464b      	mov	r3, r9
 8004722:	460a      	mov	r2, r1
 8004724:	eb42 0303 	adc.w	r3, r2, r3
 8004728:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800472c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	67bb      	str	r3, [r7, #120]	; 0x78
 8004736:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004738:	f04f 0200 	mov.w	r2, #0
 800473c:	f04f 0300 	mov.w	r3, #0
 8004740:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004744:	4649      	mov	r1, r9
 8004746:	008b      	lsls	r3, r1, #2
 8004748:	4641      	mov	r1, r8
 800474a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800474e:	4641      	mov	r1, r8
 8004750:	008a      	lsls	r2, r1, #2
 8004752:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004756:	f7fb fd8b 	bl	8000270 <__aeabi_uldivmod>
 800475a:	4602      	mov	r2, r0
 800475c:	460b      	mov	r3, r1
 800475e:	4b39      	ldr	r3, [pc, #228]	; (8004844 <UART_SetConfig+0x4e4>)
 8004760:	fba3 1302 	umull	r1, r3, r3, r2
 8004764:	095b      	lsrs	r3, r3, #5
 8004766:	2164      	movs	r1, #100	; 0x64
 8004768:	fb01 f303 	mul.w	r3, r1, r3
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	011b      	lsls	r3, r3, #4
 8004770:	3332      	adds	r3, #50	; 0x32
 8004772:	4a34      	ldr	r2, [pc, #208]	; (8004844 <UART_SetConfig+0x4e4>)
 8004774:	fba2 2303 	umull	r2, r3, r2, r3
 8004778:	095b      	lsrs	r3, r3, #5
 800477a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800477e:	441c      	add	r4, r3
 8004780:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004784:	2200      	movs	r2, #0
 8004786:	673b      	str	r3, [r7, #112]	; 0x70
 8004788:	677a      	str	r2, [r7, #116]	; 0x74
 800478a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800478e:	4642      	mov	r2, r8
 8004790:	464b      	mov	r3, r9
 8004792:	1891      	adds	r1, r2, r2
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	415b      	adcs	r3, r3
 8004798:	60fb      	str	r3, [r7, #12]
 800479a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800479e:	4641      	mov	r1, r8
 80047a0:	1851      	adds	r1, r2, r1
 80047a2:	6039      	str	r1, [r7, #0]
 80047a4:	4649      	mov	r1, r9
 80047a6:	414b      	adcs	r3, r1
 80047a8:	607b      	str	r3, [r7, #4]
 80047aa:	f04f 0200 	mov.w	r2, #0
 80047ae:	f04f 0300 	mov.w	r3, #0
 80047b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80047b6:	4659      	mov	r1, fp
 80047b8:	00cb      	lsls	r3, r1, #3
 80047ba:	4651      	mov	r1, sl
 80047bc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047c0:	4651      	mov	r1, sl
 80047c2:	00ca      	lsls	r2, r1, #3
 80047c4:	4610      	mov	r0, r2
 80047c6:	4619      	mov	r1, r3
 80047c8:	4603      	mov	r3, r0
 80047ca:	4642      	mov	r2, r8
 80047cc:	189b      	adds	r3, r3, r2
 80047ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80047d0:	464b      	mov	r3, r9
 80047d2:	460a      	mov	r2, r1
 80047d4:	eb42 0303 	adc.w	r3, r2, r3
 80047d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80047da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	663b      	str	r3, [r7, #96]	; 0x60
 80047e4:	667a      	str	r2, [r7, #100]	; 0x64
 80047e6:	f04f 0200 	mov.w	r2, #0
 80047ea:	f04f 0300 	mov.w	r3, #0
 80047ee:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80047f2:	4649      	mov	r1, r9
 80047f4:	008b      	lsls	r3, r1, #2
 80047f6:	4641      	mov	r1, r8
 80047f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047fc:	4641      	mov	r1, r8
 80047fe:	008a      	lsls	r2, r1, #2
 8004800:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004804:	f7fb fd34 	bl	8000270 <__aeabi_uldivmod>
 8004808:	4602      	mov	r2, r0
 800480a:	460b      	mov	r3, r1
 800480c:	4b0d      	ldr	r3, [pc, #52]	; (8004844 <UART_SetConfig+0x4e4>)
 800480e:	fba3 1302 	umull	r1, r3, r3, r2
 8004812:	095b      	lsrs	r3, r3, #5
 8004814:	2164      	movs	r1, #100	; 0x64
 8004816:	fb01 f303 	mul.w	r3, r1, r3
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	011b      	lsls	r3, r3, #4
 800481e:	3332      	adds	r3, #50	; 0x32
 8004820:	4a08      	ldr	r2, [pc, #32]	; (8004844 <UART_SetConfig+0x4e4>)
 8004822:	fba2 2303 	umull	r2, r3, r2, r3
 8004826:	095b      	lsrs	r3, r3, #5
 8004828:	f003 020f 	and.w	r2, r3, #15
 800482c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4422      	add	r2, r4
 8004834:	609a      	str	r2, [r3, #8]
}
 8004836:	bf00      	nop
 8004838:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800483c:	46bd      	mov	sp, r7
 800483e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004842:	bf00      	nop
 8004844:	51eb851f 	.word	0x51eb851f

08004848 <__errno>:
 8004848:	4b01      	ldr	r3, [pc, #4]	; (8004850 <__errno+0x8>)
 800484a:	6818      	ldr	r0, [r3, #0]
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	2000000c 	.word	0x2000000c

08004854 <__libc_init_array>:
 8004854:	b570      	push	{r4, r5, r6, lr}
 8004856:	4d0d      	ldr	r5, [pc, #52]	; (800488c <__libc_init_array+0x38>)
 8004858:	4c0d      	ldr	r4, [pc, #52]	; (8004890 <__libc_init_array+0x3c>)
 800485a:	1b64      	subs	r4, r4, r5
 800485c:	10a4      	asrs	r4, r4, #2
 800485e:	2600      	movs	r6, #0
 8004860:	42a6      	cmp	r6, r4
 8004862:	d109      	bne.n	8004878 <__libc_init_array+0x24>
 8004864:	4d0b      	ldr	r5, [pc, #44]	; (8004894 <__libc_init_array+0x40>)
 8004866:	4c0c      	ldr	r4, [pc, #48]	; (8004898 <__libc_init_array+0x44>)
 8004868:	f001 f824 	bl	80058b4 <_init>
 800486c:	1b64      	subs	r4, r4, r5
 800486e:	10a4      	asrs	r4, r4, #2
 8004870:	2600      	movs	r6, #0
 8004872:	42a6      	cmp	r6, r4
 8004874:	d105      	bne.n	8004882 <__libc_init_array+0x2e>
 8004876:	bd70      	pop	{r4, r5, r6, pc}
 8004878:	f855 3b04 	ldr.w	r3, [r5], #4
 800487c:	4798      	blx	r3
 800487e:	3601      	adds	r6, #1
 8004880:	e7ee      	b.n	8004860 <__libc_init_array+0xc>
 8004882:	f855 3b04 	ldr.w	r3, [r5], #4
 8004886:	4798      	blx	r3
 8004888:	3601      	adds	r6, #1
 800488a:	e7f2      	b.n	8004872 <__libc_init_array+0x1e>
 800488c:	080059f0 	.word	0x080059f0
 8004890:	080059f0 	.word	0x080059f0
 8004894:	080059f0 	.word	0x080059f0
 8004898:	080059f4 	.word	0x080059f4

0800489c <memset>:
 800489c:	4402      	add	r2, r0
 800489e:	4603      	mov	r3, r0
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d100      	bne.n	80048a6 <memset+0xa>
 80048a4:	4770      	bx	lr
 80048a6:	f803 1b01 	strb.w	r1, [r3], #1
 80048aa:	e7f9      	b.n	80048a0 <memset+0x4>

080048ac <iprintf>:
 80048ac:	b40f      	push	{r0, r1, r2, r3}
 80048ae:	4b0a      	ldr	r3, [pc, #40]	; (80048d8 <iprintf+0x2c>)
 80048b0:	b513      	push	{r0, r1, r4, lr}
 80048b2:	681c      	ldr	r4, [r3, #0]
 80048b4:	b124      	cbz	r4, 80048c0 <iprintf+0x14>
 80048b6:	69a3      	ldr	r3, [r4, #24]
 80048b8:	b913      	cbnz	r3, 80048c0 <iprintf+0x14>
 80048ba:	4620      	mov	r0, r4
 80048bc:	f000 fa5e 	bl	8004d7c <__sinit>
 80048c0:	ab05      	add	r3, sp, #20
 80048c2:	9a04      	ldr	r2, [sp, #16]
 80048c4:	68a1      	ldr	r1, [r4, #8]
 80048c6:	9301      	str	r3, [sp, #4]
 80048c8:	4620      	mov	r0, r4
 80048ca:	f000 fc67 	bl	800519c <_vfiprintf_r>
 80048ce:	b002      	add	sp, #8
 80048d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048d4:	b004      	add	sp, #16
 80048d6:	4770      	bx	lr
 80048d8:	2000000c 	.word	0x2000000c

080048dc <_puts_r>:
 80048dc:	b570      	push	{r4, r5, r6, lr}
 80048de:	460e      	mov	r6, r1
 80048e0:	4605      	mov	r5, r0
 80048e2:	b118      	cbz	r0, 80048ec <_puts_r+0x10>
 80048e4:	6983      	ldr	r3, [r0, #24]
 80048e6:	b90b      	cbnz	r3, 80048ec <_puts_r+0x10>
 80048e8:	f000 fa48 	bl	8004d7c <__sinit>
 80048ec:	69ab      	ldr	r3, [r5, #24]
 80048ee:	68ac      	ldr	r4, [r5, #8]
 80048f0:	b913      	cbnz	r3, 80048f8 <_puts_r+0x1c>
 80048f2:	4628      	mov	r0, r5
 80048f4:	f000 fa42 	bl	8004d7c <__sinit>
 80048f8:	4b2c      	ldr	r3, [pc, #176]	; (80049ac <_puts_r+0xd0>)
 80048fa:	429c      	cmp	r4, r3
 80048fc:	d120      	bne.n	8004940 <_puts_r+0x64>
 80048fe:	686c      	ldr	r4, [r5, #4]
 8004900:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004902:	07db      	lsls	r3, r3, #31
 8004904:	d405      	bmi.n	8004912 <_puts_r+0x36>
 8004906:	89a3      	ldrh	r3, [r4, #12]
 8004908:	0598      	lsls	r0, r3, #22
 800490a:	d402      	bmi.n	8004912 <_puts_r+0x36>
 800490c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800490e:	f000 fad3 	bl	8004eb8 <__retarget_lock_acquire_recursive>
 8004912:	89a3      	ldrh	r3, [r4, #12]
 8004914:	0719      	lsls	r1, r3, #28
 8004916:	d51d      	bpl.n	8004954 <_puts_r+0x78>
 8004918:	6923      	ldr	r3, [r4, #16]
 800491a:	b1db      	cbz	r3, 8004954 <_puts_r+0x78>
 800491c:	3e01      	subs	r6, #1
 800491e:	68a3      	ldr	r3, [r4, #8]
 8004920:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004924:	3b01      	subs	r3, #1
 8004926:	60a3      	str	r3, [r4, #8]
 8004928:	bb39      	cbnz	r1, 800497a <_puts_r+0x9e>
 800492a:	2b00      	cmp	r3, #0
 800492c:	da38      	bge.n	80049a0 <_puts_r+0xc4>
 800492e:	4622      	mov	r2, r4
 8004930:	210a      	movs	r1, #10
 8004932:	4628      	mov	r0, r5
 8004934:	f000 f848 	bl	80049c8 <__swbuf_r>
 8004938:	3001      	adds	r0, #1
 800493a:	d011      	beq.n	8004960 <_puts_r+0x84>
 800493c:	250a      	movs	r5, #10
 800493e:	e011      	b.n	8004964 <_puts_r+0x88>
 8004940:	4b1b      	ldr	r3, [pc, #108]	; (80049b0 <_puts_r+0xd4>)
 8004942:	429c      	cmp	r4, r3
 8004944:	d101      	bne.n	800494a <_puts_r+0x6e>
 8004946:	68ac      	ldr	r4, [r5, #8]
 8004948:	e7da      	b.n	8004900 <_puts_r+0x24>
 800494a:	4b1a      	ldr	r3, [pc, #104]	; (80049b4 <_puts_r+0xd8>)
 800494c:	429c      	cmp	r4, r3
 800494e:	bf08      	it	eq
 8004950:	68ec      	ldreq	r4, [r5, #12]
 8004952:	e7d5      	b.n	8004900 <_puts_r+0x24>
 8004954:	4621      	mov	r1, r4
 8004956:	4628      	mov	r0, r5
 8004958:	f000 f888 	bl	8004a6c <__swsetup_r>
 800495c:	2800      	cmp	r0, #0
 800495e:	d0dd      	beq.n	800491c <_puts_r+0x40>
 8004960:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004964:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004966:	07da      	lsls	r2, r3, #31
 8004968:	d405      	bmi.n	8004976 <_puts_r+0x9a>
 800496a:	89a3      	ldrh	r3, [r4, #12]
 800496c:	059b      	lsls	r3, r3, #22
 800496e:	d402      	bmi.n	8004976 <_puts_r+0x9a>
 8004970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004972:	f000 faa2 	bl	8004eba <__retarget_lock_release_recursive>
 8004976:	4628      	mov	r0, r5
 8004978:	bd70      	pop	{r4, r5, r6, pc}
 800497a:	2b00      	cmp	r3, #0
 800497c:	da04      	bge.n	8004988 <_puts_r+0xac>
 800497e:	69a2      	ldr	r2, [r4, #24]
 8004980:	429a      	cmp	r2, r3
 8004982:	dc06      	bgt.n	8004992 <_puts_r+0xb6>
 8004984:	290a      	cmp	r1, #10
 8004986:	d004      	beq.n	8004992 <_puts_r+0xb6>
 8004988:	6823      	ldr	r3, [r4, #0]
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	6022      	str	r2, [r4, #0]
 800498e:	7019      	strb	r1, [r3, #0]
 8004990:	e7c5      	b.n	800491e <_puts_r+0x42>
 8004992:	4622      	mov	r2, r4
 8004994:	4628      	mov	r0, r5
 8004996:	f000 f817 	bl	80049c8 <__swbuf_r>
 800499a:	3001      	adds	r0, #1
 800499c:	d1bf      	bne.n	800491e <_puts_r+0x42>
 800499e:	e7df      	b.n	8004960 <_puts_r+0x84>
 80049a0:	6823      	ldr	r3, [r4, #0]
 80049a2:	250a      	movs	r5, #10
 80049a4:	1c5a      	adds	r2, r3, #1
 80049a6:	6022      	str	r2, [r4, #0]
 80049a8:	701d      	strb	r5, [r3, #0]
 80049aa:	e7db      	b.n	8004964 <_puts_r+0x88>
 80049ac:	08005974 	.word	0x08005974
 80049b0:	08005994 	.word	0x08005994
 80049b4:	08005954 	.word	0x08005954

080049b8 <puts>:
 80049b8:	4b02      	ldr	r3, [pc, #8]	; (80049c4 <puts+0xc>)
 80049ba:	4601      	mov	r1, r0
 80049bc:	6818      	ldr	r0, [r3, #0]
 80049be:	f7ff bf8d 	b.w	80048dc <_puts_r>
 80049c2:	bf00      	nop
 80049c4:	2000000c 	.word	0x2000000c

080049c8 <__swbuf_r>:
 80049c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ca:	460e      	mov	r6, r1
 80049cc:	4614      	mov	r4, r2
 80049ce:	4605      	mov	r5, r0
 80049d0:	b118      	cbz	r0, 80049da <__swbuf_r+0x12>
 80049d2:	6983      	ldr	r3, [r0, #24]
 80049d4:	b90b      	cbnz	r3, 80049da <__swbuf_r+0x12>
 80049d6:	f000 f9d1 	bl	8004d7c <__sinit>
 80049da:	4b21      	ldr	r3, [pc, #132]	; (8004a60 <__swbuf_r+0x98>)
 80049dc:	429c      	cmp	r4, r3
 80049de:	d12b      	bne.n	8004a38 <__swbuf_r+0x70>
 80049e0:	686c      	ldr	r4, [r5, #4]
 80049e2:	69a3      	ldr	r3, [r4, #24]
 80049e4:	60a3      	str	r3, [r4, #8]
 80049e6:	89a3      	ldrh	r3, [r4, #12]
 80049e8:	071a      	lsls	r2, r3, #28
 80049ea:	d52f      	bpl.n	8004a4c <__swbuf_r+0x84>
 80049ec:	6923      	ldr	r3, [r4, #16]
 80049ee:	b36b      	cbz	r3, 8004a4c <__swbuf_r+0x84>
 80049f0:	6923      	ldr	r3, [r4, #16]
 80049f2:	6820      	ldr	r0, [r4, #0]
 80049f4:	1ac0      	subs	r0, r0, r3
 80049f6:	6963      	ldr	r3, [r4, #20]
 80049f8:	b2f6      	uxtb	r6, r6
 80049fa:	4283      	cmp	r3, r0
 80049fc:	4637      	mov	r7, r6
 80049fe:	dc04      	bgt.n	8004a0a <__swbuf_r+0x42>
 8004a00:	4621      	mov	r1, r4
 8004a02:	4628      	mov	r0, r5
 8004a04:	f000 f926 	bl	8004c54 <_fflush_r>
 8004a08:	bb30      	cbnz	r0, 8004a58 <__swbuf_r+0x90>
 8004a0a:	68a3      	ldr	r3, [r4, #8]
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	60a3      	str	r3, [r4, #8]
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	6022      	str	r2, [r4, #0]
 8004a16:	701e      	strb	r6, [r3, #0]
 8004a18:	6963      	ldr	r3, [r4, #20]
 8004a1a:	3001      	adds	r0, #1
 8004a1c:	4283      	cmp	r3, r0
 8004a1e:	d004      	beq.n	8004a2a <__swbuf_r+0x62>
 8004a20:	89a3      	ldrh	r3, [r4, #12]
 8004a22:	07db      	lsls	r3, r3, #31
 8004a24:	d506      	bpl.n	8004a34 <__swbuf_r+0x6c>
 8004a26:	2e0a      	cmp	r6, #10
 8004a28:	d104      	bne.n	8004a34 <__swbuf_r+0x6c>
 8004a2a:	4621      	mov	r1, r4
 8004a2c:	4628      	mov	r0, r5
 8004a2e:	f000 f911 	bl	8004c54 <_fflush_r>
 8004a32:	b988      	cbnz	r0, 8004a58 <__swbuf_r+0x90>
 8004a34:	4638      	mov	r0, r7
 8004a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a38:	4b0a      	ldr	r3, [pc, #40]	; (8004a64 <__swbuf_r+0x9c>)
 8004a3a:	429c      	cmp	r4, r3
 8004a3c:	d101      	bne.n	8004a42 <__swbuf_r+0x7a>
 8004a3e:	68ac      	ldr	r4, [r5, #8]
 8004a40:	e7cf      	b.n	80049e2 <__swbuf_r+0x1a>
 8004a42:	4b09      	ldr	r3, [pc, #36]	; (8004a68 <__swbuf_r+0xa0>)
 8004a44:	429c      	cmp	r4, r3
 8004a46:	bf08      	it	eq
 8004a48:	68ec      	ldreq	r4, [r5, #12]
 8004a4a:	e7ca      	b.n	80049e2 <__swbuf_r+0x1a>
 8004a4c:	4621      	mov	r1, r4
 8004a4e:	4628      	mov	r0, r5
 8004a50:	f000 f80c 	bl	8004a6c <__swsetup_r>
 8004a54:	2800      	cmp	r0, #0
 8004a56:	d0cb      	beq.n	80049f0 <__swbuf_r+0x28>
 8004a58:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004a5c:	e7ea      	b.n	8004a34 <__swbuf_r+0x6c>
 8004a5e:	bf00      	nop
 8004a60:	08005974 	.word	0x08005974
 8004a64:	08005994 	.word	0x08005994
 8004a68:	08005954 	.word	0x08005954

08004a6c <__swsetup_r>:
 8004a6c:	4b32      	ldr	r3, [pc, #200]	; (8004b38 <__swsetup_r+0xcc>)
 8004a6e:	b570      	push	{r4, r5, r6, lr}
 8004a70:	681d      	ldr	r5, [r3, #0]
 8004a72:	4606      	mov	r6, r0
 8004a74:	460c      	mov	r4, r1
 8004a76:	b125      	cbz	r5, 8004a82 <__swsetup_r+0x16>
 8004a78:	69ab      	ldr	r3, [r5, #24]
 8004a7a:	b913      	cbnz	r3, 8004a82 <__swsetup_r+0x16>
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	f000 f97d 	bl	8004d7c <__sinit>
 8004a82:	4b2e      	ldr	r3, [pc, #184]	; (8004b3c <__swsetup_r+0xd0>)
 8004a84:	429c      	cmp	r4, r3
 8004a86:	d10f      	bne.n	8004aa8 <__swsetup_r+0x3c>
 8004a88:	686c      	ldr	r4, [r5, #4]
 8004a8a:	89a3      	ldrh	r3, [r4, #12]
 8004a8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004a90:	0719      	lsls	r1, r3, #28
 8004a92:	d42c      	bmi.n	8004aee <__swsetup_r+0x82>
 8004a94:	06dd      	lsls	r5, r3, #27
 8004a96:	d411      	bmi.n	8004abc <__swsetup_r+0x50>
 8004a98:	2309      	movs	r3, #9
 8004a9a:	6033      	str	r3, [r6, #0]
 8004a9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004aa0:	81a3      	strh	r3, [r4, #12]
 8004aa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004aa6:	e03e      	b.n	8004b26 <__swsetup_r+0xba>
 8004aa8:	4b25      	ldr	r3, [pc, #148]	; (8004b40 <__swsetup_r+0xd4>)
 8004aaa:	429c      	cmp	r4, r3
 8004aac:	d101      	bne.n	8004ab2 <__swsetup_r+0x46>
 8004aae:	68ac      	ldr	r4, [r5, #8]
 8004ab0:	e7eb      	b.n	8004a8a <__swsetup_r+0x1e>
 8004ab2:	4b24      	ldr	r3, [pc, #144]	; (8004b44 <__swsetup_r+0xd8>)
 8004ab4:	429c      	cmp	r4, r3
 8004ab6:	bf08      	it	eq
 8004ab8:	68ec      	ldreq	r4, [r5, #12]
 8004aba:	e7e6      	b.n	8004a8a <__swsetup_r+0x1e>
 8004abc:	0758      	lsls	r0, r3, #29
 8004abe:	d512      	bpl.n	8004ae6 <__swsetup_r+0x7a>
 8004ac0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ac2:	b141      	cbz	r1, 8004ad6 <__swsetup_r+0x6a>
 8004ac4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ac8:	4299      	cmp	r1, r3
 8004aca:	d002      	beq.n	8004ad2 <__swsetup_r+0x66>
 8004acc:	4630      	mov	r0, r6
 8004ace:	f000 fa5b 	bl	8004f88 <_free_r>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	6363      	str	r3, [r4, #52]	; 0x34
 8004ad6:	89a3      	ldrh	r3, [r4, #12]
 8004ad8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004adc:	81a3      	strh	r3, [r4, #12]
 8004ade:	2300      	movs	r3, #0
 8004ae0:	6063      	str	r3, [r4, #4]
 8004ae2:	6923      	ldr	r3, [r4, #16]
 8004ae4:	6023      	str	r3, [r4, #0]
 8004ae6:	89a3      	ldrh	r3, [r4, #12]
 8004ae8:	f043 0308 	orr.w	r3, r3, #8
 8004aec:	81a3      	strh	r3, [r4, #12]
 8004aee:	6923      	ldr	r3, [r4, #16]
 8004af0:	b94b      	cbnz	r3, 8004b06 <__swsetup_r+0x9a>
 8004af2:	89a3      	ldrh	r3, [r4, #12]
 8004af4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004af8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004afc:	d003      	beq.n	8004b06 <__swsetup_r+0x9a>
 8004afe:	4621      	mov	r1, r4
 8004b00:	4630      	mov	r0, r6
 8004b02:	f000 fa01 	bl	8004f08 <__smakebuf_r>
 8004b06:	89a0      	ldrh	r0, [r4, #12]
 8004b08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b0c:	f010 0301 	ands.w	r3, r0, #1
 8004b10:	d00a      	beq.n	8004b28 <__swsetup_r+0xbc>
 8004b12:	2300      	movs	r3, #0
 8004b14:	60a3      	str	r3, [r4, #8]
 8004b16:	6963      	ldr	r3, [r4, #20]
 8004b18:	425b      	negs	r3, r3
 8004b1a:	61a3      	str	r3, [r4, #24]
 8004b1c:	6923      	ldr	r3, [r4, #16]
 8004b1e:	b943      	cbnz	r3, 8004b32 <__swsetup_r+0xc6>
 8004b20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004b24:	d1ba      	bne.n	8004a9c <__swsetup_r+0x30>
 8004b26:	bd70      	pop	{r4, r5, r6, pc}
 8004b28:	0781      	lsls	r1, r0, #30
 8004b2a:	bf58      	it	pl
 8004b2c:	6963      	ldrpl	r3, [r4, #20]
 8004b2e:	60a3      	str	r3, [r4, #8]
 8004b30:	e7f4      	b.n	8004b1c <__swsetup_r+0xb0>
 8004b32:	2000      	movs	r0, #0
 8004b34:	e7f7      	b.n	8004b26 <__swsetup_r+0xba>
 8004b36:	bf00      	nop
 8004b38:	2000000c 	.word	0x2000000c
 8004b3c:	08005974 	.word	0x08005974
 8004b40:	08005994 	.word	0x08005994
 8004b44:	08005954 	.word	0x08005954

08004b48 <__sflush_r>:
 8004b48:	898a      	ldrh	r2, [r1, #12]
 8004b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b4e:	4605      	mov	r5, r0
 8004b50:	0710      	lsls	r0, r2, #28
 8004b52:	460c      	mov	r4, r1
 8004b54:	d458      	bmi.n	8004c08 <__sflush_r+0xc0>
 8004b56:	684b      	ldr	r3, [r1, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	dc05      	bgt.n	8004b68 <__sflush_r+0x20>
 8004b5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	dc02      	bgt.n	8004b68 <__sflush_r+0x20>
 8004b62:	2000      	movs	r0, #0
 8004b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004b6a:	2e00      	cmp	r6, #0
 8004b6c:	d0f9      	beq.n	8004b62 <__sflush_r+0x1a>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004b74:	682f      	ldr	r7, [r5, #0]
 8004b76:	602b      	str	r3, [r5, #0]
 8004b78:	d032      	beq.n	8004be0 <__sflush_r+0x98>
 8004b7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004b7c:	89a3      	ldrh	r3, [r4, #12]
 8004b7e:	075a      	lsls	r2, r3, #29
 8004b80:	d505      	bpl.n	8004b8e <__sflush_r+0x46>
 8004b82:	6863      	ldr	r3, [r4, #4]
 8004b84:	1ac0      	subs	r0, r0, r3
 8004b86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004b88:	b10b      	cbz	r3, 8004b8e <__sflush_r+0x46>
 8004b8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b8c:	1ac0      	subs	r0, r0, r3
 8004b8e:	2300      	movs	r3, #0
 8004b90:	4602      	mov	r2, r0
 8004b92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004b94:	6a21      	ldr	r1, [r4, #32]
 8004b96:	4628      	mov	r0, r5
 8004b98:	47b0      	blx	r6
 8004b9a:	1c43      	adds	r3, r0, #1
 8004b9c:	89a3      	ldrh	r3, [r4, #12]
 8004b9e:	d106      	bne.n	8004bae <__sflush_r+0x66>
 8004ba0:	6829      	ldr	r1, [r5, #0]
 8004ba2:	291d      	cmp	r1, #29
 8004ba4:	d82c      	bhi.n	8004c00 <__sflush_r+0xb8>
 8004ba6:	4a2a      	ldr	r2, [pc, #168]	; (8004c50 <__sflush_r+0x108>)
 8004ba8:	40ca      	lsrs	r2, r1
 8004baa:	07d6      	lsls	r6, r2, #31
 8004bac:	d528      	bpl.n	8004c00 <__sflush_r+0xb8>
 8004bae:	2200      	movs	r2, #0
 8004bb0:	6062      	str	r2, [r4, #4]
 8004bb2:	04d9      	lsls	r1, r3, #19
 8004bb4:	6922      	ldr	r2, [r4, #16]
 8004bb6:	6022      	str	r2, [r4, #0]
 8004bb8:	d504      	bpl.n	8004bc4 <__sflush_r+0x7c>
 8004bba:	1c42      	adds	r2, r0, #1
 8004bbc:	d101      	bne.n	8004bc2 <__sflush_r+0x7a>
 8004bbe:	682b      	ldr	r3, [r5, #0]
 8004bc0:	b903      	cbnz	r3, 8004bc4 <__sflush_r+0x7c>
 8004bc2:	6560      	str	r0, [r4, #84]	; 0x54
 8004bc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bc6:	602f      	str	r7, [r5, #0]
 8004bc8:	2900      	cmp	r1, #0
 8004bca:	d0ca      	beq.n	8004b62 <__sflush_r+0x1a>
 8004bcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004bd0:	4299      	cmp	r1, r3
 8004bd2:	d002      	beq.n	8004bda <__sflush_r+0x92>
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	f000 f9d7 	bl	8004f88 <_free_r>
 8004bda:	2000      	movs	r0, #0
 8004bdc:	6360      	str	r0, [r4, #52]	; 0x34
 8004bde:	e7c1      	b.n	8004b64 <__sflush_r+0x1c>
 8004be0:	6a21      	ldr	r1, [r4, #32]
 8004be2:	2301      	movs	r3, #1
 8004be4:	4628      	mov	r0, r5
 8004be6:	47b0      	blx	r6
 8004be8:	1c41      	adds	r1, r0, #1
 8004bea:	d1c7      	bne.n	8004b7c <__sflush_r+0x34>
 8004bec:	682b      	ldr	r3, [r5, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d0c4      	beq.n	8004b7c <__sflush_r+0x34>
 8004bf2:	2b1d      	cmp	r3, #29
 8004bf4:	d001      	beq.n	8004bfa <__sflush_r+0xb2>
 8004bf6:	2b16      	cmp	r3, #22
 8004bf8:	d101      	bne.n	8004bfe <__sflush_r+0xb6>
 8004bfa:	602f      	str	r7, [r5, #0]
 8004bfc:	e7b1      	b.n	8004b62 <__sflush_r+0x1a>
 8004bfe:	89a3      	ldrh	r3, [r4, #12]
 8004c00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c04:	81a3      	strh	r3, [r4, #12]
 8004c06:	e7ad      	b.n	8004b64 <__sflush_r+0x1c>
 8004c08:	690f      	ldr	r7, [r1, #16]
 8004c0a:	2f00      	cmp	r7, #0
 8004c0c:	d0a9      	beq.n	8004b62 <__sflush_r+0x1a>
 8004c0e:	0793      	lsls	r3, r2, #30
 8004c10:	680e      	ldr	r6, [r1, #0]
 8004c12:	bf08      	it	eq
 8004c14:	694b      	ldreq	r3, [r1, #20]
 8004c16:	600f      	str	r7, [r1, #0]
 8004c18:	bf18      	it	ne
 8004c1a:	2300      	movne	r3, #0
 8004c1c:	eba6 0807 	sub.w	r8, r6, r7
 8004c20:	608b      	str	r3, [r1, #8]
 8004c22:	f1b8 0f00 	cmp.w	r8, #0
 8004c26:	dd9c      	ble.n	8004b62 <__sflush_r+0x1a>
 8004c28:	6a21      	ldr	r1, [r4, #32]
 8004c2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004c2c:	4643      	mov	r3, r8
 8004c2e:	463a      	mov	r2, r7
 8004c30:	4628      	mov	r0, r5
 8004c32:	47b0      	blx	r6
 8004c34:	2800      	cmp	r0, #0
 8004c36:	dc06      	bgt.n	8004c46 <__sflush_r+0xfe>
 8004c38:	89a3      	ldrh	r3, [r4, #12]
 8004c3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c3e:	81a3      	strh	r3, [r4, #12]
 8004c40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c44:	e78e      	b.n	8004b64 <__sflush_r+0x1c>
 8004c46:	4407      	add	r7, r0
 8004c48:	eba8 0800 	sub.w	r8, r8, r0
 8004c4c:	e7e9      	b.n	8004c22 <__sflush_r+0xda>
 8004c4e:	bf00      	nop
 8004c50:	20400001 	.word	0x20400001

08004c54 <_fflush_r>:
 8004c54:	b538      	push	{r3, r4, r5, lr}
 8004c56:	690b      	ldr	r3, [r1, #16]
 8004c58:	4605      	mov	r5, r0
 8004c5a:	460c      	mov	r4, r1
 8004c5c:	b913      	cbnz	r3, 8004c64 <_fflush_r+0x10>
 8004c5e:	2500      	movs	r5, #0
 8004c60:	4628      	mov	r0, r5
 8004c62:	bd38      	pop	{r3, r4, r5, pc}
 8004c64:	b118      	cbz	r0, 8004c6e <_fflush_r+0x1a>
 8004c66:	6983      	ldr	r3, [r0, #24]
 8004c68:	b90b      	cbnz	r3, 8004c6e <_fflush_r+0x1a>
 8004c6a:	f000 f887 	bl	8004d7c <__sinit>
 8004c6e:	4b14      	ldr	r3, [pc, #80]	; (8004cc0 <_fflush_r+0x6c>)
 8004c70:	429c      	cmp	r4, r3
 8004c72:	d11b      	bne.n	8004cac <_fflush_r+0x58>
 8004c74:	686c      	ldr	r4, [r5, #4]
 8004c76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0ef      	beq.n	8004c5e <_fflush_r+0xa>
 8004c7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004c80:	07d0      	lsls	r0, r2, #31
 8004c82:	d404      	bmi.n	8004c8e <_fflush_r+0x3a>
 8004c84:	0599      	lsls	r1, r3, #22
 8004c86:	d402      	bmi.n	8004c8e <_fflush_r+0x3a>
 8004c88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c8a:	f000 f915 	bl	8004eb8 <__retarget_lock_acquire_recursive>
 8004c8e:	4628      	mov	r0, r5
 8004c90:	4621      	mov	r1, r4
 8004c92:	f7ff ff59 	bl	8004b48 <__sflush_r>
 8004c96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c98:	07da      	lsls	r2, r3, #31
 8004c9a:	4605      	mov	r5, r0
 8004c9c:	d4e0      	bmi.n	8004c60 <_fflush_r+0xc>
 8004c9e:	89a3      	ldrh	r3, [r4, #12]
 8004ca0:	059b      	lsls	r3, r3, #22
 8004ca2:	d4dd      	bmi.n	8004c60 <_fflush_r+0xc>
 8004ca4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ca6:	f000 f908 	bl	8004eba <__retarget_lock_release_recursive>
 8004caa:	e7d9      	b.n	8004c60 <_fflush_r+0xc>
 8004cac:	4b05      	ldr	r3, [pc, #20]	; (8004cc4 <_fflush_r+0x70>)
 8004cae:	429c      	cmp	r4, r3
 8004cb0:	d101      	bne.n	8004cb6 <_fflush_r+0x62>
 8004cb2:	68ac      	ldr	r4, [r5, #8]
 8004cb4:	e7df      	b.n	8004c76 <_fflush_r+0x22>
 8004cb6:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <_fflush_r+0x74>)
 8004cb8:	429c      	cmp	r4, r3
 8004cba:	bf08      	it	eq
 8004cbc:	68ec      	ldreq	r4, [r5, #12]
 8004cbe:	e7da      	b.n	8004c76 <_fflush_r+0x22>
 8004cc0:	08005974 	.word	0x08005974
 8004cc4:	08005994 	.word	0x08005994
 8004cc8:	08005954 	.word	0x08005954

08004ccc <std>:
 8004ccc:	2300      	movs	r3, #0
 8004cce:	b510      	push	{r4, lr}
 8004cd0:	4604      	mov	r4, r0
 8004cd2:	e9c0 3300 	strd	r3, r3, [r0]
 8004cd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cda:	6083      	str	r3, [r0, #8]
 8004cdc:	8181      	strh	r1, [r0, #12]
 8004cde:	6643      	str	r3, [r0, #100]	; 0x64
 8004ce0:	81c2      	strh	r2, [r0, #14]
 8004ce2:	6183      	str	r3, [r0, #24]
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	2208      	movs	r2, #8
 8004ce8:	305c      	adds	r0, #92	; 0x5c
 8004cea:	f7ff fdd7 	bl	800489c <memset>
 8004cee:	4b05      	ldr	r3, [pc, #20]	; (8004d04 <std+0x38>)
 8004cf0:	6263      	str	r3, [r4, #36]	; 0x24
 8004cf2:	4b05      	ldr	r3, [pc, #20]	; (8004d08 <std+0x3c>)
 8004cf4:	62a3      	str	r3, [r4, #40]	; 0x28
 8004cf6:	4b05      	ldr	r3, [pc, #20]	; (8004d0c <std+0x40>)
 8004cf8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004cfa:	4b05      	ldr	r3, [pc, #20]	; (8004d10 <std+0x44>)
 8004cfc:	6224      	str	r4, [r4, #32]
 8004cfe:	6323      	str	r3, [r4, #48]	; 0x30
 8004d00:	bd10      	pop	{r4, pc}
 8004d02:	bf00      	nop
 8004d04:	08005745 	.word	0x08005745
 8004d08:	08005767 	.word	0x08005767
 8004d0c:	0800579f 	.word	0x0800579f
 8004d10:	080057c3 	.word	0x080057c3

08004d14 <_cleanup_r>:
 8004d14:	4901      	ldr	r1, [pc, #4]	; (8004d1c <_cleanup_r+0x8>)
 8004d16:	f000 b8af 	b.w	8004e78 <_fwalk_reent>
 8004d1a:	bf00      	nop
 8004d1c:	08004c55 	.word	0x08004c55

08004d20 <__sfmoreglue>:
 8004d20:	b570      	push	{r4, r5, r6, lr}
 8004d22:	2268      	movs	r2, #104	; 0x68
 8004d24:	1e4d      	subs	r5, r1, #1
 8004d26:	4355      	muls	r5, r2
 8004d28:	460e      	mov	r6, r1
 8004d2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004d2e:	f000 f997 	bl	8005060 <_malloc_r>
 8004d32:	4604      	mov	r4, r0
 8004d34:	b140      	cbz	r0, 8004d48 <__sfmoreglue+0x28>
 8004d36:	2100      	movs	r1, #0
 8004d38:	e9c0 1600 	strd	r1, r6, [r0]
 8004d3c:	300c      	adds	r0, #12
 8004d3e:	60a0      	str	r0, [r4, #8]
 8004d40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004d44:	f7ff fdaa 	bl	800489c <memset>
 8004d48:	4620      	mov	r0, r4
 8004d4a:	bd70      	pop	{r4, r5, r6, pc}

08004d4c <__sfp_lock_acquire>:
 8004d4c:	4801      	ldr	r0, [pc, #4]	; (8004d54 <__sfp_lock_acquire+0x8>)
 8004d4e:	f000 b8b3 	b.w	8004eb8 <__retarget_lock_acquire_recursive>
 8004d52:	bf00      	nop
 8004d54:	20000255 	.word	0x20000255

08004d58 <__sfp_lock_release>:
 8004d58:	4801      	ldr	r0, [pc, #4]	; (8004d60 <__sfp_lock_release+0x8>)
 8004d5a:	f000 b8ae 	b.w	8004eba <__retarget_lock_release_recursive>
 8004d5e:	bf00      	nop
 8004d60:	20000255 	.word	0x20000255

08004d64 <__sinit_lock_acquire>:
 8004d64:	4801      	ldr	r0, [pc, #4]	; (8004d6c <__sinit_lock_acquire+0x8>)
 8004d66:	f000 b8a7 	b.w	8004eb8 <__retarget_lock_acquire_recursive>
 8004d6a:	bf00      	nop
 8004d6c:	20000256 	.word	0x20000256

08004d70 <__sinit_lock_release>:
 8004d70:	4801      	ldr	r0, [pc, #4]	; (8004d78 <__sinit_lock_release+0x8>)
 8004d72:	f000 b8a2 	b.w	8004eba <__retarget_lock_release_recursive>
 8004d76:	bf00      	nop
 8004d78:	20000256 	.word	0x20000256

08004d7c <__sinit>:
 8004d7c:	b510      	push	{r4, lr}
 8004d7e:	4604      	mov	r4, r0
 8004d80:	f7ff fff0 	bl	8004d64 <__sinit_lock_acquire>
 8004d84:	69a3      	ldr	r3, [r4, #24]
 8004d86:	b11b      	cbz	r3, 8004d90 <__sinit+0x14>
 8004d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d8c:	f7ff bff0 	b.w	8004d70 <__sinit_lock_release>
 8004d90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004d94:	6523      	str	r3, [r4, #80]	; 0x50
 8004d96:	4b13      	ldr	r3, [pc, #76]	; (8004de4 <__sinit+0x68>)
 8004d98:	4a13      	ldr	r2, [pc, #76]	; (8004de8 <__sinit+0x6c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8004d9e:	42a3      	cmp	r3, r4
 8004da0:	bf04      	itt	eq
 8004da2:	2301      	moveq	r3, #1
 8004da4:	61a3      	streq	r3, [r4, #24]
 8004da6:	4620      	mov	r0, r4
 8004da8:	f000 f820 	bl	8004dec <__sfp>
 8004dac:	6060      	str	r0, [r4, #4]
 8004dae:	4620      	mov	r0, r4
 8004db0:	f000 f81c 	bl	8004dec <__sfp>
 8004db4:	60a0      	str	r0, [r4, #8]
 8004db6:	4620      	mov	r0, r4
 8004db8:	f000 f818 	bl	8004dec <__sfp>
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	60e0      	str	r0, [r4, #12]
 8004dc0:	2104      	movs	r1, #4
 8004dc2:	6860      	ldr	r0, [r4, #4]
 8004dc4:	f7ff ff82 	bl	8004ccc <std>
 8004dc8:	68a0      	ldr	r0, [r4, #8]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	2109      	movs	r1, #9
 8004dce:	f7ff ff7d 	bl	8004ccc <std>
 8004dd2:	68e0      	ldr	r0, [r4, #12]
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	2112      	movs	r1, #18
 8004dd8:	f7ff ff78 	bl	8004ccc <std>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	61a3      	str	r3, [r4, #24]
 8004de0:	e7d2      	b.n	8004d88 <__sinit+0xc>
 8004de2:	bf00      	nop
 8004de4:	08005950 	.word	0x08005950
 8004de8:	08004d15 	.word	0x08004d15

08004dec <__sfp>:
 8004dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dee:	4607      	mov	r7, r0
 8004df0:	f7ff ffac 	bl	8004d4c <__sfp_lock_acquire>
 8004df4:	4b1e      	ldr	r3, [pc, #120]	; (8004e70 <__sfp+0x84>)
 8004df6:	681e      	ldr	r6, [r3, #0]
 8004df8:	69b3      	ldr	r3, [r6, #24]
 8004dfa:	b913      	cbnz	r3, 8004e02 <__sfp+0x16>
 8004dfc:	4630      	mov	r0, r6
 8004dfe:	f7ff ffbd 	bl	8004d7c <__sinit>
 8004e02:	3648      	adds	r6, #72	; 0x48
 8004e04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	d503      	bpl.n	8004e14 <__sfp+0x28>
 8004e0c:	6833      	ldr	r3, [r6, #0]
 8004e0e:	b30b      	cbz	r3, 8004e54 <__sfp+0x68>
 8004e10:	6836      	ldr	r6, [r6, #0]
 8004e12:	e7f7      	b.n	8004e04 <__sfp+0x18>
 8004e14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004e18:	b9d5      	cbnz	r5, 8004e50 <__sfp+0x64>
 8004e1a:	4b16      	ldr	r3, [pc, #88]	; (8004e74 <__sfp+0x88>)
 8004e1c:	60e3      	str	r3, [r4, #12]
 8004e1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004e22:	6665      	str	r5, [r4, #100]	; 0x64
 8004e24:	f000 f847 	bl	8004eb6 <__retarget_lock_init_recursive>
 8004e28:	f7ff ff96 	bl	8004d58 <__sfp_lock_release>
 8004e2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004e30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004e34:	6025      	str	r5, [r4, #0]
 8004e36:	61a5      	str	r5, [r4, #24]
 8004e38:	2208      	movs	r2, #8
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004e40:	f7ff fd2c 	bl	800489c <memset>
 8004e44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004e48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004e4c:	4620      	mov	r0, r4
 8004e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e50:	3468      	adds	r4, #104	; 0x68
 8004e52:	e7d9      	b.n	8004e08 <__sfp+0x1c>
 8004e54:	2104      	movs	r1, #4
 8004e56:	4638      	mov	r0, r7
 8004e58:	f7ff ff62 	bl	8004d20 <__sfmoreglue>
 8004e5c:	4604      	mov	r4, r0
 8004e5e:	6030      	str	r0, [r6, #0]
 8004e60:	2800      	cmp	r0, #0
 8004e62:	d1d5      	bne.n	8004e10 <__sfp+0x24>
 8004e64:	f7ff ff78 	bl	8004d58 <__sfp_lock_release>
 8004e68:	230c      	movs	r3, #12
 8004e6a:	603b      	str	r3, [r7, #0]
 8004e6c:	e7ee      	b.n	8004e4c <__sfp+0x60>
 8004e6e:	bf00      	nop
 8004e70:	08005950 	.word	0x08005950
 8004e74:	ffff0001 	.word	0xffff0001

08004e78 <_fwalk_reent>:
 8004e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e7c:	4606      	mov	r6, r0
 8004e7e:	4688      	mov	r8, r1
 8004e80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004e84:	2700      	movs	r7, #0
 8004e86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e8a:	f1b9 0901 	subs.w	r9, r9, #1
 8004e8e:	d505      	bpl.n	8004e9c <_fwalk_reent+0x24>
 8004e90:	6824      	ldr	r4, [r4, #0]
 8004e92:	2c00      	cmp	r4, #0
 8004e94:	d1f7      	bne.n	8004e86 <_fwalk_reent+0xe>
 8004e96:	4638      	mov	r0, r7
 8004e98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e9c:	89ab      	ldrh	r3, [r5, #12]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d907      	bls.n	8004eb2 <_fwalk_reent+0x3a>
 8004ea2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	d003      	beq.n	8004eb2 <_fwalk_reent+0x3a>
 8004eaa:	4629      	mov	r1, r5
 8004eac:	4630      	mov	r0, r6
 8004eae:	47c0      	blx	r8
 8004eb0:	4307      	orrs	r7, r0
 8004eb2:	3568      	adds	r5, #104	; 0x68
 8004eb4:	e7e9      	b.n	8004e8a <_fwalk_reent+0x12>

08004eb6 <__retarget_lock_init_recursive>:
 8004eb6:	4770      	bx	lr

08004eb8 <__retarget_lock_acquire_recursive>:
 8004eb8:	4770      	bx	lr

08004eba <__retarget_lock_release_recursive>:
 8004eba:	4770      	bx	lr

08004ebc <__swhatbuf_r>:
 8004ebc:	b570      	push	{r4, r5, r6, lr}
 8004ebe:	460e      	mov	r6, r1
 8004ec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ec4:	2900      	cmp	r1, #0
 8004ec6:	b096      	sub	sp, #88	; 0x58
 8004ec8:	4614      	mov	r4, r2
 8004eca:	461d      	mov	r5, r3
 8004ecc:	da08      	bge.n	8004ee0 <__swhatbuf_r+0x24>
 8004ece:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	602a      	str	r2, [r5, #0]
 8004ed6:	061a      	lsls	r2, r3, #24
 8004ed8:	d410      	bmi.n	8004efc <__swhatbuf_r+0x40>
 8004eda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ede:	e00e      	b.n	8004efe <__swhatbuf_r+0x42>
 8004ee0:	466a      	mov	r2, sp
 8004ee2:	f000 fc95 	bl	8005810 <_fstat_r>
 8004ee6:	2800      	cmp	r0, #0
 8004ee8:	dbf1      	blt.n	8004ece <__swhatbuf_r+0x12>
 8004eea:	9a01      	ldr	r2, [sp, #4]
 8004eec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004ef0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004ef4:	425a      	negs	r2, r3
 8004ef6:	415a      	adcs	r2, r3
 8004ef8:	602a      	str	r2, [r5, #0]
 8004efa:	e7ee      	b.n	8004eda <__swhatbuf_r+0x1e>
 8004efc:	2340      	movs	r3, #64	; 0x40
 8004efe:	2000      	movs	r0, #0
 8004f00:	6023      	str	r3, [r4, #0]
 8004f02:	b016      	add	sp, #88	; 0x58
 8004f04:	bd70      	pop	{r4, r5, r6, pc}
	...

08004f08 <__smakebuf_r>:
 8004f08:	898b      	ldrh	r3, [r1, #12]
 8004f0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f0c:	079d      	lsls	r5, r3, #30
 8004f0e:	4606      	mov	r6, r0
 8004f10:	460c      	mov	r4, r1
 8004f12:	d507      	bpl.n	8004f24 <__smakebuf_r+0x1c>
 8004f14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004f18:	6023      	str	r3, [r4, #0]
 8004f1a:	6123      	str	r3, [r4, #16]
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	6163      	str	r3, [r4, #20]
 8004f20:	b002      	add	sp, #8
 8004f22:	bd70      	pop	{r4, r5, r6, pc}
 8004f24:	ab01      	add	r3, sp, #4
 8004f26:	466a      	mov	r2, sp
 8004f28:	f7ff ffc8 	bl	8004ebc <__swhatbuf_r>
 8004f2c:	9900      	ldr	r1, [sp, #0]
 8004f2e:	4605      	mov	r5, r0
 8004f30:	4630      	mov	r0, r6
 8004f32:	f000 f895 	bl	8005060 <_malloc_r>
 8004f36:	b948      	cbnz	r0, 8004f4c <__smakebuf_r+0x44>
 8004f38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f3c:	059a      	lsls	r2, r3, #22
 8004f3e:	d4ef      	bmi.n	8004f20 <__smakebuf_r+0x18>
 8004f40:	f023 0303 	bic.w	r3, r3, #3
 8004f44:	f043 0302 	orr.w	r3, r3, #2
 8004f48:	81a3      	strh	r3, [r4, #12]
 8004f4a:	e7e3      	b.n	8004f14 <__smakebuf_r+0xc>
 8004f4c:	4b0d      	ldr	r3, [pc, #52]	; (8004f84 <__smakebuf_r+0x7c>)
 8004f4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004f50:	89a3      	ldrh	r3, [r4, #12]
 8004f52:	6020      	str	r0, [r4, #0]
 8004f54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f58:	81a3      	strh	r3, [r4, #12]
 8004f5a:	9b00      	ldr	r3, [sp, #0]
 8004f5c:	6163      	str	r3, [r4, #20]
 8004f5e:	9b01      	ldr	r3, [sp, #4]
 8004f60:	6120      	str	r0, [r4, #16]
 8004f62:	b15b      	cbz	r3, 8004f7c <__smakebuf_r+0x74>
 8004f64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f68:	4630      	mov	r0, r6
 8004f6a:	f000 fc63 	bl	8005834 <_isatty_r>
 8004f6e:	b128      	cbz	r0, 8004f7c <__smakebuf_r+0x74>
 8004f70:	89a3      	ldrh	r3, [r4, #12]
 8004f72:	f023 0303 	bic.w	r3, r3, #3
 8004f76:	f043 0301 	orr.w	r3, r3, #1
 8004f7a:	81a3      	strh	r3, [r4, #12]
 8004f7c:	89a0      	ldrh	r0, [r4, #12]
 8004f7e:	4305      	orrs	r5, r0
 8004f80:	81a5      	strh	r5, [r4, #12]
 8004f82:	e7cd      	b.n	8004f20 <__smakebuf_r+0x18>
 8004f84:	08004d15 	.word	0x08004d15

08004f88 <_free_r>:
 8004f88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004f8a:	2900      	cmp	r1, #0
 8004f8c:	d044      	beq.n	8005018 <_free_r+0x90>
 8004f8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f92:	9001      	str	r0, [sp, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	f1a1 0404 	sub.w	r4, r1, #4
 8004f9a:	bfb8      	it	lt
 8004f9c:	18e4      	addlt	r4, r4, r3
 8004f9e:	f000 fc6b 	bl	8005878 <__malloc_lock>
 8004fa2:	4a1e      	ldr	r2, [pc, #120]	; (800501c <_free_r+0x94>)
 8004fa4:	9801      	ldr	r0, [sp, #4]
 8004fa6:	6813      	ldr	r3, [r2, #0]
 8004fa8:	b933      	cbnz	r3, 8004fb8 <_free_r+0x30>
 8004faa:	6063      	str	r3, [r4, #4]
 8004fac:	6014      	str	r4, [r2, #0]
 8004fae:	b003      	add	sp, #12
 8004fb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004fb4:	f000 bc66 	b.w	8005884 <__malloc_unlock>
 8004fb8:	42a3      	cmp	r3, r4
 8004fba:	d908      	bls.n	8004fce <_free_r+0x46>
 8004fbc:	6825      	ldr	r5, [r4, #0]
 8004fbe:	1961      	adds	r1, r4, r5
 8004fc0:	428b      	cmp	r3, r1
 8004fc2:	bf01      	itttt	eq
 8004fc4:	6819      	ldreq	r1, [r3, #0]
 8004fc6:	685b      	ldreq	r3, [r3, #4]
 8004fc8:	1949      	addeq	r1, r1, r5
 8004fca:	6021      	streq	r1, [r4, #0]
 8004fcc:	e7ed      	b.n	8004faa <_free_r+0x22>
 8004fce:	461a      	mov	r2, r3
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	b10b      	cbz	r3, 8004fd8 <_free_r+0x50>
 8004fd4:	42a3      	cmp	r3, r4
 8004fd6:	d9fa      	bls.n	8004fce <_free_r+0x46>
 8004fd8:	6811      	ldr	r1, [r2, #0]
 8004fda:	1855      	adds	r5, r2, r1
 8004fdc:	42a5      	cmp	r5, r4
 8004fde:	d10b      	bne.n	8004ff8 <_free_r+0x70>
 8004fe0:	6824      	ldr	r4, [r4, #0]
 8004fe2:	4421      	add	r1, r4
 8004fe4:	1854      	adds	r4, r2, r1
 8004fe6:	42a3      	cmp	r3, r4
 8004fe8:	6011      	str	r1, [r2, #0]
 8004fea:	d1e0      	bne.n	8004fae <_free_r+0x26>
 8004fec:	681c      	ldr	r4, [r3, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	6053      	str	r3, [r2, #4]
 8004ff2:	4421      	add	r1, r4
 8004ff4:	6011      	str	r1, [r2, #0]
 8004ff6:	e7da      	b.n	8004fae <_free_r+0x26>
 8004ff8:	d902      	bls.n	8005000 <_free_r+0x78>
 8004ffa:	230c      	movs	r3, #12
 8004ffc:	6003      	str	r3, [r0, #0]
 8004ffe:	e7d6      	b.n	8004fae <_free_r+0x26>
 8005000:	6825      	ldr	r5, [r4, #0]
 8005002:	1961      	adds	r1, r4, r5
 8005004:	428b      	cmp	r3, r1
 8005006:	bf04      	itt	eq
 8005008:	6819      	ldreq	r1, [r3, #0]
 800500a:	685b      	ldreq	r3, [r3, #4]
 800500c:	6063      	str	r3, [r4, #4]
 800500e:	bf04      	itt	eq
 8005010:	1949      	addeq	r1, r1, r5
 8005012:	6021      	streq	r1, [r4, #0]
 8005014:	6054      	str	r4, [r2, #4]
 8005016:	e7ca      	b.n	8004fae <_free_r+0x26>
 8005018:	b003      	add	sp, #12
 800501a:	bd30      	pop	{r4, r5, pc}
 800501c:	20000258 	.word	0x20000258

08005020 <sbrk_aligned>:
 8005020:	b570      	push	{r4, r5, r6, lr}
 8005022:	4e0e      	ldr	r6, [pc, #56]	; (800505c <sbrk_aligned+0x3c>)
 8005024:	460c      	mov	r4, r1
 8005026:	6831      	ldr	r1, [r6, #0]
 8005028:	4605      	mov	r5, r0
 800502a:	b911      	cbnz	r1, 8005032 <sbrk_aligned+0x12>
 800502c:	f000 fb7a 	bl	8005724 <_sbrk_r>
 8005030:	6030      	str	r0, [r6, #0]
 8005032:	4621      	mov	r1, r4
 8005034:	4628      	mov	r0, r5
 8005036:	f000 fb75 	bl	8005724 <_sbrk_r>
 800503a:	1c43      	adds	r3, r0, #1
 800503c:	d00a      	beq.n	8005054 <sbrk_aligned+0x34>
 800503e:	1cc4      	adds	r4, r0, #3
 8005040:	f024 0403 	bic.w	r4, r4, #3
 8005044:	42a0      	cmp	r0, r4
 8005046:	d007      	beq.n	8005058 <sbrk_aligned+0x38>
 8005048:	1a21      	subs	r1, r4, r0
 800504a:	4628      	mov	r0, r5
 800504c:	f000 fb6a 	bl	8005724 <_sbrk_r>
 8005050:	3001      	adds	r0, #1
 8005052:	d101      	bne.n	8005058 <sbrk_aligned+0x38>
 8005054:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005058:	4620      	mov	r0, r4
 800505a:	bd70      	pop	{r4, r5, r6, pc}
 800505c:	2000025c 	.word	0x2000025c

08005060 <_malloc_r>:
 8005060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005064:	1ccd      	adds	r5, r1, #3
 8005066:	f025 0503 	bic.w	r5, r5, #3
 800506a:	3508      	adds	r5, #8
 800506c:	2d0c      	cmp	r5, #12
 800506e:	bf38      	it	cc
 8005070:	250c      	movcc	r5, #12
 8005072:	2d00      	cmp	r5, #0
 8005074:	4607      	mov	r7, r0
 8005076:	db01      	blt.n	800507c <_malloc_r+0x1c>
 8005078:	42a9      	cmp	r1, r5
 800507a:	d905      	bls.n	8005088 <_malloc_r+0x28>
 800507c:	230c      	movs	r3, #12
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	2600      	movs	r6, #0
 8005082:	4630      	mov	r0, r6
 8005084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005088:	4e2e      	ldr	r6, [pc, #184]	; (8005144 <_malloc_r+0xe4>)
 800508a:	f000 fbf5 	bl	8005878 <__malloc_lock>
 800508e:	6833      	ldr	r3, [r6, #0]
 8005090:	461c      	mov	r4, r3
 8005092:	bb34      	cbnz	r4, 80050e2 <_malloc_r+0x82>
 8005094:	4629      	mov	r1, r5
 8005096:	4638      	mov	r0, r7
 8005098:	f7ff ffc2 	bl	8005020 <sbrk_aligned>
 800509c:	1c43      	adds	r3, r0, #1
 800509e:	4604      	mov	r4, r0
 80050a0:	d14d      	bne.n	800513e <_malloc_r+0xde>
 80050a2:	6834      	ldr	r4, [r6, #0]
 80050a4:	4626      	mov	r6, r4
 80050a6:	2e00      	cmp	r6, #0
 80050a8:	d140      	bne.n	800512c <_malloc_r+0xcc>
 80050aa:	6823      	ldr	r3, [r4, #0]
 80050ac:	4631      	mov	r1, r6
 80050ae:	4638      	mov	r0, r7
 80050b0:	eb04 0803 	add.w	r8, r4, r3
 80050b4:	f000 fb36 	bl	8005724 <_sbrk_r>
 80050b8:	4580      	cmp	r8, r0
 80050ba:	d13a      	bne.n	8005132 <_malloc_r+0xd2>
 80050bc:	6821      	ldr	r1, [r4, #0]
 80050be:	3503      	adds	r5, #3
 80050c0:	1a6d      	subs	r5, r5, r1
 80050c2:	f025 0503 	bic.w	r5, r5, #3
 80050c6:	3508      	adds	r5, #8
 80050c8:	2d0c      	cmp	r5, #12
 80050ca:	bf38      	it	cc
 80050cc:	250c      	movcc	r5, #12
 80050ce:	4629      	mov	r1, r5
 80050d0:	4638      	mov	r0, r7
 80050d2:	f7ff ffa5 	bl	8005020 <sbrk_aligned>
 80050d6:	3001      	adds	r0, #1
 80050d8:	d02b      	beq.n	8005132 <_malloc_r+0xd2>
 80050da:	6823      	ldr	r3, [r4, #0]
 80050dc:	442b      	add	r3, r5
 80050de:	6023      	str	r3, [r4, #0]
 80050e0:	e00e      	b.n	8005100 <_malloc_r+0xa0>
 80050e2:	6822      	ldr	r2, [r4, #0]
 80050e4:	1b52      	subs	r2, r2, r5
 80050e6:	d41e      	bmi.n	8005126 <_malloc_r+0xc6>
 80050e8:	2a0b      	cmp	r2, #11
 80050ea:	d916      	bls.n	800511a <_malloc_r+0xba>
 80050ec:	1961      	adds	r1, r4, r5
 80050ee:	42a3      	cmp	r3, r4
 80050f0:	6025      	str	r5, [r4, #0]
 80050f2:	bf18      	it	ne
 80050f4:	6059      	strne	r1, [r3, #4]
 80050f6:	6863      	ldr	r3, [r4, #4]
 80050f8:	bf08      	it	eq
 80050fa:	6031      	streq	r1, [r6, #0]
 80050fc:	5162      	str	r2, [r4, r5]
 80050fe:	604b      	str	r3, [r1, #4]
 8005100:	4638      	mov	r0, r7
 8005102:	f104 060b 	add.w	r6, r4, #11
 8005106:	f000 fbbd 	bl	8005884 <__malloc_unlock>
 800510a:	f026 0607 	bic.w	r6, r6, #7
 800510e:	1d23      	adds	r3, r4, #4
 8005110:	1af2      	subs	r2, r6, r3
 8005112:	d0b6      	beq.n	8005082 <_malloc_r+0x22>
 8005114:	1b9b      	subs	r3, r3, r6
 8005116:	50a3      	str	r3, [r4, r2]
 8005118:	e7b3      	b.n	8005082 <_malloc_r+0x22>
 800511a:	6862      	ldr	r2, [r4, #4]
 800511c:	42a3      	cmp	r3, r4
 800511e:	bf0c      	ite	eq
 8005120:	6032      	streq	r2, [r6, #0]
 8005122:	605a      	strne	r2, [r3, #4]
 8005124:	e7ec      	b.n	8005100 <_malloc_r+0xa0>
 8005126:	4623      	mov	r3, r4
 8005128:	6864      	ldr	r4, [r4, #4]
 800512a:	e7b2      	b.n	8005092 <_malloc_r+0x32>
 800512c:	4634      	mov	r4, r6
 800512e:	6876      	ldr	r6, [r6, #4]
 8005130:	e7b9      	b.n	80050a6 <_malloc_r+0x46>
 8005132:	230c      	movs	r3, #12
 8005134:	603b      	str	r3, [r7, #0]
 8005136:	4638      	mov	r0, r7
 8005138:	f000 fba4 	bl	8005884 <__malloc_unlock>
 800513c:	e7a1      	b.n	8005082 <_malloc_r+0x22>
 800513e:	6025      	str	r5, [r4, #0]
 8005140:	e7de      	b.n	8005100 <_malloc_r+0xa0>
 8005142:	bf00      	nop
 8005144:	20000258 	.word	0x20000258

08005148 <__sfputc_r>:
 8005148:	6893      	ldr	r3, [r2, #8]
 800514a:	3b01      	subs	r3, #1
 800514c:	2b00      	cmp	r3, #0
 800514e:	b410      	push	{r4}
 8005150:	6093      	str	r3, [r2, #8]
 8005152:	da08      	bge.n	8005166 <__sfputc_r+0x1e>
 8005154:	6994      	ldr	r4, [r2, #24]
 8005156:	42a3      	cmp	r3, r4
 8005158:	db01      	blt.n	800515e <__sfputc_r+0x16>
 800515a:	290a      	cmp	r1, #10
 800515c:	d103      	bne.n	8005166 <__sfputc_r+0x1e>
 800515e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005162:	f7ff bc31 	b.w	80049c8 <__swbuf_r>
 8005166:	6813      	ldr	r3, [r2, #0]
 8005168:	1c58      	adds	r0, r3, #1
 800516a:	6010      	str	r0, [r2, #0]
 800516c:	7019      	strb	r1, [r3, #0]
 800516e:	4608      	mov	r0, r1
 8005170:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005174:	4770      	bx	lr

08005176 <__sfputs_r>:
 8005176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005178:	4606      	mov	r6, r0
 800517a:	460f      	mov	r7, r1
 800517c:	4614      	mov	r4, r2
 800517e:	18d5      	adds	r5, r2, r3
 8005180:	42ac      	cmp	r4, r5
 8005182:	d101      	bne.n	8005188 <__sfputs_r+0x12>
 8005184:	2000      	movs	r0, #0
 8005186:	e007      	b.n	8005198 <__sfputs_r+0x22>
 8005188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800518c:	463a      	mov	r2, r7
 800518e:	4630      	mov	r0, r6
 8005190:	f7ff ffda 	bl	8005148 <__sfputc_r>
 8005194:	1c43      	adds	r3, r0, #1
 8005196:	d1f3      	bne.n	8005180 <__sfputs_r+0xa>
 8005198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800519c <_vfiprintf_r>:
 800519c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051a0:	460d      	mov	r5, r1
 80051a2:	b09d      	sub	sp, #116	; 0x74
 80051a4:	4614      	mov	r4, r2
 80051a6:	4698      	mov	r8, r3
 80051a8:	4606      	mov	r6, r0
 80051aa:	b118      	cbz	r0, 80051b4 <_vfiprintf_r+0x18>
 80051ac:	6983      	ldr	r3, [r0, #24]
 80051ae:	b90b      	cbnz	r3, 80051b4 <_vfiprintf_r+0x18>
 80051b0:	f7ff fde4 	bl	8004d7c <__sinit>
 80051b4:	4b89      	ldr	r3, [pc, #548]	; (80053dc <_vfiprintf_r+0x240>)
 80051b6:	429d      	cmp	r5, r3
 80051b8:	d11b      	bne.n	80051f2 <_vfiprintf_r+0x56>
 80051ba:	6875      	ldr	r5, [r6, #4]
 80051bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051be:	07d9      	lsls	r1, r3, #31
 80051c0:	d405      	bmi.n	80051ce <_vfiprintf_r+0x32>
 80051c2:	89ab      	ldrh	r3, [r5, #12]
 80051c4:	059a      	lsls	r2, r3, #22
 80051c6:	d402      	bmi.n	80051ce <_vfiprintf_r+0x32>
 80051c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051ca:	f7ff fe75 	bl	8004eb8 <__retarget_lock_acquire_recursive>
 80051ce:	89ab      	ldrh	r3, [r5, #12]
 80051d0:	071b      	lsls	r3, r3, #28
 80051d2:	d501      	bpl.n	80051d8 <_vfiprintf_r+0x3c>
 80051d4:	692b      	ldr	r3, [r5, #16]
 80051d6:	b9eb      	cbnz	r3, 8005214 <_vfiprintf_r+0x78>
 80051d8:	4629      	mov	r1, r5
 80051da:	4630      	mov	r0, r6
 80051dc:	f7ff fc46 	bl	8004a6c <__swsetup_r>
 80051e0:	b1c0      	cbz	r0, 8005214 <_vfiprintf_r+0x78>
 80051e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051e4:	07dc      	lsls	r4, r3, #31
 80051e6:	d50e      	bpl.n	8005206 <_vfiprintf_r+0x6a>
 80051e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051ec:	b01d      	add	sp, #116	; 0x74
 80051ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f2:	4b7b      	ldr	r3, [pc, #492]	; (80053e0 <_vfiprintf_r+0x244>)
 80051f4:	429d      	cmp	r5, r3
 80051f6:	d101      	bne.n	80051fc <_vfiprintf_r+0x60>
 80051f8:	68b5      	ldr	r5, [r6, #8]
 80051fa:	e7df      	b.n	80051bc <_vfiprintf_r+0x20>
 80051fc:	4b79      	ldr	r3, [pc, #484]	; (80053e4 <_vfiprintf_r+0x248>)
 80051fe:	429d      	cmp	r5, r3
 8005200:	bf08      	it	eq
 8005202:	68f5      	ldreq	r5, [r6, #12]
 8005204:	e7da      	b.n	80051bc <_vfiprintf_r+0x20>
 8005206:	89ab      	ldrh	r3, [r5, #12]
 8005208:	0598      	lsls	r0, r3, #22
 800520a:	d4ed      	bmi.n	80051e8 <_vfiprintf_r+0x4c>
 800520c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800520e:	f7ff fe54 	bl	8004eba <__retarget_lock_release_recursive>
 8005212:	e7e9      	b.n	80051e8 <_vfiprintf_r+0x4c>
 8005214:	2300      	movs	r3, #0
 8005216:	9309      	str	r3, [sp, #36]	; 0x24
 8005218:	2320      	movs	r3, #32
 800521a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800521e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005222:	2330      	movs	r3, #48	; 0x30
 8005224:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80053e8 <_vfiprintf_r+0x24c>
 8005228:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800522c:	f04f 0901 	mov.w	r9, #1
 8005230:	4623      	mov	r3, r4
 8005232:	469a      	mov	sl, r3
 8005234:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005238:	b10a      	cbz	r2, 800523e <_vfiprintf_r+0xa2>
 800523a:	2a25      	cmp	r2, #37	; 0x25
 800523c:	d1f9      	bne.n	8005232 <_vfiprintf_r+0x96>
 800523e:	ebba 0b04 	subs.w	fp, sl, r4
 8005242:	d00b      	beq.n	800525c <_vfiprintf_r+0xc0>
 8005244:	465b      	mov	r3, fp
 8005246:	4622      	mov	r2, r4
 8005248:	4629      	mov	r1, r5
 800524a:	4630      	mov	r0, r6
 800524c:	f7ff ff93 	bl	8005176 <__sfputs_r>
 8005250:	3001      	adds	r0, #1
 8005252:	f000 80aa 	beq.w	80053aa <_vfiprintf_r+0x20e>
 8005256:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005258:	445a      	add	r2, fp
 800525a:	9209      	str	r2, [sp, #36]	; 0x24
 800525c:	f89a 3000 	ldrb.w	r3, [sl]
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 80a2 	beq.w	80053aa <_vfiprintf_r+0x20e>
 8005266:	2300      	movs	r3, #0
 8005268:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800526c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005270:	f10a 0a01 	add.w	sl, sl, #1
 8005274:	9304      	str	r3, [sp, #16]
 8005276:	9307      	str	r3, [sp, #28]
 8005278:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800527c:	931a      	str	r3, [sp, #104]	; 0x68
 800527e:	4654      	mov	r4, sl
 8005280:	2205      	movs	r2, #5
 8005282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005286:	4858      	ldr	r0, [pc, #352]	; (80053e8 <_vfiprintf_r+0x24c>)
 8005288:	f7fa ffa2 	bl	80001d0 <memchr>
 800528c:	9a04      	ldr	r2, [sp, #16]
 800528e:	b9d8      	cbnz	r0, 80052c8 <_vfiprintf_r+0x12c>
 8005290:	06d1      	lsls	r1, r2, #27
 8005292:	bf44      	itt	mi
 8005294:	2320      	movmi	r3, #32
 8005296:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800529a:	0713      	lsls	r3, r2, #28
 800529c:	bf44      	itt	mi
 800529e:	232b      	movmi	r3, #43	; 0x2b
 80052a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052a4:	f89a 3000 	ldrb.w	r3, [sl]
 80052a8:	2b2a      	cmp	r3, #42	; 0x2a
 80052aa:	d015      	beq.n	80052d8 <_vfiprintf_r+0x13c>
 80052ac:	9a07      	ldr	r2, [sp, #28]
 80052ae:	4654      	mov	r4, sl
 80052b0:	2000      	movs	r0, #0
 80052b2:	f04f 0c0a 	mov.w	ip, #10
 80052b6:	4621      	mov	r1, r4
 80052b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052bc:	3b30      	subs	r3, #48	; 0x30
 80052be:	2b09      	cmp	r3, #9
 80052c0:	d94e      	bls.n	8005360 <_vfiprintf_r+0x1c4>
 80052c2:	b1b0      	cbz	r0, 80052f2 <_vfiprintf_r+0x156>
 80052c4:	9207      	str	r2, [sp, #28]
 80052c6:	e014      	b.n	80052f2 <_vfiprintf_r+0x156>
 80052c8:	eba0 0308 	sub.w	r3, r0, r8
 80052cc:	fa09 f303 	lsl.w	r3, r9, r3
 80052d0:	4313      	orrs	r3, r2
 80052d2:	9304      	str	r3, [sp, #16]
 80052d4:	46a2      	mov	sl, r4
 80052d6:	e7d2      	b.n	800527e <_vfiprintf_r+0xe2>
 80052d8:	9b03      	ldr	r3, [sp, #12]
 80052da:	1d19      	adds	r1, r3, #4
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	9103      	str	r1, [sp, #12]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	bfbb      	ittet	lt
 80052e4:	425b      	neglt	r3, r3
 80052e6:	f042 0202 	orrlt.w	r2, r2, #2
 80052ea:	9307      	strge	r3, [sp, #28]
 80052ec:	9307      	strlt	r3, [sp, #28]
 80052ee:	bfb8      	it	lt
 80052f0:	9204      	strlt	r2, [sp, #16]
 80052f2:	7823      	ldrb	r3, [r4, #0]
 80052f4:	2b2e      	cmp	r3, #46	; 0x2e
 80052f6:	d10c      	bne.n	8005312 <_vfiprintf_r+0x176>
 80052f8:	7863      	ldrb	r3, [r4, #1]
 80052fa:	2b2a      	cmp	r3, #42	; 0x2a
 80052fc:	d135      	bne.n	800536a <_vfiprintf_r+0x1ce>
 80052fe:	9b03      	ldr	r3, [sp, #12]
 8005300:	1d1a      	adds	r2, r3, #4
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	9203      	str	r2, [sp, #12]
 8005306:	2b00      	cmp	r3, #0
 8005308:	bfb8      	it	lt
 800530a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800530e:	3402      	adds	r4, #2
 8005310:	9305      	str	r3, [sp, #20]
 8005312:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80053f8 <_vfiprintf_r+0x25c>
 8005316:	7821      	ldrb	r1, [r4, #0]
 8005318:	2203      	movs	r2, #3
 800531a:	4650      	mov	r0, sl
 800531c:	f7fa ff58 	bl	80001d0 <memchr>
 8005320:	b140      	cbz	r0, 8005334 <_vfiprintf_r+0x198>
 8005322:	2340      	movs	r3, #64	; 0x40
 8005324:	eba0 000a 	sub.w	r0, r0, sl
 8005328:	fa03 f000 	lsl.w	r0, r3, r0
 800532c:	9b04      	ldr	r3, [sp, #16]
 800532e:	4303      	orrs	r3, r0
 8005330:	3401      	adds	r4, #1
 8005332:	9304      	str	r3, [sp, #16]
 8005334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005338:	482c      	ldr	r0, [pc, #176]	; (80053ec <_vfiprintf_r+0x250>)
 800533a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800533e:	2206      	movs	r2, #6
 8005340:	f7fa ff46 	bl	80001d0 <memchr>
 8005344:	2800      	cmp	r0, #0
 8005346:	d03f      	beq.n	80053c8 <_vfiprintf_r+0x22c>
 8005348:	4b29      	ldr	r3, [pc, #164]	; (80053f0 <_vfiprintf_r+0x254>)
 800534a:	bb1b      	cbnz	r3, 8005394 <_vfiprintf_r+0x1f8>
 800534c:	9b03      	ldr	r3, [sp, #12]
 800534e:	3307      	adds	r3, #7
 8005350:	f023 0307 	bic.w	r3, r3, #7
 8005354:	3308      	adds	r3, #8
 8005356:	9303      	str	r3, [sp, #12]
 8005358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800535a:	443b      	add	r3, r7
 800535c:	9309      	str	r3, [sp, #36]	; 0x24
 800535e:	e767      	b.n	8005230 <_vfiprintf_r+0x94>
 8005360:	fb0c 3202 	mla	r2, ip, r2, r3
 8005364:	460c      	mov	r4, r1
 8005366:	2001      	movs	r0, #1
 8005368:	e7a5      	b.n	80052b6 <_vfiprintf_r+0x11a>
 800536a:	2300      	movs	r3, #0
 800536c:	3401      	adds	r4, #1
 800536e:	9305      	str	r3, [sp, #20]
 8005370:	4619      	mov	r1, r3
 8005372:	f04f 0c0a 	mov.w	ip, #10
 8005376:	4620      	mov	r0, r4
 8005378:	f810 2b01 	ldrb.w	r2, [r0], #1
 800537c:	3a30      	subs	r2, #48	; 0x30
 800537e:	2a09      	cmp	r2, #9
 8005380:	d903      	bls.n	800538a <_vfiprintf_r+0x1ee>
 8005382:	2b00      	cmp	r3, #0
 8005384:	d0c5      	beq.n	8005312 <_vfiprintf_r+0x176>
 8005386:	9105      	str	r1, [sp, #20]
 8005388:	e7c3      	b.n	8005312 <_vfiprintf_r+0x176>
 800538a:	fb0c 2101 	mla	r1, ip, r1, r2
 800538e:	4604      	mov	r4, r0
 8005390:	2301      	movs	r3, #1
 8005392:	e7f0      	b.n	8005376 <_vfiprintf_r+0x1da>
 8005394:	ab03      	add	r3, sp, #12
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	462a      	mov	r2, r5
 800539a:	4b16      	ldr	r3, [pc, #88]	; (80053f4 <_vfiprintf_r+0x258>)
 800539c:	a904      	add	r1, sp, #16
 800539e:	4630      	mov	r0, r6
 80053a0:	f3af 8000 	nop.w
 80053a4:	4607      	mov	r7, r0
 80053a6:	1c78      	adds	r0, r7, #1
 80053a8:	d1d6      	bne.n	8005358 <_vfiprintf_r+0x1bc>
 80053aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053ac:	07d9      	lsls	r1, r3, #31
 80053ae:	d405      	bmi.n	80053bc <_vfiprintf_r+0x220>
 80053b0:	89ab      	ldrh	r3, [r5, #12]
 80053b2:	059a      	lsls	r2, r3, #22
 80053b4:	d402      	bmi.n	80053bc <_vfiprintf_r+0x220>
 80053b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053b8:	f7ff fd7f 	bl	8004eba <__retarget_lock_release_recursive>
 80053bc:	89ab      	ldrh	r3, [r5, #12]
 80053be:	065b      	lsls	r3, r3, #25
 80053c0:	f53f af12 	bmi.w	80051e8 <_vfiprintf_r+0x4c>
 80053c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053c6:	e711      	b.n	80051ec <_vfiprintf_r+0x50>
 80053c8:	ab03      	add	r3, sp, #12
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	462a      	mov	r2, r5
 80053ce:	4b09      	ldr	r3, [pc, #36]	; (80053f4 <_vfiprintf_r+0x258>)
 80053d0:	a904      	add	r1, sp, #16
 80053d2:	4630      	mov	r0, r6
 80053d4:	f000 f880 	bl	80054d8 <_printf_i>
 80053d8:	e7e4      	b.n	80053a4 <_vfiprintf_r+0x208>
 80053da:	bf00      	nop
 80053dc:	08005974 	.word	0x08005974
 80053e0:	08005994 	.word	0x08005994
 80053e4:	08005954 	.word	0x08005954
 80053e8:	080059b4 	.word	0x080059b4
 80053ec:	080059be 	.word	0x080059be
 80053f0:	00000000 	.word	0x00000000
 80053f4:	08005177 	.word	0x08005177
 80053f8:	080059ba 	.word	0x080059ba

080053fc <_printf_common>:
 80053fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005400:	4616      	mov	r6, r2
 8005402:	4699      	mov	r9, r3
 8005404:	688a      	ldr	r2, [r1, #8]
 8005406:	690b      	ldr	r3, [r1, #16]
 8005408:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800540c:	4293      	cmp	r3, r2
 800540e:	bfb8      	it	lt
 8005410:	4613      	movlt	r3, r2
 8005412:	6033      	str	r3, [r6, #0]
 8005414:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005418:	4607      	mov	r7, r0
 800541a:	460c      	mov	r4, r1
 800541c:	b10a      	cbz	r2, 8005422 <_printf_common+0x26>
 800541e:	3301      	adds	r3, #1
 8005420:	6033      	str	r3, [r6, #0]
 8005422:	6823      	ldr	r3, [r4, #0]
 8005424:	0699      	lsls	r1, r3, #26
 8005426:	bf42      	ittt	mi
 8005428:	6833      	ldrmi	r3, [r6, #0]
 800542a:	3302      	addmi	r3, #2
 800542c:	6033      	strmi	r3, [r6, #0]
 800542e:	6825      	ldr	r5, [r4, #0]
 8005430:	f015 0506 	ands.w	r5, r5, #6
 8005434:	d106      	bne.n	8005444 <_printf_common+0x48>
 8005436:	f104 0a19 	add.w	sl, r4, #25
 800543a:	68e3      	ldr	r3, [r4, #12]
 800543c:	6832      	ldr	r2, [r6, #0]
 800543e:	1a9b      	subs	r3, r3, r2
 8005440:	42ab      	cmp	r3, r5
 8005442:	dc26      	bgt.n	8005492 <_printf_common+0x96>
 8005444:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005448:	1e13      	subs	r3, r2, #0
 800544a:	6822      	ldr	r2, [r4, #0]
 800544c:	bf18      	it	ne
 800544e:	2301      	movne	r3, #1
 8005450:	0692      	lsls	r2, r2, #26
 8005452:	d42b      	bmi.n	80054ac <_printf_common+0xb0>
 8005454:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005458:	4649      	mov	r1, r9
 800545a:	4638      	mov	r0, r7
 800545c:	47c0      	blx	r8
 800545e:	3001      	adds	r0, #1
 8005460:	d01e      	beq.n	80054a0 <_printf_common+0xa4>
 8005462:	6823      	ldr	r3, [r4, #0]
 8005464:	68e5      	ldr	r5, [r4, #12]
 8005466:	6832      	ldr	r2, [r6, #0]
 8005468:	f003 0306 	and.w	r3, r3, #6
 800546c:	2b04      	cmp	r3, #4
 800546e:	bf08      	it	eq
 8005470:	1aad      	subeq	r5, r5, r2
 8005472:	68a3      	ldr	r3, [r4, #8]
 8005474:	6922      	ldr	r2, [r4, #16]
 8005476:	bf0c      	ite	eq
 8005478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800547c:	2500      	movne	r5, #0
 800547e:	4293      	cmp	r3, r2
 8005480:	bfc4      	itt	gt
 8005482:	1a9b      	subgt	r3, r3, r2
 8005484:	18ed      	addgt	r5, r5, r3
 8005486:	2600      	movs	r6, #0
 8005488:	341a      	adds	r4, #26
 800548a:	42b5      	cmp	r5, r6
 800548c:	d11a      	bne.n	80054c4 <_printf_common+0xc8>
 800548e:	2000      	movs	r0, #0
 8005490:	e008      	b.n	80054a4 <_printf_common+0xa8>
 8005492:	2301      	movs	r3, #1
 8005494:	4652      	mov	r2, sl
 8005496:	4649      	mov	r1, r9
 8005498:	4638      	mov	r0, r7
 800549a:	47c0      	blx	r8
 800549c:	3001      	adds	r0, #1
 800549e:	d103      	bne.n	80054a8 <_printf_common+0xac>
 80054a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a8:	3501      	adds	r5, #1
 80054aa:	e7c6      	b.n	800543a <_printf_common+0x3e>
 80054ac:	18e1      	adds	r1, r4, r3
 80054ae:	1c5a      	adds	r2, r3, #1
 80054b0:	2030      	movs	r0, #48	; 0x30
 80054b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054b6:	4422      	add	r2, r4
 80054b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054c0:	3302      	adds	r3, #2
 80054c2:	e7c7      	b.n	8005454 <_printf_common+0x58>
 80054c4:	2301      	movs	r3, #1
 80054c6:	4622      	mov	r2, r4
 80054c8:	4649      	mov	r1, r9
 80054ca:	4638      	mov	r0, r7
 80054cc:	47c0      	blx	r8
 80054ce:	3001      	adds	r0, #1
 80054d0:	d0e6      	beq.n	80054a0 <_printf_common+0xa4>
 80054d2:	3601      	adds	r6, #1
 80054d4:	e7d9      	b.n	800548a <_printf_common+0x8e>
	...

080054d8 <_printf_i>:
 80054d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054dc:	7e0f      	ldrb	r7, [r1, #24]
 80054de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054e0:	2f78      	cmp	r7, #120	; 0x78
 80054e2:	4691      	mov	r9, r2
 80054e4:	4680      	mov	r8, r0
 80054e6:	460c      	mov	r4, r1
 80054e8:	469a      	mov	sl, r3
 80054ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054ee:	d807      	bhi.n	8005500 <_printf_i+0x28>
 80054f0:	2f62      	cmp	r7, #98	; 0x62
 80054f2:	d80a      	bhi.n	800550a <_printf_i+0x32>
 80054f4:	2f00      	cmp	r7, #0
 80054f6:	f000 80d8 	beq.w	80056aa <_printf_i+0x1d2>
 80054fa:	2f58      	cmp	r7, #88	; 0x58
 80054fc:	f000 80a3 	beq.w	8005646 <_printf_i+0x16e>
 8005500:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005504:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005508:	e03a      	b.n	8005580 <_printf_i+0xa8>
 800550a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800550e:	2b15      	cmp	r3, #21
 8005510:	d8f6      	bhi.n	8005500 <_printf_i+0x28>
 8005512:	a101      	add	r1, pc, #4	; (adr r1, 8005518 <_printf_i+0x40>)
 8005514:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005518:	08005571 	.word	0x08005571
 800551c:	08005585 	.word	0x08005585
 8005520:	08005501 	.word	0x08005501
 8005524:	08005501 	.word	0x08005501
 8005528:	08005501 	.word	0x08005501
 800552c:	08005501 	.word	0x08005501
 8005530:	08005585 	.word	0x08005585
 8005534:	08005501 	.word	0x08005501
 8005538:	08005501 	.word	0x08005501
 800553c:	08005501 	.word	0x08005501
 8005540:	08005501 	.word	0x08005501
 8005544:	08005691 	.word	0x08005691
 8005548:	080055b5 	.word	0x080055b5
 800554c:	08005673 	.word	0x08005673
 8005550:	08005501 	.word	0x08005501
 8005554:	08005501 	.word	0x08005501
 8005558:	080056b3 	.word	0x080056b3
 800555c:	08005501 	.word	0x08005501
 8005560:	080055b5 	.word	0x080055b5
 8005564:	08005501 	.word	0x08005501
 8005568:	08005501 	.word	0x08005501
 800556c:	0800567b 	.word	0x0800567b
 8005570:	682b      	ldr	r3, [r5, #0]
 8005572:	1d1a      	adds	r2, r3, #4
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	602a      	str	r2, [r5, #0]
 8005578:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800557c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005580:	2301      	movs	r3, #1
 8005582:	e0a3      	b.n	80056cc <_printf_i+0x1f4>
 8005584:	6820      	ldr	r0, [r4, #0]
 8005586:	6829      	ldr	r1, [r5, #0]
 8005588:	0606      	lsls	r6, r0, #24
 800558a:	f101 0304 	add.w	r3, r1, #4
 800558e:	d50a      	bpl.n	80055a6 <_printf_i+0xce>
 8005590:	680e      	ldr	r6, [r1, #0]
 8005592:	602b      	str	r3, [r5, #0]
 8005594:	2e00      	cmp	r6, #0
 8005596:	da03      	bge.n	80055a0 <_printf_i+0xc8>
 8005598:	232d      	movs	r3, #45	; 0x2d
 800559a:	4276      	negs	r6, r6
 800559c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055a0:	485e      	ldr	r0, [pc, #376]	; (800571c <_printf_i+0x244>)
 80055a2:	230a      	movs	r3, #10
 80055a4:	e019      	b.n	80055da <_printf_i+0x102>
 80055a6:	680e      	ldr	r6, [r1, #0]
 80055a8:	602b      	str	r3, [r5, #0]
 80055aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055ae:	bf18      	it	ne
 80055b0:	b236      	sxthne	r6, r6
 80055b2:	e7ef      	b.n	8005594 <_printf_i+0xbc>
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	6820      	ldr	r0, [r4, #0]
 80055b8:	1d19      	adds	r1, r3, #4
 80055ba:	6029      	str	r1, [r5, #0]
 80055bc:	0601      	lsls	r1, r0, #24
 80055be:	d501      	bpl.n	80055c4 <_printf_i+0xec>
 80055c0:	681e      	ldr	r6, [r3, #0]
 80055c2:	e002      	b.n	80055ca <_printf_i+0xf2>
 80055c4:	0646      	lsls	r6, r0, #25
 80055c6:	d5fb      	bpl.n	80055c0 <_printf_i+0xe8>
 80055c8:	881e      	ldrh	r6, [r3, #0]
 80055ca:	4854      	ldr	r0, [pc, #336]	; (800571c <_printf_i+0x244>)
 80055cc:	2f6f      	cmp	r7, #111	; 0x6f
 80055ce:	bf0c      	ite	eq
 80055d0:	2308      	moveq	r3, #8
 80055d2:	230a      	movne	r3, #10
 80055d4:	2100      	movs	r1, #0
 80055d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055da:	6865      	ldr	r5, [r4, #4]
 80055dc:	60a5      	str	r5, [r4, #8]
 80055de:	2d00      	cmp	r5, #0
 80055e0:	bfa2      	ittt	ge
 80055e2:	6821      	ldrge	r1, [r4, #0]
 80055e4:	f021 0104 	bicge.w	r1, r1, #4
 80055e8:	6021      	strge	r1, [r4, #0]
 80055ea:	b90e      	cbnz	r6, 80055f0 <_printf_i+0x118>
 80055ec:	2d00      	cmp	r5, #0
 80055ee:	d04d      	beq.n	800568c <_printf_i+0x1b4>
 80055f0:	4615      	mov	r5, r2
 80055f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80055f6:	fb03 6711 	mls	r7, r3, r1, r6
 80055fa:	5dc7      	ldrb	r7, [r0, r7]
 80055fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005600:	4637      	mov	r7, r6
 8005602:	42bb      	cmp	r3, r7
 8005604:	460e      	mov	r6, r1
 8005606:	d9f4      	bls.n	80055f2 <_printf_i+0x11a>
 8005608:	2b08      	cmp	r3, #8
 800560a:	d10b      	bne.n	8005624 <_printf_i+0x14c>
 800560c:	6823      	ldr	r3, [r4, #0]
 800560e:	07de      	lsls	r6, r3, #31
 8005610:	d508      	bpl.n	8005624 <_printf_i+0x14c>
 8005612:	6923      	ldr	r3, [r4, #16]
 8005614:	6861      	ldr	r1, [r4, #4]
 8005616:	4299      	cmp	r1, r3
 8005618:	bfde      	ittt	le
 800561a:	2330      	movle	r3, #48	; 0x30
 800561c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005620:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005624:	1b52      	subs	r2, r2, r5
 8005626:	6122      	str	r2, [r4, #16]
 8005628:	f8cd a000 	str.w	sl, [sp]
 800562c:	464b      	mov	r3, r9
 800562e:	aa03      	add	r2, sp, #12
 8005630:	4621      	mov	r1, r4
 8005632:	4640      	mov	r0, r8
 8005634:	f7ff fee2 	bl	80053fc <_printf_common>
 8005638:	3001      	adds	r0, #1
 800563a:	d14c      	bne.n	80056d6 <_printf_i+0x1fe>
 800563c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005640:	b004      	add	sp, #16
 8005642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005646:	4835      	ldr	r0, [pc, #212]	; (800571c <_printf_i+0x244>)
 8005648:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800564c:	6829      	ldr	r1, [r5, #0]
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	f851 6b04 	ldr.w	r6, [r1], #4
 8005654:	6029      	str	r1, [r5, #0]
 8005656:	061d      	lsls	r5, r3, #24
 8005658:	d514      	bpl.n	8005684 <_printf_i+0x1ac>
 800565a:	07df      	lsls	r7, r3, #31
 800565c:	bf44      	itt	mi
 800565e:	f043 0320 	orrmi.w	r3, r3, #32
 8005662:	6023      	strmi	r3, [r4, #0]
 8005664:	b91e      	cbnz	r6, 800566e <_printf_i+0x196>
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	f023 0320 	bic.w	r3, r3, #32
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	2310      	movs	r3, #16
 8005670:	e7b0      	b.n	80055d4 <_printf_i+0xfc>
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	f043 0320 	orr.w	r3, r3, #32
 8005678:	6023      	str	r3, [r4, #0]
 800567a:	2378      	movs	r3, #120	; 0x78
 800567c:	4828      	ldr	r0, [pc, #160]	; (8005720 <_printf_i+0x248>)
 800567e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005682:	e7e3      	b.n	800564c <_printf_i+0x174>
 8005684:	0659      	lsls	r1, r3, #25
 8005686:	bf48      	it	mi
 8005688:	b2b6      	uxthmi	r6, r6
 800568a:	e7e6      	b.n	800565a <_printf_i+0x182>
 800568c:	4615      	mov	r5, r2
 800568e:	e7bb      	b.n	8005608 <_printf_i+0x130>
 8005690:	682b      	ldr	r3, [r5, #0]
 8005692:	6826      	ldr	r6, [r4, #0]
 8005694:	6961      	ldr	r1, [r4, #20]
 8005696:	1d18      	adds	r0, r3, #4
 8005698:	6028      	str	r0, [r5, #0]
 800569a:	0635      	lsls	r5, r6, #24
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	d501      	bpl.n	80056a4 <_printf_i+0x1cc>
 80056a0:	6019      	str	r1, [r3, #0]
 80056a2:	e002      	b.n	80056aa <_printf_i+0x1d2>
 80056a4:	0670      	lsls	r0, r6, #25
 80056a6:	d5fb      	bpl.n	80056a0 <_printf_i+0x1c8>
 80056a8:	8019      	strh	r1, [r3, #0]
 80056aa:	2300      	movs	r3, #0
 80056ac:	6123      	str	r3, [r4, #16]
 80056ae:	4615      	mov	r5, r2
 80056b0:	e7ba      	b.n	8005628 <_printf_i+0x150>
 80056b2:	682b      	ldr	r3, [r5, #0]
 80056b4:	1d1a      	adds	r2, r3, #4
 80056b6:	602a      	str	r2, [r5, #0]
 80056b8:	681d      	ldr	r5, [r3, #0]
 80056ba:	6862      	ldr	r2, [r4, #4]
 80056bc:	2100      	movs	r1, #0
 80056be:	4628      	mov	r0, r5
 80056c0:	f7fa fd86 	bl	80001d0 <memchr>
 80056c4:	b108      	cbz	r0, 80056ca <_printf_i+0x1f2>
 80056c6:	1b40      	subs	r0, r0, r5
 80056c8:	6060      	str	r0, [r4, #4]
 80056ca:	6863      	ldr	r3, [r4, #4]
 80056cc:	6123      	str	r3, [r4, #16]
 80056ce:	2300      	movs	r3, #0
 80056d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056d4:	e7a8      	b.n	8005628 <_printf_i+0x150>
 80056d6:	6923      	ldr	r3, [r4, #16]
 80056d8:	462a      	mov	r2, r5
 80056da:	4649      	mov	r1, r9
 80056dc:	4640      	mov	r0, r8
 80056de:	47d0      	blx	sl
 80056e0:	3001      	adds	r0, #1
 80056e2:	d0ab      	beq.n	800563c <_printf_i+0x164>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	079b      	lsls	r3, r3, #30
 80056e8:	d413      	bmi.n	8005712 <_printf_i+0x23a>
 80056ea:	68e0      	ldr	r0, [r4, #12]
 80056ec:	9b03      	ldr	r3, [sp, #12]
 80056ee:	4298      	cmp	r0, r3
 80056f0:	bfb8      	it	lt
 80056f2:	4618      	movlt	r0, r3
 80056f4:	e7a4      	b.n	8005640 <_printf_i+0x168>
 80056f6:	2301      	movs	r3, #1
 80056f8:	4632      	mov	r2, r6
 80056fa:	4649      	mov	r1, r9
 80056fc:	4640      	mov	r0, r8
 80056fe:	47d0      	blx	sl
 8005700:	3001      	adds	r0, #1
 8005702:	d09b      	beq.n	800563c <_printf_i+0x164>
 8005704:	3501      	adds	r5, #1
 8005706:	68e3      	ldr	r3, [r4, #12]
 8005708:	9903      	ldr	r1, [sp, #12]
 800570a:	1a5b      	subs	r3, r3, r1
 800570c:	42ab      	cmp	r3, r5
 800570e:	dcf2      	bgt.n	80056f6 <_printf_i+0x21e>
 8005710:	e7eb      	b.n	80056ea <_printf_i+0x212>
 8005712:	2500      	movs	r5, #0
 8005714:	f104 0619 	add.w	r6, r4, #25
 8005718:	e7f5      	b.n	8005706 <_printf_i+0x22e>
 800571a:	bf00      	nop
 800571c:	080059c5 	.word	0x080059c5
 8005720:	080059d6 	.word	0x080059d6

08005724 <_sbrk_r>:
 8005724:	b538      	push	{r3, r4, r5, lr}
 8005726:	4d06      	ldr	r5, [pc, #24]	; (8005740 <_sbrk_r+0x1c>)
 8005728:	2300      	movs	r3, #0
 800572a:	4604      	mov	r4, r0
 800572c:	4608      	mov	r0, r1
 800572e:	602b      	str	r3, [r5, #0]
 8005730:	f7fb fd14 	bl	800115c <_sbrk>
 8005734:	1c43      	adds	r3, r0, #1
 8005736:	d102      	bne.n	800573e <_sbrk_r+0x1a>
 8005738:	682b      	ldr	r3, [r5, #0]
 800573a:	b103      	cbz	r3, 800573e <_sbrk_r+0x1a>
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	bd38      	pop	{r3, r4, r5, pc}
 8005740:	20000260 	.word	0x20000260

08005744 <__sread>:
 8005744:	b510      	push	{r4, lr}
 8005746:	460c      	mov	r4, r1
 8005748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800574c:	f000 f8a0 	bl	8005890 <_read_r>
 8005750:	2800      	cmp	r0, #0
 8005752:	bfab      	itete	ge
 8005754:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005756:	89a3      	ldrhlt	r3, [r4, #12]
 8005758:	181b      	addge	r3, r3, r0
 800575a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800575e:	bfac      	ite	ge
 8005760:	6563      	strge	r3, [r4, #84]	; 0x54
 8005762:	81a3      	strhlt	r3, [r4, #12]
 8005764:	bd10      	pop	{r4, pc}

08005766 <__swrite>:
 8005766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800576a:	461f      	mov	r7, r3
 800576c:	898b      	ldrh	r3, [r1, #12]
 800576e:	05db      	lsls	r3, r3, #23
 8005770:	4605      	mov	r5, r0
 8005772:	460c      	mov	r4, r1
 8005774:	4616      	mov	r6, r2
 8005776:	d505      	bpl.n	8005784 <__swrite+0x1e>
 8005778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800577c:	2302      	movs	r3, #2
 800577e:	2200      	movs	r2, #0
 8005780:	f000 f868 	bl	8005854 <_lseek_r>
 8005784:	89a3      	ldrh	r3, [r4, #12]
 8005786:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800578a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800578e:	81a3      	strh	r3, [r4, #12]
 8005790:	4632      	mov	r2, r6
 8005792:	463b      	mov	r3, r7
 8005794:	4628      	mov	r0, r5
 8005796:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800579a:	f000 b817 	b.w	80057cc <_write_r>

0800579e <__sseek>:
 800579e:	b510      	push	{r4, lr}
 80057a0:	460c      	mov	r4, r1
 80057a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057a6:	f000 f855 	bl	8005854 <_lseek_r>
 80057aa:	1c43      	adds	r3, r0, #1
 80057ac:	89a3      	ldrh	r3, [r4, #12]
 80057ae:	bf15      	itete	ne
 80057b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80057b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80057b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80057ba:	81a3      	strheq	r3, [r4, #12]
 80057bc:	bf18      	it	ne
 80057be:	81a3      	strhne	r3, [r4, #12]
 80057c0:	bd10      	pop	{r4, pc}

080057c2 <__sclose>:
 80057c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c6:	f000 b813 	b.w	80057f0 <_close_r>
	...

080057cc <_write_r>:
 80057cc:	b538      	push	{r3, r4, r5, lr}
 80057ce:	4d07      	ldr	r5, [pc, #28]	; (80057ec <_write_r+0x20>)
 80057d0:	4604      	mov	r4, r0
 80057d2:	4608      	mov	r0, r1
 80057d4:	4611      	mov	r1, r2
 80057d6:	2200      	movs	r2, #0
 80057d8:	602a      	str	r2, [r5, #0]
 80057da:	461a      	mov	r2, r3
 80057dc:	f7fb fc6d 	bl	80010ba <_write>
 80057e0:	1c43      	adds	r3, r0, #1
 80057e2:	d102      	bne.n	80057ea <_write_r+0x1e>
 80057e4:	682b      	ldr	r3, [r5, #0]
 80057e6:	b103      	cbz	r3, 80057ea <_write_r+0x1e>
 80057e8:	6023      	str	r3, [r4, #0]
 80057ea:	bd38      	pop	{r3, r4, r5, pc}
 80057ec:	20000260 	.word	0x20000260

080057f0 <_close_r>:
 80057f0:	b538      	push	{r3, r4, r5, lr}
 80057f2:	4d06      	ldr	r5, [pc, #24]	; (800580c <_close_r+0x1c>)
 80057f4:	2300      	movs	r3, #0
 80057f6:	4604      	mov	r4, r0
 80057f8:	4608      	mov	r0, r1
 80057fa:	602b      	str	r3, [r5, #0]
 80057fc:	f7fb fc79 	bl	80010f2 <_close>
 8005800:	1c43      	adds	r3, r0, #1
 8005802:	d102      	bne.n	800580a <_close_r+0x1a>
 8005804:	682b      	ldr	r3, [r5, #0]
 8005806:	b103      	cbz	r3, 800580a <_close_r+0x1a>
 8005808:	6023      	str	r3, [r4, #0]
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	20000260 	.word	0x20000260

08005810 <_fstat_r>:
 8005810:	b538      	push	{r3, r4, r5, lr}
 8005812:	4d07      	ldr	r5, [pc, #28]	; (8005830 <_fstat_r+0x20>)
 8005814:	2300      	movs	r3, #0
 8005816:	4604      	mov	r4, r0
 8005818:	4608      	mov	r0, r1
 800581a:	4611      	mov	r1, r2
 800581c:	602b      	str	r3, [r5, #0]
 800581e:	f7fb fc74 	bl	800110a <_fstat>
 8005822:	1c43      	adds	r3, r0, #1
 8005824:	d102      	bne.n	800582c <_fstat_r+0x1c>
 8005826:	682b      	ldr	r3, [r5, #0]
 8005828:	b103      	cbz	r3, 800582c <_fstat_r+0x1c>
 800582a:	6023      	str	r3, [r4, #0]
 800582c:	bd38      	pop	{r3, r4, r5, pc}
 800582e:	bf00      	nop
 8005830:	20000260 	.word	0x20000260

08005834 <_isatty_r>:
 8005834:	b538      	push	{r3, r4, r5, lr}
 8005836:	4d06      	ldr	r5, [pc, #24]	; (8005850 <_isatty_r+0x1c>)
 8005838:	2300      	movs	r3, #0
 800583a:	4604      	mov	r4, r0
 800583c:	4608      	mov	r0, r1
 800583e:	602b      	str	r3, [r5, #0]
 8005840:	f7fb fc73 	bl	800112a <_isatty>
 8005844:	1c43      	adds	r3, r0, #1
 8005846:	d102      	bne.n	800584e <_isatty_r+0x1a>
 8005848:	682b      	ldr	r3, [r5, #0]
 800584a:	b103      	cbz	r3, 800584e <_isatty_r+0x1a>
 800584c:	6023      	str	r3, [r4, #0]
 800584e:	bd38      	pop	{r3, r4, r5, pc}
 8005850:	20000260 	.word	0x20000260

08005854 <_lseek_r>:
 8005854:	b538      	push	{r3, r4, r5, lr}
 8005856:	4d07      	ldr	r5, [pc, #28]	; (8005874 <_lseek_r+0x20>)
 8005858:	4604      	mov	r4, r0
 800585a:	4608      	mov	r0, r1
 800585c:	4611      	mov	r1, r2
 800585e:	2200      	movs	r2, #0
 8005860:	602a      	str	r2, [r5, #0]
 8005862:	461a      	mov	r2, r3
 8005864:	f7fb fc6c 	bl	8001140 <_lseek>
 8005868:	1c43      	adds	r3, r0, #1
 800586a:	d102      	bne.n	8005872 <_lseek_r+0x1e>
 800586c:	682b      	ldr	r3, [r5, #0]
 800586e:	b103      	cbz	r3, 8005872 <_lseek_r+0x1e>
 8005870:	6023      	str	r3, [r4, #0]
 8005872:	bd38      	pop	{r3, r4, r5, pc}
 8005874:	20000260 	.word	0x20000260

08005878 <__malloc_lock>:
 8005878:	4801      	ldr	r0, [pc, #4]	; (8005880 <__malloc_lock+0x8>)
 800587a:	f7ff bb1d 	b.w	8004eb8 <__retarget_lock_acquire_recursive>
 800587e:	bf00      	nop
 8005880:	20000254 	.word	0x20000254

08005884 <__malloc_unlock>:
 8005884:	4801      	ldr	r0, [pc, #4]	; (800588c <__malloc_unlock+0x8>)
 8005886:	f7ff bb18 	b.w	8004eba <__retarget_lock_release_recursive>
 800588a:	bf00      	nop
 800588c:	20000254 	.word	0x20000254

08005890 <_read_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4d07      	ldr	r5, [pc, #28]	; (80058b0 <_read_r+0x20>)
 8005894:	4604      	mov	r4, r0
 8005896:	4608      	mov	r0, r1
 8005898:	4611      	mov	r1, r2
 800589a:	2200      	movs	r2, #0
 800589c:	602a      	str	r2, [r5, #0]
 800589e:	461a      	mov	r2, r3
 80058a0:	f7fb fbee 	bl	8001080 <_read>
 80058a4:	1c43      	adds	r3, r0, #1
 80058a6:	d102      	bne.n	80058ae <_read_r+0x1e>
 80058a8:	682b      	ldr	r3, [r5, #0]
 80058aa:	b103      	cbz	r3, 80058ae <_read_r+0x1e>
 80058ac:	6023      	str	r3, [r4, #0]
 80058ae:	bd38      	pop	{r3, r4, r5, pc}
 80058b0:	20000260 	.word	0x20000260

080058b4 <_init>:
 80058b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b6:	bf00      	nop
 80058b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ba:	bc08      	pop	{r3}
 80058bc:	469e      	mov	lr, r3
 80058be:	4770      	bx	lr

080058c0 <_fini>:
 80058c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058c2:	bf00      	nop
 80058c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058c6:	bc08      	pop	{r3}
 80058c8:	469e      	mov	lr, r3
 80058ca:	4770      	bx	lr
