$date
	Sun Oct 23 03:22:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#756822
b1 &
b1 %
1$
b1 !
1"
#756823
0"
#756826
1#
#756830
b0 &
0#
b0 %
0$
#1745494
b1111 &
b1111 %
1$
b1111 !
1"
#1745495
0"
#1745498
b101110 &
b101110 %
#1745502
b10111 &
b10111 %
#1745506
b1000110 &
b1000110 %
#1745510
b100011 &
b100011 %
#1745514
b1101010 &
b1101010 %
#1745518
b110101 &
b110101 %
#1745522
b10100000 &
b10100000 %
#1745526
b1010000 &
b1010000 %
#1745530
b101000 &
b101000 %
#1745534
b10100 &
b10100 %
#1745538
b1010 &
b1010 %
#1745542
b101 &
b101 %
#1745546
b10000 &
b10000 %
#1745550
b1000 &
b1000 %
#1745554
b100 &
b100 %
#1745558
b10 &
b10 %
#1745562
b1 &
b1 %
1#
#1745566
b0 &
0#
b0 %
0$
#2787092
b11 !
1"
#2787094
b11 &
b11 %
1$
#2787095
0"
#2787098
b1010 &
b1010 %
#2787102
b101 &
b101 %
#2787106
b10000 &
b10000 %
#2787110
b1000 &
b1000 %
#2787114
b100 &
b100 %
#2787118
b10 &
b10 %
#2787122
b1 &
b1 %
1#
#2787126
b0 &
0#
b0 %
0$
#4500012
