Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clock80MHz_clk_wiz
Compiling module xil_defaultlib.Clock80MHz
Compiling module xil_defaultlib.I2C_BaudRateGenerator
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase1_temp
Compiling module xil_defaultlib.I2C_ShiftRegister
Compiling module xil_defaultlib.I2C_SDAmodule_temp
Compiling module xil_defaultlib.I2C_DataUnit
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS
Compiling module xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab7I2Cphase1fall2024JJS_tb_behav
