Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:28:33 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : LU64PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.149ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[1678]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[1678]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.606%)  route 0.065ns (39.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X109Y100       net (fo=34808, unset)        0.669     1.503    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     1.603    compBlock/curWriteData0Reg0_reg[1678]/Q
    SLICE_X110Y99        net (fo=1, unset)            0.065     1.668    compBlock/n_0_curWriteData0Reg0_reg[1678]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X110Y99        net (fo=34808, unset)        0.966     2.037    compBlock/clk
                         clock pessimism             -0.265     1.772    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.045     1.817    compBlock/curWriteData0Reg1_reg[1678]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.144ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[369]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[369]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.241%)  route 0.066ns (39.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X17Y50         net (fo=34808, unset)        0.692     1.526    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.100     1.626    compBlock/curWriteData0Reg0_reg[369]/Q
    SLICE_X18Y49         net (fo=1, unset)            0.066     1.692    compBlock/n_0_curWriteData0Reg0_reg[369]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X18Y49         net (fo=34808, unset)        1.008     2.079    compBlock/clk
                         clock pessimism             -0.285     1.794    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.042     1.836    compBlock/curWriteData0Reg1_reg[369]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1603]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.129ns (61.137%)  route 0.082ns (38.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X19Y51         net (fo=34808, unset)        0.692     1.526    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.100     1.626    DTU/rdata_store/q_reg[1603]/Q
    SLICE_X19Y49         net (fo=5, unset)            0.082     1.708    compBlock/PE12/curWriteDataMem[3]
    SLICE_X19Y49         LUT3 (Prop_lut3_I0_O)        0.029     1.737    compBlock/PE12/curWriteData1Reg0[387]_i_1/O
    SLICE_X19Y49         net (fo=1, routed)           0.000     1.737    compBlock/curWriteData1Reg0[387]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X19Y49         net (fo=34808, unset)        1.008     2.079    compBlock/clk
                         clock pessimism             -0.285     1.794    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.075     1.869    compBlock/curWriteData1Reg0_reg[387]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.131ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1446]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[614]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.130ns (61.033%)  route 0.083ns (38.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X109Y150       net (fo=34808, unset)        0.617     1.451    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y150       FDRE (Prop_fdre_C_Q)         0.100     1.551    DTU/rdata_store/q_reg[1446]/Q
    SLICE_X111Y149       net (fo=5, unset)            0.083     1.634    compBlock/PE19/curWriteDataMem[6]
    SLICE_X111Y149       LUT3 (Prop_lut3_I0_O)        0.030     1.664    compBlock/PE19/curWriteData1Reg0[614]_i_1/O
    SLICE_X111Y149       net (fo=1, routed)           0.000     1.664    compBlock/curWriteData1Reg0[614]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X111Y149       net (fo=34808, unset)        0.894     1.965    compBlock/clk
                         clock pessimism             -0.245     1.720    
    SLICE_X111Y149       FDRE (Hold_fdre_C_D)         0.075     1.795    compBlock/curWriteData1Reg0_reg[614]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.128ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1307]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[731]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.147ns (63.090%)  route 0.086ns (36.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X72Y151        net (fo=34808, unset)        0.549     1.383    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y151        FDRE (Prop_fdre_C_Q)         0.118     1.501    DTU/rdata_store/q_reg[1307]/Q
    SLICE_X72Y149        net (fo=5, unset)            0.086     1.587    compBlock/PE22/leftWriteDataMem[27]
    SLICE_X72Y149        LUT5 (Prop_lut5_I0_O)        0.029     1.616    compBlock/PE22/leftWriteData1Reg0[731]_i_1/O
    SLICE_X72Y149        net (fo=1, routed)           0.000     1.616    compBlock/p_0_in[731]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X72Y149        net (fo=34808, unset)        0.822     1.893    compBlock/clk
                         clock pessimism             -0.245     1.648    
    SLICE_X72Y149        FDRE (Hold_fdre_C_D)         0.096     1.744    compBlock/leftWriteData1Reg0_reg[731]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.126ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[620]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[620]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.118ns (56.459%)  route 0.091ns (43.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X104Y151       net (fo=34808, unset)        0.585     1.419    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDRE (Prop_fdre_C_Q)         0.118     1.537    compBlock/curWriteData0Reg0_reg[620]/Q
    SLICE_X104Y149       net (fo=1, unset)            0.091     1.628    compBlock/n_0_curWriteData0Reg0_reg[620]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X104Y149       net (fo=34808, unset)        0.861     1.932    compBlock/clk
                         clock pessimism             -0.245     1.687    
    SLICE_X104Y149       FDRE (Hold_fdre_C_D)         0.067     1.754    compBlock/curWriteData0Reg1_reg[620]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.125ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1462]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[630]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.126ns (52.500%)  route 0.114ns (47.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X108Y150       net (fo=34808, unset)        0.617     1.451    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y150       FDRE (Prop_fdre_C_Q)         0.100     1.551    DTU/rdata_store/q_reg[1462]/Q
    SLICE_X110Y149       net (fo=5, unset)            0.114     1.665    compBlock/PE19/curWriteDataMem[22]
    SLICE_X110Y149       LUT3 (Prop_lut3_I0_O)        0.026     1.691    compBlock/PE19/curWriteData1Reg0[630]_i_1/O
    SLICE_X110Y149       net (fo=1, routed)           0.000     1.691    compBlock/curWriteData1Reg0[630]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X110Y149       net (fo=34808, unset)        0.894     1.965    compBlock/clk
                         clock pessimism             -0.245     1.720    
    SLICE_X110Y149       FDRE (Hold_fdre_C_D)         0.096     1.816    compBlock/curWriteData1Reg0_reg[630]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.125ns  (arrival time - required time)
  Source:                 compBlock/PE34/MUL/y_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE34/ADD/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.045%)  route 0.122ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X121Y249       net (fo=34808, unset)        0.615     1.449    compBlock/PE34/MUL/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y249       FDRE (Prop_fdre_C_Q)         0.100     1.549    compBlock/PE34/MUL/y_out_reg[16]/Q
    SLICE_X121Y250       net (fo=2, unset)            0.122     1.671    compBlock/PE34/ADD/D[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X121Y250       net (fo=34808, unset)        0.923     1.994    compBlock/PE34/ADD/clk
                         clock pessimism             -0.245     1.749    
    SLICE_X121Y250       FDRE (Hold_fdre_C_D)         0.047     1.796    compBlock/PE34/ADD/b_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_24/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.811%)  route 0.231ns (66.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X44Y103        net (fo=34808, unset)        0.596     1.430    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.118     1.548    compBlock/leftReadAddr0Reg1_reg[6]_rep__0/Q
    RAMB36_X3Y17         net (fo=10, unset)           0.231     1.779    compBlock/leftBlock1/inst_ram/address_b[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    RAMB36_X3Y17         net (fo=34808, unset)        0.913     1.984    compBlock/leftBlock1/inst_ram/clk
                         clock pessimism             -0.265     1.719    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.902    compBlock/leftBlock1/inst_ram/mem_reg_24
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1603]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.129ns (53.527%)  route 0.112ns (46.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X19Y51         net (fo=34808, unset)        0.692     1.526    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.100     1.626    DTU/rdata_store/q_reg[1603]/Q
    SLICE_X16Y49         net (fo=5, unset)            0.112     1.738    compBlock/PE12/leftWriteDataMem[3]
    SLICE_X16Y49         LUT5 (Prop_lut5_I0_O)        0.029     1.767    compBlock/PE12/leftWriteData1Reg0[387]_i_1/O
    SLICE_X16Y49         net (fo=1, routed)           0.000     1.767    compBlock/p_0_in[387]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X16Y49         net (fo=34808, unset)        1.008     2.079    compBlock/clk
                         clock pessimism             -0.285     1.794    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.096     1.890    compBlock/leftWriteData1Reg0_reg[387]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.122ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1301]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[725]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.126ns (52.720%)  route 0.113ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X71Y150        net (fo=34808, unset)        0.549     1.383    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y150        FDRE (Prop_fdre_C_Q)         0.100     1.483    DTU/rdata_store/q_reg[1301]/Q
    SLICE_X70Y147        net (fo=5, unset)            0.113     1.596    compBlock/PE22/leftWriteDataMem[21]
    SLICE_X70Y147        LUT5 (Prop_lut5_I0_O)        0.026     1.622    compBlock/PE22/leftWriteData1Reg0[725]_i_1/O
    SLICE_X70Y147        net (fo=1, routed)           0.000     1.622    compBlock/p_0_in[725]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X70Y147        net (fo=34808, unset)        0.822     1.893    compBlock/clk
                         clock pessimism             -0.245     1.648    
    SLICE_X70Y147        FDRE (Hold_fdre_C_D)         0.096     1.744    compBlock/leftWriteData1Reg0_reg[725]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.121ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1620]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.126ns (52.066%)  route 0.116ns (47.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X21Y50         net (fo=34808, unset)        0.691     1.525    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.100     1.625    DTU/rdata_store/q_reg[1620]/Q
    SLICE_X20Y47         net (fo=5, unset)            0.116     1.741    compBlock/PE12/curWriteDataMem[20]
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.026     1.767    compBlock/PE12/curWriteData1Reg0[404]_i_1/O
    SLICE_X20Y47         net (fo=1, routed)           0.000     1.767    compBlock/curWriteData1Reg0[404]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X20Y47         net (fo=34808, unset)        1.006     2.077    compBlock/clk
                         clock pessimism             -0.285     1.792    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.096     1.888    compBlock/curWriteData1Reg0_reg[404]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.120ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_24/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.118ns (33.523%)  route 0.234ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X46Y103        net (fo=34808, unset)        0.596     1.430    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.118     1.548    compBlock/leftReadAddr0Reg1_reg[0]_rep__0/Q
    RAMB36_X3Y17         net (fo=10, unset)           0.234     1.782    compBlock/leftBlock1/inst_ram/address_b[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    RAMB36_X3Y17         net (fo=34808, unset)        0.913     1.984    compBlock/leftBlock1/inst_ram/clk
                         clock pessimism             -0.265     1.719    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.902    compBlock/leftBlock1/inst_ram/mem_reg_24
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.120ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1307]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg0_reg[731]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (62.931%)  route 0.086ns (37.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X72Y151        net (fo=34808, unset)        0.549     1.383    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y151        FDRE (Prop_fdre_C_Q)         0.118     1.501    DTU/rdata_store/q_reg[1307]/Q
    SLICE_X72Y149        net (fo=5, unset)            0.086     1.587    compBlock/PE22/leftWriteDataMem[27]
    SLICE_X72Y149        LUT5 (Prop_lut5_I3_O)        0.028     1.615    compBlock/PE22/leftWriteData0Reg0[731]_i_1/O
    SLICE_X72Y149        net (fo=1, routed)           0.000     1.615    compBlock/leftWriteData0Reg0[731]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X72Y149        net (fo=34808, unset)        0.822     1.893    compBlock/clk
                         clock pessimism             -0.245     1.648    
    SLICE_X72Y149        FDRE (Hold_fdre_C_D)         0.087     1.735    compBlock/leftWriteData0Reg0_reg[731]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.118ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1603]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg0_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.952%)  route 0.082ns (39.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X19Y51         net (fo=34808, unset)        0.692     1.526    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.100     1.626    DTU/rdata_store/q_reg[1603]/Q
    SLICE_X19Y49         net (fo=5, unset)            0.082     1.708    compBlock/PE12/curWriteDataMem[3]
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.028     1.736    compBlock/PE12/curWriteData0Reg0[387]_i_1/O
    SLICE_X19Y49         net (fo=1, routed)           0.000     1.736    compBlock/curWriteData0Reg0[387]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X19Y49         net (fo=34808, unset)        1.008     2.079    compBlock/clk
                         clock pessimism             -0.285     1.794    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.060     1.854    compBlock/curWriteData0Reg0_reg[387]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.118ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1446]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg0_reg[614]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.663%)  route 0.083ns (39.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X109Y150       net (fo=34808, unset)        0.617     1.451    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y150       FDRE (Prop_fdre_C_Q)         0.100     1.551    DTU/rdata_store/q_reg[1446]/Q
    SLICE_X111Y149       net (fo=5, unset)            0.083     1.634    compBlock/PE19/curWriteDataMem[6]
    SLICE_X111Y149       LUT3 (Prop_lut3_I1_O)        0.028     1.662    compBlock/PE19/curWriteData0Reg0[614]_i_1/O
    SLICE_X111Y149       net (fo=1, routed)           0.000     1.662    compBlock/curWriteData0Reg0[614]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X111Y149       net (fo=34808, unset)        0.894     1.965    compBlock/clk
                         clock pessimism             -0.245     1.720    
    SLICE_X111Y149       FDRE (Hold_fdre_C_D)         0.060     1.780    compBlock/curWriteData0Reg0_reg[614]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.117ns  (arrival time - required time)
  Source:                 compBlock/leftWriteByteEn1Reg0_reg[60]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteByteEn1Reg1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.731%)  route 0.090ns (43.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X78Y50         net (fo=34808, unset)        0.654     1.488    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y50         FDSE (Prop_fdse_C_Q)         0.118     1.606    compBlock/leftWriteByteEn1Reg0_reg[60]/Q
    SLICE_X78Y48         net (fo=1, unset)            0.090     1.696    compBlock/leftWriteByteEn1Reg0[60]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X78Y48         net (fo=34808, unset)        0.968     2.039    compBlock/clk
                         clock pessimism             -0.285     1.754    
    SLICE_X78Y48         FDRE (Hold_fdre_C_D)         0.059     1.813    compBlock/leftWriteByteEn1Reg1_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[579]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[579]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.091ns (57.595%)  route 0.067ns (42.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X107Y151       net (fo=34808, unset)        0.617     1.451    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDRE (Prop_fdre_C_Q)         0.091     1.542    compBlock/curWriteData1Reg0_reg[579]/Q
    SLICE_X107Y149       net (fo=1, unset)            0.067     1.609    compBlock/n_0_curWriteData1Reg0_reg[579]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X107Y149       net (fo=34808, unset)        0.892     1.963    compBlock/clk
                         clock pessimism             -0.245     1.718    
    SLICE_X107Y149       FDRE (Hold_fdre_C_D)         0.007     1.725    compBlock/curWriteData1Reg1_reg[579]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[732]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[732]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.282%)  route 0.095ns (48.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X69Y151        net (fo=34808, unset)        0.548     1.382    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDRE (Prop_fdre_C_Q)         0.100     1.482    compBlock/curWriteData0Reg0_reg[732]/Q
    SLICE_X69Y148        net (fo=1, unset)            0.095     1.577    compBlock/n_0_curWriteData0Reg0_reg[732]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X69Y148        net (fo=34808, unset)        0.822     1.893    compBlock/clk
                         clock pessimism             -0.245     1.648    
    SLICE_X69Y148        FDRE (Hold_fdre_C_D)         0.044     1.692    compBlock/curWriteData0Reg1_reg[732]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_24/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.118ns (33.053%)  route 0.239ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X44Y103        net (fo=34808, unset)        0.596     1.430    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.118     1.548    compBlock/leftReadAddr0Reg1_reg[1]_rep__0/Q
    RAMB36_X3Y17         net (fo=10, unset)           0.239     1.787    compBlock/leftBlock1/inst_ram/address_b[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    RAMB36_X3Y17         net (fo=34808, unset)        0.913     1.984    compBlock/leftBlock1/inst_ram/clk
                         clock pessimism             -0.265     1.719    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.902    compBlock/leftBlock1/inst_ram/mem_reg_24
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_24/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.118ns (33.053%)  route 0.239ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X44Y103        net (fo=34808, unset)        0.596     1.430    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.118     1.548    compBlock/leftReadAddr0Reg1_reg[3]_rep__0/Q
    RAMB36_X3Y17         net (fo=10, unset)           0.239     1.787    compBlock/leftBlock1/inst_ram/address_b[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    RAMB36_X3Y17         net (fo=34808, unset)        0.913     1.984    compBlock/leftBlock1/inst_ram/clk
                         clock pessimism             -0.265     1.719    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.902    compBlock/leftBlock1/inst_ram/mem_reg_24
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1603]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg0_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.333%)  route 0.112ns (46.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X19Y51         net (fo=34808, unset)        0.692     1.526    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.100     1.626    DTU/rdata_store/q_reg[1603]/Q
    SLICE_X16Y49         net (fo=5, unset)            0.112     1.738    compBlock/PE12/leftWriteDataMem[3]
    SLICE_X16Y49         LUT5 (Prop_lut5_I3_O)        0.028     1.766    compBlock/PE12/leftWriteData0Reg0[387]_i_1/O
    SLICE_X16Y49         net (fo=1, routed)           0.000     1.766    compBlock/leftWriteData0Reg0[387]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X16Y49         net (fo=34808, unset)        1.008     2.079    compBlock/clk
                         clock pessimism             -0.285     1.794    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.087     1.881    compBlock/leftWriteData0Reg0_reg[387]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1462]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg0_reg[630]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.893%)  route 0.114ns (47.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X108Y150       net (fo=34808, unset)        0.617     1.451    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y150       FDRE (Prop_fdre_C_Q)         0.100     1.551    DTU/rdata_store/q_reg[1462]/Q
    SLICE_X110Y149       net (fo=5, unset)            0.114     1.665    compBlock/PE19/curWriteDataMem[22]
    SLICE_X110Y149       LUT3 (Prop_lut3_I1_O)        0.028     1.693    compBlock/PE19/curWriteData0Reg0[630]_i_1/O
    SLICE_X110Y149       net (fo=1, routed)           0.000     1.693    compBlock/curWriteData0Reg0[630]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X110Y149       net (fo=34808, unset)        0.894     1.965    compBlock/clk
                         clock pessimism             -0.245     1.720    
    SLICE_X110Y149       FDRE (Hold_fdre_C_D)         0.087     1.807    compBlock/curWriteData0Reg0_reg[630]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 compBlock/topWriteDataReg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/topBlock/inst_top_ram/mem_reg_8/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.911%)  route 0.220ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X54Y156        net (fo=34808, unset)        0.540     1.374    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y156        FDRE (Prop_fdre_C_Q)         0.118     1.492    compBlock/topWriteDataReg2_reg[16]/Q
    RAMB36_X3Y29         net (fo=1, unset)            0.220     1.712    compBlock/topBlock/inst_top_ram/temp_a[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    RAMB36_X3Y29         net (fo=34808, unset)        0.844     1.915    compBlock/topBlock/inst_top_ram/clk
                         clock pessimism             -0.245     1.670    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.825    compBlock/topBlock/inst_top_ram/mem_reg_8
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 compBlock/topWriteDataReg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/topBlock/inst_top_ram/mem_reg_8/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.118ns (34.808%)  route 0.221ns (65.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X54Y156        net (fo=34808, unset)        0.540     1.374    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y156        FDRE (Prop_fdre_C_Q)         0.118     1.492    compBlock/topWriteDataReg2_reg[17]/Q
    RAMB36_X3Y29         net (fo=1, unset)            0.221     1.713    compBlock/topBlock/inst_top_ram/temp_a[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    RAMB36_X3Y29         net (fo=34808, unset)        0.844     1.915    compBlock/topBlock/inst_top_ram/clk
                         clock pessimism             -0.245     1.670    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.825    compBlock/topBlock/inst_top_ram/mem_reg_8
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1301]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg0_reg[725]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.112%)  route 0.113ns (46.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X71Y150        net (fo=34808, unset)        0.549     1.383    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y150        FDRE (Prop_fdre_C_Q)         0.100     1.483    DTU/rdata_store/q_reg[1301]/Q
    SLICE_X70Y147        net (fo=5, unset)            0.113     1.596    compBlock/PE22/leftWriteDataMem[21]
    SLICE_X70Y147        LUT5 (Prop_lut5_I3_O)        0.028     1.624    compBlock/PE22/leftWriteData0Reg0[725]_i_1/O
    SLICE_X70Y147        net (fo=1, routed)           0.000     1.624    compBlock/leftWriteData0Reg0[725]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X70Y147        net (fo=34808, unset)        0.822     1.893    compBlock/clk
                         clock pessimism             -0.245     1.648    
    SLICE_X70Y147        FDRE (Hold_fdre_C_D)         0.087     1.735    compBlock/leftWriteData0Reg0_reg[725]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[2013]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.146ns (60.581%)  route 0.095ns (39.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X44Y102        net (fo=34808, unset)        0.597     1.431    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.118     1.549    DTU/rdata_store/q_reg[2013]/Q
    SLICE_X44Y99         net (fo=5, unset)            0.095     1.644    compBlock/conBlock/leftWriteDataMem[28]
    SLICE_X44Y99         LUT6 (Prop_lut6_I2_O)        0.028     1.672    compBlock/conBlock/leftWriteData1Reg0[29]_i_1/O
    SLICE_X44Y99         net (fo=1, routed)           0.000     1.672    compBlock/p_0_in[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X44Y99         net (fo=34808, unset)        0.890     1.961    compBlock/clk
                         clock pessimism             -0.265     1.696    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.087     1.783    compBlock/leftWriteData1Reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1649]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[433]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.144ns (57.143%)  route 0.108ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X62Y51         net (fo=34808, unset)        0.647     1.481    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.118     1.599    DTU/rdata_store/q_reg[1649]/Q
    SLICE_X62Y49         net (fo=5, unset)            0.108     1.707    compBlock/PE13/leftWriteDataMem[17]
    SLICE_X62Y49         LUT5 (Prop_lut5_I0_O)        0.026     1.733    compBlock/PE13/leftWriteData1Reg0[433]_i_1/O
    SLICE_X62Y49         net (fo=1, routed)           0.000     1.733    compBlock/p_0_in[433]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X62Y49         net (fo=34808, unset)        0.962     2.033    compBlock/clk
                         clock pessimism             -0.285     1.748    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.096     1.844    compBlock/leftWriteData1Reg0_reg[433]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 compBlock/leftReadAddr0Reg1_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_24/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.701%)  route 0.261ns (72.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X45Y103        net (fo=34808, unset)        0.596     1.430    compBlock/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.100     1.530    compBlock/leftReadAddr0Reg1_reg[5]_rep__0/Q
    RAMB36_X3Y17         net (fo=10, unset)           0.261     1.791    compBlock/leftBlock1/inst_ram/address_b[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    RAMB36_X3Y17         net (fo=34808, unset)        0.913     1.984    compBlock/leftBlock1/inst_ram/clk
                         clock pessimism             -0.265     1.719    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.902    compBlock/leftBlock1/inst_ram/mem_reg_24
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1620]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg0_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.459%)  route 0.116ns (47.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    clk_IBUF_BUFG_inst/O
    SLICE_X21Y50         net (fo=34808, unset)        0.691     1.525    DTU/rdata_store/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.100     1.625    DTU/rdata_store/q_reg[1620]/Q
    SLICE_X20Y47         net (fo=5, unset)            0.116     1.741    compBlock/PE12/curWriteDataMem[20]
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.028     1.769    compBlock/PE12/curWriteData0Reg0[404]_i_1/O
    SLICE_X20Y47         net (fo=1, routed)           0.000     1.769    compBlock/curWriteData0Reg0[404]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    clk_IBUF_BUFG_inst/O
    SLICE_X20Y47         net (fo=34808, unset)        1.006     2.077    compBlock/clk
                         clock pessimism             -0.285     1.792    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.087     1.879    compBlock/curWriteData0Reg0_reg[404]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                 -0.110    




