#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020e36fcea50 .scope module, "Adder4bit_tb" "Adder4bit_tb" 2 3;
 .timescale -9 -12;
v0000020e36ee5230_0 .var "A", 3 0;
v0000020e36ee5ff0_0 .var "B", 3 0;
v0000020e36ee6270_0 .var "Cin", 0 0;
v0000020e36ee5410_0 .net "Cout", 0 0, L_0000020e36e7f350;  1 drivers
v0000020e36ee6450_0 .net "S", 3 0, L_0000020e36ee9d90;  1 drivers
S_0000020e36fcebe0 .scope module, "uut" "Adder4bit" 2 10, 3 1 0, S_0000020e36fcea50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
v0000020e36ee4c90_0 .net "A", 3 0, v0000020e36ee5230_0;  1 drivers
v0000020e36ee4970_0 .net "B", 3 0, v0000020e36ee5ff0_0;  1 drivers
v0000020e36ee4dd0_0 .net "Cin", 0 0, v0000020e36ee6270_0;  1 drivers
v0000020e36ee5cd0_0 .net "Cin1", 0 0, L_0000020e36e7f820;  1 drivers
v0000020e36ee4fb0_0 .net "Cin2", 0 0, L_0000020e36e7ebe0;  1 drivers
v0000020e36ee5730_0 .net "Cin3", 0 0, L_0000020e36e7f0b0;  1 drivers
v0000020e36ee5f50_0 .net "Cout", 0 0, L_0000020e36e7f350;  alias, 1 drivers
v0000020e36ee63b0_0 .net "S", 3 0, L_0000020e36ee9d90;  alias, 1 drivers
L_0000020e36ee64f0 .part v0000020e36ee5230_0, 0, 1;
L_0000020e36ee4d30 .part v0000020e36ee5ff0_0, 0, 1;
L_0000020e36ee5c30 .part v0000020e36ee5230_0, 1, 1;
L_0000020e36ee57d0 .part v0000020e36ee5ff0_0, 1, 1;
L_0000020e36ee5870 .part v0000020e36ee5230_0, 2, 1;
L_0000020e36ee66d0 .part v0000020e36ee5ff0_0, 2, 1;
L_0000020e36ee6770 .part v0000020e36ee5230_0, 3, 1;
L_0000020e36ee4e70 .part v0000020e36ee5ff0_0, 3, 1;
L_0000020e36ee9d90 .concat8 [ 1 1 1 1], L_0000020e36e7f200, L_0000020e36e7f5f0, L_0000020e36e7efd0, L_0000020e36e7ee80;
S_0000020e36fced70 .scope module, "cir1" "Adder1bit" 3 10, 4 1 0, S_0000020e36fcebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020e36e7ec50 .functor XOR 1, L_0000020e36ee64f0, L_0000020e36ee4d30, C4<0>, C4<0>;
L_0000020e36e7f200 .functor XOR 1, L_0000020e36e7ec50, v0000020e36ee6270_0, C4<0>, C4<0>;
L_0000020e36e7eb70 .functor AND 1, L_0000020e36ee64f0, L_0000020e36ee4d30, C4<1>, C4<1>;
L_0000020e36e7eef0 .functor XOR 1, L_0000020e36ee64f0, L_0000020e36ee4d30, C4<0>, C4<0>;
L_0000020e36e7f3c0 .functor AND 1, L_0000020e36e7eef0, v0000020e36ee6270_0, C4<1>, C4<1>;
L_0000020e36e7f820 .functor OR 1, L_0000020e36e7eb70, L_0000020e36e7f3c0, C4<0>, C4<0>;
v0000020e36e7afb0_0 .net "A", 0 0, L_0000020e36ee64f0;  1 drivers
v0000020e36e7b410_0 .net "B", 0 0, L_0000020e36ee4d30;  1 drivers
v0000020e36e7ab50_0 .net "Cin", 0 0, v0000020e36ee6270_0;  alias, 1 drivers
v0000020e36e7b870_0 .net "Cout", 0 0, L_0000020e36e7f820;  alias, 1 drivers
v0000020e36e7a970_0 .net "S", 0 0, L_0000020e36e7f200;  1 drivers
v0000020e36e7abf0_0 .net *"_ivl_0", 0 0, L_0000020e36e7ec50;  1 drivers
v0000020e36e7ac90_0 .net *"_ivl_4", 0 0, L_0000020e36e7eb70;  1 drivers
v0000020e36ee59b0_0 .net *"_ivl_6", 0 0, L_0000020e36e7eef0;  1 drivers
v0000020e36ee50f0_0 .net *"_ivl_8", 0 0, L_0000020e36e7f3c0;  1 drivers
S_0000020e36e52ba0 .scope module, "cir2" "Adder1bit" 3 11, 4 1 0, S_0000020e36fcebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020e36e7f740 .functor XOR 1, L_0000020e36ee5c30, L_0000020e36ee57d0, C4<0>, C4<0>;
L_0000020e36e7f5f0 .functor XOR 1, L_0000020e36e7f740, L_0000020e36e7f820, C4<0>, C4<0>;
L_0000020e36e7f7b0 .functor AND 1, L_0000020e36ee5c30, L_0000020e36ee57d0, C4<1>, C4<1>;
L_0000020e36e7f430 .functor XOR 1, L_0000020e36ee5c30, L_0000020e36ee57d0, C4<0>, C4<0>;
L_0000020e36e7ef60 .functor AND 1, L_0000020e36e7f430, L_0000020e36e7f820, C4<1>, C4<1>;
L_0000020e36e7ebe0 .functor OR 1, L_0000020e36e7f7b0, L_0000020e36e7ef60, C4<0>, C4<0>;
v0000020e36ee52d0_0 .net "A", 0 0, L_0000020e36ee5c30;  1 drivers
v0000020e36ee6130_0 .net "B", 0 0, L_0000020e36ee57d0;  1 drivers
v0000020e36ee5d70_0 .net "Cin", 0 0, L_0000020e36e7f820;  alias, 1 drivers
v0000020e36ee48d0_0 .net "Cout", 0 0, L_0000020e36e7ebe0;  alias, 1 drivers
v0000020e36ee5a50_0 .net "S", 0 0, L_0000020e36e7f5f0;  1 drivers
v0000020e36ee5050_0 .net *"_ivl_0", 0 0, L_0000020e36e7f740;  1 drivers
v0000020e36ee4ab0_0 .net *"_ivl_4", 0 0, L_0000020e36e7f7b0;  1 drivers
v0000020e36ee55f0_0 .net *"_ivl_6", 0 0, L_0000020e36e7f430;  1 drivers
v0000020e36ee4bf0_0 .net *"_ivl_8", 0 0, L_0000020e36e7ef60;  1 drivers
S_0000020e36e52d30 .scope module, "cir3" "Adder1bit" 3 12, 4 1 0, S_0000020e36fcebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020e36e7f120 .functor XOR 1, L_0000020e36ee5870, L_0000020e36ee66d0, C4<0>, C4<0>;
L_0000020e36e7efd0 .functor XOR 1, L_0000020e36e7f120, L_0000020e36e7ebe0, C4<0>, C4<0>;
L_0000020e36e7eda0 .functor AND 1, L_0000020e36ee5870, L_0000020e36ee66d0, C4<1>, C4<1>;
L_0000020e36e7ecc0 .functor XOR 1, L_0000020e36ee5870, L_0000020e36ee66d0, C4<0>, C4<0>;
L_0000020e36e7f190 .functor AND 1, L_0000020e36e7ecc0, L_0000020e36e7ebe0, C4<1>, C4<1>;
L_0000020e36e7f0b0 .functor OR 1, L_0000020e36e7eda0, L_0000020e36e7f190, C4<0>, C4<0>;
v0000020e36ee5e10_0 .net "A", 0 0, L_0000020e36ee5870;  1 drivers
v0000020e36ee5550_0 .net "B", 0 0, L_0000020e36ee66d0;  1 drivers
v0000020e36ee4b50_0 .net "Cin", 0 0, L_0000020e36e7ebe0;  alias, 1 drivers
v0000020e36ee5690_0 .net "Cout", 0 0, L_0000020e36e7f0b0;  alias, 1 drivers
v0000020e36ee4f10_0 .net "S", 0 0, L_0000020e36e7efd0;  1 drivers
v0000020e36ee54b0_0 .net *"_ivl_0", 0 0, L_0000020e36e7f120;  1 drivers
v0000020e36ee5370_0 .net *"_ivl_4", 0 0, L_0000020e36e7eda0;  1 drivers
v0000020e36ee61d0_0 .net *"_ivl_6", 0 0, L_0000020e36e7ecc0;  1 drivers
v0000020e36ee5eb0_0 .net *"_ivl_8", 0 0, L_0000020e36e7f190;  1 drivers
S_0000020e36e52ec0 .scope module, "cir4" "Adder1bit" 3 13, 4 1 0, S_0000020e36fcebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000020e36e7f270 .functor XOR 1, L_0000020e36ee6770, L_0000020e36ee4e70, C4<0>, C4<0>;
L_0000020e36e7ee80 .functor XOR 1, L_0000020e36e7f270, L_0000020e36e7f0b0, C4<0>, C4<0>;
L_0000020e36e7f040 .functor AND 1, L_0000020e36ee6770, L_0000020e36ee4e70, C4<1>, C4<1>;
L_0000020e36e7f2e0 .functor XOR 1, L_0000020e36ee6770, L_0000020e36ee4e70, C4<0>, C4<0>;
L_0000020e36e7f890 .functor AND 1, L_0000020e36e7f2e0, L_0000020e36e7f0b0, C4<1>, C4<1>;
L_0000020e36e7f350 .functor OR 1, L_0000020e36e7f040, L_0000020e36e7f890, C4<0>, C4<0>;
v0000020e36ee5190_0 .net "A", 0 0, L_0000020e36ee6770;  1 drivers
v0000020e36ee5910_0 .net "B", 0 0, L_0000020e36ee4e70;  1 drivers
v0000020e36ee6590_0 .net "Cin", 0 0, L_0000020e36e7f0b0;  alias, 1 drivers
v0000020e36ee5af0_0 .net "Cout", 0 0, L_0000020e36e7f350;  alias, 1 drivers
v0000020e36ee6310_0 .net "S", 0 0, L_0000020e36e7ee80;  1 drivers
v0000020e36ee6090_0 .net *"_ivl_0", 0 0, L_0000020e36e7f270;  1 drivers
v0000020e36ee6630_0 .net *"_ivl_4", 0 0, L_0000020e36e7f040;  1 drivers
v0000020e36ee4a10_0 .net *"_ivl_6", 0 0, L_0000020e36e7f2e0;  1 drivers
v0000020e36ee5b90_0 .net *"_ivl_8", 0 0, L_0000020e36e7f890;  1 drivers
    .scope S_0000020e36fcea50;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "test4b.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020e36fcea50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e36ee6270_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020e36ee5230_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020e36ee5ff0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e36ee6270_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000020e36ee5230_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020e36ee5ff0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e36ee6270_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000020e36ee5230_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000020e36ee5ff0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e36ee6270_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020e36ee5230_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020e36ee5ff0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e36ee6270_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020e36ee5230_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000020e36ee5ff0_0, 0, 4;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000020e36fcea50;
T_1 ;
    %vpi_call 2 46 "$monitor", "Cin = %b, A = %b, B=%b, Cout =%b, S =%b\012", v0000020e36ee6270_0, v0000020e36ee5230_0, v0000020e36ee5ff0_0, v0000020e36ee5410_0, v0000020e36ee6450_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Adder4bit_tb.v";
    "Adder4bit.v";
    "Adder1bit.v";
