module ID_EXE(
				output [9:0]WB_control_EXE,
				output [2:0]MEM_control_EXE,
				output bc1f_control,
				output bc1t_control,
				output Branch_Eq_control,
				output Branch_notEq_control,
				output Jmp_Rgst_control,
				output Jmp_control,
				output [1:0]Alusrc,
				output Rt_Rd_control,
				output REG_dst,
				output [11:0]ALU_control,
				output FP_EXE,
				output [31:0]PC_EXE,
				output [31:0]Rs_data_EXE,
				output [31:0]IN_ALU_MSG1,
				output [31:0]Rt_data_EXE,
				output [31:0]IN_ALU_MSG2,
				output [31:0]Imm_EXE,
				output [31:0]Imm_zero_EXE,
				output [4:0]Shamt_EXE,
				output [4:0]Rd_EXE,
				output [4:0]Rt_EXE,
				output [4:0]Rs_EXE,
				input Clk,
				input [34:0]control_signal,
				input	FP,
				input [31:0]PC_ID,
				input [31:0]read_data_ID,
				input [31:0]Rs_MSG,
				input [31:0]Rt_data_ID,
				input [31:0]Rt_MSG,
				input [31:0]Imm32_ID,
				input [31:0]Imm32_zero_ID,
				input [4:0]Shamt_ID,
				input [4:0]Rd_ID,
				input [4:0]Rt_ID,
				input [4:0]Rs_ID);

always@(negedge Clk)begin //read on negative edge
	Alusrc = control_signal[1:0];
	ALU_control = control_signal[13:2];
	Jmp_Rgst_control = control_signal[14];
	Jmp_control = control_signal[15];
	Branch_Eq_control = control_signal[16];
	Branch_notEq_control = control_signal[17];
	REG_dst = control_signal[18];
	Rt_Rd_control = control_signal[19];
	bc1f_control = control_signal[20];
	bc1t_control = control_signal[21];
	MEM_control_EXE = control_signal[24:22];
	WB_control_EXE = control_signal[34:25];
	FP_EXE = FP;
	PC_EXE = PC_ID;
	Rs_data_EXE = read_data_ID;
	IN_ALU_MSG1 = Rs_MSG;
	Rt_data_EXE = Rt_data_ID;
	IN_ALU_MSG2 = Rt_MSG;
	Imm_EXE = Imm32_ID;
	Imm_zero_EXE = Imm32_zero_ID;
	Shamt_EXE = Shamt_ID;
	Rd_EXE = Rd_ID;
	Rt_EXE = Rt_ID;
	Rs_EXE = Rs_ID;
end
endmodule
