Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/msca8h/Projects/EEE3163-pcfg/address_decoder_test_isim_beh.exe -prj /home/msca8h/Projects/EEE3163-pcfg/address_decoder_test_beh.prj work.address_decoder_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/address_decoder.vhd" into library work
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/address_decoder_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85048 KB
Fuse CPU Usage: 1070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity address_decoder [address_decoder_default]
Compiling architecture behavior of entity address_decoder_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/msca8h/Projects/EEE3163-pcfg/address_decoder_test_isim_beh.exe
Fuse Memory Usage: 1180900 KB
Fuse CPU Usage: 1150 ms
GCC CPU Usage: 1390 ms
