41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 131 44 0 \NUL
Ogasawara, Remy
22 8 96 75 76 0 \NUL
rsogasaw
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 291 452 0 \NUL
The 7 segment display component
22 64 496 334 476 0 \NUL
will display either a 1 for on, or a 0 for off
22 449 473 735 453 0 \NUL
Three output bits that are b_2, b_1, and b_0
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 447 496 793 476 0 \NUL
The LED will turn on if the output is 1, and off if it is 0
22 177 744 800 724 0 \NUL
The LED will turn on if c_0 is 1, and off if it is 0 for the SOP/POS, The LED will turn on if c_1 is 1,
22 211 768 800 748 0 \NUL
or off if 0 for the NAND gate. The LED will turn on if c_2 is 1, or off if it is 0 for the NOR gate
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
1 481 198 470 159
1 398 159 409 198
1 326 159 337 198
1 262 159 265 198
1 136 302 169 390
1 120 326 169 396
1 104 350 169 402
1 88 374 169 408
1 361 639 328 622
1 361 679 328 662
1 473 335 472 382
1 545 335 544 382
1 617 335 616 382
1 361 599 328 582
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 131 44 0 \NUL
Ogasawara, Remy
22 8 96 75 76 0 \NUL
rsogasaw
19 33 149 92 130 0
in_3
19 35 181 94 162 0
in_2
19 35 213 94 194 0
in_1
19 36 245 95 226 0
in_0
20 203 167 262 148 0
a_3
20 203 196 262 177 0
a_2
20 204 228 263 209 0
a_1
20 205 260 264 241 0
a_0
20 32 512 91 493 0
c_2
20 32 456 91 437 0
b_1
20 32 480 91 461 0
b_0
20 32 536 91 517 0
c_1
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 199 29 429 9 0 \NUL
placeholder senders and receivers
20 32 560 91 541 0
c_0
20 32 432 91 413 0
b_2
22 209 350 645 330 0 \NUL
We suggest building each part on a new page using the -/+ buttons
22 137 127 179 107 0 \NUL
Part A
1 89 139 204 157
1 91 171 204 186
1 91 203 205 218
1 92 235 206 250
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 131 44 0 \NUL
Ogasawara, Remy
22 8 96 75 76 0 \NUL
rsogasaw
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Slug, Sammy
22 8 96 48 76 0 \NUL
sslug
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
