// Seed: 3460283513
`timescale 1ps / 1ps
`define pp_3 0
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
endmodule
