

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Thu Jun  9 19:58:58 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1066|     1066|  10.660 us|  10.660 us|  1067|  1067|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |                     |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |       Instance      |      Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |histogram_map3_U0    |histogram_map3    |     1066|     1066|  10.660 us|  10.660 us|  1066|  1066|       no|
        |histogram_map_U0     |histogram_map     |     1066|     1066|  10.660 us|  10.660 us|  1066|  1066|       no|
        |histogram_reduce_U0  |histogram_reduce  |      547|      547|   5.470 us|   5.470 us|   547|   547|       no|
        +---------------------+------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     423|    871|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     425|    903|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+-----+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------+------------------+---------+----+-----+-----+-----+
    |histogram_map_U0     |histogram_map     |        0|   0|  178|  383|    0|
    |histogram_map3_U0    |histogram_map3    |        0|   0|  178|  383|    0|
    |histogram_reduce_U0  |histogram_reduce  |        0|   0|   67|  105|    0|
    +---------------------+------------------+---------+----+-----+-----+-----+
    |Total                |                  |        0|   0|  423|  871|    0|
    +---------------------+------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory | Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |hist1_U  |hist1  |        4|  0|   0|    0|   544|   32|     1|        17408|
    |hist2_U  |hist1  |        4|  0|   0|    0|   544|   32|     1|        17408|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |       |        8|  0|   0|    0|  1088|   64|     2|        34816|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                       |       and|   0|  0|   2|           1|           1|
    |histogram_map3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |histogram_map_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |histogram_reduce_U0_ap_start        |       and|   0|  0|   2|           1|           1|
    |ap_sync_histogram_map3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_histogram_map_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  14|           7|           7|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_histogram_map3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_histogram_map_U0_ap_ready   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  18|          4|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_histogram_map3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_histogram_map_U0_ap_ready   |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  2|   0|    2|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|inputA_address0  |  out|    9|   ap_memory|        inputA|         array|
|inputA_ce0       |  out|    1|   ap_memory|        inputA|         array|
|inputA_d0        |  out|   32|   ap_memory|        inputA|         array|
|inputA_q0        |   in|   32|   ap_memory|        inputA|         array|
|inputA_we0       |  out|    1|   ap_memory|        inputA|         array|
|inputA_address1  |  out|    9|   ap_memory|        inputA|         array|
|inputA_ce1       |  out|    1|   ap_memory|        inputA|         array|
|inputA_d1        |  out|   32|   ap_memory|        inputA|         array|
|inputA_q1        |   in|   32|   ap_memory|        inputA|         array|
|inputA_we1       |  out|    1|   ap_memory|        inputA|         array|
|inputB_address0  |  out|    9|   ap_memory|        inputB|         array|
|inputB_ce0       |  out|    1|   ap_memory|        inputB|         array|
|inputB_d0        |  out|   32|   ap_memory|        inputB|         array|
|inputB_q0        |   in|   32|   ap_memory|        inputB|         array|
|inputB_we0       |  out|    1|   ap_memory|        inputB|         array|
|inputB_address1  |  out|    9|   ap_memory|        inputB|         array|
|inputB_ce1       |  out|    1|   ap_memory|        inputB|         array|
|inputB_d1        |  out|   32|   ap_memory|        inputB|         array|
|inputB_q1        |   in|   32|   ap_memory|        inputB|         array|
|inputB_we1       |  out|    1|   ap_memory|        inputB|         array|
|hist_address0    |  out|   10|   ap_memory|          hist|         array|
|hist_ce0         |  out|    1|   ap_memory|          hist|         array|
|hist_d0          |  out|   32|   ap_memory|          hist|         array|
|hist_q0          |   in|   32|   ap_memory|          hist|         array|
|hist_we0         |  out|    1|   ap_memory|          hist|         array|
|hist_address1    |  out|   10|   ap_memory|          hist|         array|
|hist_ce1         |  out|    1|   ap_memory|          hist|         array|
|hist_d1          |  out|   32|   ap_memory|          hist|         array|
|hist_q1          |   in|   32|   ap_memory|          hist|         array|
|hist_we1         |  out|    1|   ap_memory|          hist|         array|
+-----------------+-----+-----+------------+--------------+--------------+

