{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549865396265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549865396273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 10 22:09:56 2019 " "Processing started: Sun Feb 10 22:09:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549865396273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865396273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865396273 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1549865396882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-part2arch " "Found design unit 1: part2-part2arch" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865410889 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865410889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865410889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobcdlatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobcdlatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_bit_bcd_latcher-functionality " "Found design unit 1: two_bit_bcd_latcher-functionality" {  } { { "twobcdlatcher.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/twobcdlatcher.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865410891 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_bit_bcd_latcher " "Found entity 1: two_bit_bcd_latcher" {  } { { "twobcdlatcher.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/twobcdlatcher.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865410891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865410891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtodisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdtodisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "bcdtodisplay.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/bcdtodisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865410894 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "bcdtodisplay.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/bcdtodisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865410894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865410894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_bit_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_bit_adder_subtractor-arch_twobit " "Found design unit 1: two_bit_adder_subtractor-arch_twobit" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865410896 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_bit_adder_subtractor " "Found entity 1: two_bit_adder_subtractor" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865410896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865410896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549865410931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_bcd_latcher two_bit_bcd_latcher:LATCHA " "Elaborating entity \"two_bit_bcd_latcher\" for hierarchy \"two_bit_bcd_latcher:LATCHA\"" {  } { { "part2.vhd" "LATCHA" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549865410947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:DISPLAY5 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:DISPLAY5\"" {  } { { "part2.vhd" "DISPLAY5" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549865410949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_adder_subtractor two_bit_adder_subtractor:adder_subtractor " "Elaborating entity \"two_bit_adder_subtractor\" for hierarchy \"two_bit_adder_subtractor:adder_subtractor\"" {  } { { "part2.vhd" "adder_subtractor" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549865410952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_sub two_bit_adder_subtractor.vhd(36) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(36): signal \"add_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865410952 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 two_bit_adder_subtractor.vhd(37) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(37): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865410953 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 two_bit_adder_subtractor.vhd(37) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(37): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865410953 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 two_bit_adder_subtractor.vhd(39) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(39): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865410953 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 two_bit_adder_subtractor.vhd(39) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(39): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865410953 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] VCC " "Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED GND " "Pin \"LED\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549865411640 "|part2|LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549865411640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549865411739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549865412135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549865412135 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_sub " "No output dependent on input pin \"add_sub\"" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549865412269 "|part2|add_sub"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549865412269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549865412270 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549865412270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549865412270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549865412270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549865412326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 10 22:10:12 2019 " "Processing ended: Sun Feb 10 22:10:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549865412326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549865412326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549865412326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865412326 ""}
