<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='29' type='1'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='46' c='_ZN4llvm6ARM_AM14getShiftOpcStrENS0_8ShiftOpcE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='57' c='_ZN4llvm6ARM_AM19getShiftOpcEncodingENS0_8ShiftOpcE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSelectionDAGInfo.h' l='28' u='r' c='_ZN4llvm6ARM_AML18getShiftOpcForNodeEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2892' u='r' c='_ZN12_GLOBAL__N_111ARMFastISel21fastSelectInstructionEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1061' u='r' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3580' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser21tryParseShiftRegisterERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3630' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser21tryParseShiftRegisterERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='5424' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser22parseMemRegOffsetShiftERN4llvm6ARM_AM8ShiftOpcERj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='5456' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser22parseMemRegOffsetShiftERN4llvm6ARM_AM8ShiftOpcERj'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1271' u='r' c='_ZL21DecodeSORegImmOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1310' u='r' c='_ZL21DecodeSORegRegOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1748' u='r' c='_ZL21DecodeSORegMemOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='232' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='1392' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='1437' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='1540' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
