// Seed: 3546994310
module module_0 (
    input wor  id_0,
    input wire id_1,
    input tri0 id_2
    , id_6,
    input tri  id_3,
    input wand id_4
);
  assign id_6 = -1;
  wor id_7, id_8;
  initial begin : LABEL_0
    $signed(90);
    ;
    SystemTFIdentifier;
    @(posedge 1 == -1);
  end
  assign id_8 = 1;
  logic id_9;
  ;
  assign id_8 = 1;
  always @(-1 ? id_1 : 1) @(posedge -1 ? id_7 : id_6) $unsigned(39);
  ;
  wire id_10;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3
    , id_9,
    output wor id_4,
    input wire id_5,
    input tri0 id_6
    , id_10 = 1 ? 1 ? 1 && -1'd0 : -1'b0 : 1,
    output wand id_7
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
