{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1654730347660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1654730347670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 18:19:07 2022 " "Processing started: Wed Jun 08 18:19:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1654730347670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1654730347670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1654730347670 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1654730348118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/synthesis/PLL.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730348171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730348171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730348187 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730348187 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_hra2 " "Found entity 3: PLL_altpll_0_altpll_hra2" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730348187 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730348187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730348187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1654730348514 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730348514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730348514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC2-MAIN " "Found design unit 1: SYNC2-MAIN" {  } { { "SYNC2.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1654730348522 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC2 " "Found entity 1: SYNC2" {  } { { "SYNC2.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730348522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730348522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file psg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl " "Found design unit 1: ctrl" {  } { { "PSG.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/PSG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1654730348532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ctrl-body " "Found design unit 2: ctrl-body" {  } { { "PSG.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/PSG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1654730348532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730348532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1654730348664 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Datos VGA.vhd(31) " "VHDL Signal Declaration warning at VGA.vhd(31): used implicit default value for signal \"Datos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730348664 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E VGA.vhd(32) " "VHDL Signal Declaration warning at VGA.vhd(32): used implicit default value for signal \"E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730348664 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RS VGA.vhd(32) " "VHDL Signal Declaration warning at VGA.vhd(32): used implicit default value for signal \"RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730348664 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(45) " "VHDL Signal Declaration warning at VGA.vhd(45): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730348664 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state VGA.vhd(91) " "Verilog HDL or VHDL warning at VGA.vhd(91): object \"current_state\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1654730348664 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_state VGA.vhd(91) " "VHDL Signal Declaration warning at VGA.vhd(91): used implicit default value for signal \"next_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1654730348664 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C " "Elaborating entity \"PLL\" for hierarchy \"PLL:C\"" {  } { { "VGA.vhd" "C" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730348664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 PLL:C\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\"" {  } { { "PLL/synthesis/PLL.v" "altpll_0" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/PLL.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730348664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "stdsync2" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730348664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "dffpipe3" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730348679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_hra2 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_hra2\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "sd1" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730348679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC2 SYNC2:C1 " "Elaborating entity \"SYNC2\" for hierarchy \"SYNC2:C1\"" {  } { { "VGA.vhd" "C1" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1654730348679 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SYNC2:C1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYNC2:C1\|Mult0\"" {  } { { "SYNC2.vhd" "Mult0" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1654730349129 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1654730349129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC2:C1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SYNC2:C1\|lpm_mult:Mult0\"" {  } { { "SYNC2.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1654730349214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC2:C1\|lpm_mult:Mult0 " "Instantiated megafunction \"SYNC2:C1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1654730349214 ""}  } { { "SYNC2.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/SYNC2.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1654730349214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h4t " "Found entity 1: mult_h4t" {  } { { "db/mult_h4t.tdf" "" { Text "F:/JSJDAJJDS/1/Practica3/db/mult_h4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1654730349261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1654730349261 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] VCC " "Pin \"VGA_R\[0\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] VCC " "Pin \"VGA_R\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] VCC " "Pin \"VGA_R\[4\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] VCC " "Pin \"VGA_R\[5\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] VCC " "Pin \"VGA_B\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] VCC " "Pin \"VGA_B\[2\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] VCC " "Pin \"VGA_B\[4\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] VCC " "Pin \"VGA_B\[6\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] VCC " "Pin \"VGA_B\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] VCC " "Pin \"VGA_G\[0\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] VCC " "Pin \"VGA_G\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] VCC " "Pin \"VGA_G\[2\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] VCC " "Pin \"VGA_G\[3\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] VCC " "Pin \"VGA_G\[4\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] VCC " "Pin \"VGA_G\[5\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] VCC " "Pin \"VGA_G\[6\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] VCC " "Pin \"VGA_G\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[0\] GND " "Pin \"Datos\[0\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|Datos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[1\] GND " "Pin \"Datos\[1\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|Datos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[2\] GND " "Pin \"Datos\[2\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|Datos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[3\] GND " "Pin \"Datos\[3\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|Datos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[4\] GND " "Pin \"Datos\[4\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|Datos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[5\] GND " "Pin \"Datos\[5\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|Datos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[6\] GND " "Pin \"Datos\[6\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|Datos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[7\] GND " "Pin \"Datos\[7\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|Datos[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E GND " "Pin \"E\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|E"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS GND " "Pin \"RS\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1654730349675 "|VGA|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1654730349675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1654730349762 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1654730349906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1654730350191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1654730350191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[0\] " "No output dependent on input pin \"A_3\[0\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730350355 "|VGA|A_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[1\] " "No output dependent on input pin \"A_3\[1\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730350355 "|VGA|A_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[2\] " "No output dependent on input pin \"A_3\[2\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730350355 "|VGA|A_3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[3\] " "No output dependent on input pin \"A_3\[3\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730350355 "|VGA|A_3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_3\[4\] " "No output dependent on input pin \"A_3\[4\]\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730350355 "|VGA|A_3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1654730350355 "|VGA|clr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1654730350355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1654730350362 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1654730350362 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1654730350362 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1654730350362 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1654730350362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1654730350362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1654730350452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 18:19:10 2022 " "Processing ended: Wed Jun 08 18:19:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1654730350452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1654730350452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1654730350452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1654730350452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1654730351422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1654730351426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 18:19:11 2022 " "Processing started: Wed Jun 08 18:19:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1654730351426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1654730351426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1654730351426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1654730351514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1654730351522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1654730351562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1654730351562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1654730351562 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|wire_pll7_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 150 -1 0 } } { "" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1654730351636 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|wire_pll7_clk\[1\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 150 -1 0 } } { "" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1654730351636 ""}  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 150 -1 0 } } { "" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1654730351636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1654730351811 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1654730351816 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1654730352216 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1654730352216 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1654730352221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1654730352221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1654730352221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1654730352221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1654730352221 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1654730352221 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1654730352222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1654730353445 ""}  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 192 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_hra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1654730353445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1654730353445 ""}  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 192 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_hra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1654730353445 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1654730353742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1654730353742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1654730353742 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1654730353742 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1654730353742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1654730353742 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1654730353742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1654730353742 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1654730353742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1654730353742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1654730353742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1654730353742 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1654730353742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1654730353742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5 Embedded multiplier block " "Packed 5 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1654730354101 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1654730354101 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|pll7 compensate_clock 0 " "PLL \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 150 -1 0 } } { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 270 0 0 } } { "PLL/synthesis/PLL.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/PLL.v" 26 0 0 } } { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 143 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1654730354132 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|pll7 clk\[0\] VGA_CLK~output " "PLL \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_hra2:sd1\|pll7\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 150 -1 0 } } { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v" 270 0 0 } } { "PLL/synthesis/PLL.v" "" { Text "F:/JSJDAJJDS/1/Practica3/PLL/synthesis/PLL.v" 26 0 0 } } { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 143 0 0 } } { "VGA.vhd" "" { Text "F:/JSJDAJJDS/1/Practica3/VGA.vhd" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1654730354132 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1654730354148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1654730358584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1654730358631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1654730358631 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1654730360724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1654730360724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1654730361474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "F:/JSJDAJJDS/1/Practica3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1654730363380 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1654730363380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1654730364161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1654730364177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1654730364177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1654730364395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1654730364661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1654730364770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1654730365020 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1654730365348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/JSJDAJJDS/1/Practica3/output_files/VGA.fit.smsg " "Generated suppressed messages file F:/JSJDAJJDS/1/Practica3/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1654730366457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1654730367317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 18:19:27 2022 " "Processing ended: Wed Jun 08 18:19:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1654730367317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1654730367317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1654730367317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1654730367317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1654730368332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1654730368332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 18:19:28 2022 " "Processing started: Wed Jun 08 18:19:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1654730368332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1654730368332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1654730368332 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1654730371206 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1654730371331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1654730372737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 18:19:32 2022 " "Processing ended: Wed Jun 08 18:19:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1654730372737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1654730372737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1654730372737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1654730372737 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1654730373393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1654730373862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1654730373878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 18:19:33 2022 " "Processing started: Wed Jun 08 18:19:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1654730373878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1654730373878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1654730373878 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1654730373987 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1654730374190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1654730374190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1654730374237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1654730374237 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1654730374612 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1654730374612 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1654730374612 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1654730374612 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1654730374612 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1654730374612 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1654730374612 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1654730374612 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1654730374893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1654730374893 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1654730374893 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1654730374924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1654730374940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1654730374940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.488 " "Worst-case setup slack is -0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730374955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730374955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488        -0.488 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -0.488        -0.488 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730374955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730374955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.661 " "Worst-case hold slack is 0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730374971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730374971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.661         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730374971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730374971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1654730374987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1654730375002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.246 " "Worst-case minimum pulse width slack is 4.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.246         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.246         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891         0.000 CLOCK_50  " "    9.891         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730375033 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1654730375158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1654730375174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1654730375549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1654730375627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.471 " "Worst-case setup slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.471         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730375674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.606 " "Worst-case hold slack is 0.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.606         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730375690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1654730375721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1654730375736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.280 " "Worst-case minimum pulse width slack is 4.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.280         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.280         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887         0.000 CLOCK_50  " "    9.887         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730375752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730375752 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1654730375908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1654730376095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.443 " "Worst-case setup slack is 4.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.443         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.443         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730376111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.303         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730376142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1654730376157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1654730376173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.408 " "Worst-case minimum pulse width slack is 4.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.408         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.408         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574         0.000 CLOCK_50  " "    9.574         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1654730376189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1654730376189 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1654730376892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1654730376892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1654730377157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 18:19:37 2022 " "Processing ended: Wed Jun 08 18:19:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1654730377157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1654730377157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1654730377157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1654730377157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1654730378219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1654730378219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 18:19:38 2022 " "Processing started: Wed Jun 08 18:19:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1654730378219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1654730378219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1654730378219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_85c_slow.vho F:/JSJDAJJDS/1/Practica3/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_85c_slow.vho in folder \"F:/JSJDAJJDS/1/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1654730378688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_0c_slow.vho F:/JSJDAJJDS/1/Practica3/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_0c_slow.vho in folder \"F:/JSJDAJJDS/1/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1654730378766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_fast.vho F:/JSJDAJJDS/1/Practica3/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_fast.vho in folder \"F:/JSJDAJJDS/1/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1654730378835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vho F:/JSJDAJJDS/1/Practica3/simulation/modelsim/ simulation " "Generated file VGA.vho in folder \"F:/JSJDAJJDS/1/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1654730378902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_85c_vhd_slow.sdo F:/JSJDAJJDS/1/Practica3/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_85c_vhd_slow.sdo in folder \"F:/JSJDAJJDS/1/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1654730378940 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_0c_vhd_slow.sdo F:/JSJDAJJDS/1/Practica3/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_0c_vhd_slow.sdo in folder \"F:/JSJDAJJDS/1/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1654730378980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_vhd_fast.sdo F:/JSJDAJJDS/1/Practica3/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_vhd_fast.sdo in folder \"F:/JSJDAJJDS/1/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1654730379026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_vhd.sdo F:/JSJDAJJDS/1/Practica3/simulation/modelsim/ simulation " "Generated file VGA_vhd.sdo in folder \"F:/JSJDAJJDS/1/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1654730379073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4523 " "Peak virtual memory: 4523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1654730379198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 18:19:39 2022 " "Processing ended: Wed Jun 08 18:19:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1654730379198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1654730379198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1654730379198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1654730379198 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1654730379854 ""}
