{
  "module_name": "initvals.h",
  "hash_id": "842d1d5a8ca3c0b2d4673d2a102a692367827dc18029c5c92572407d0896f052",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt7601u/initvals.h",
  "human_readable_source": " \n \n\n#ifndef __MT7601U_INITVALS_H\n#define __MT7601U_INITVALS_H\n\nstatic const struct mt76_reg_pair bbp_common_vals[] = {\n\t{  65,\t0x2c },\n\t{  66,\t0x38 },\n\t{  68,\t0x0b },\n\t{  69,\t0x12 },\n\t{  70,\t0x0a },\n\t{  73,\t0x10 },\n\t{  81,\t0x37 },\n\t{  82,\t0x62 },\n\t{  83,\t0x6a },\n\t{  84,\t0x99 },\n\t{  86,\t0x00 },\n\t{  91,\t0x04 },\n\t{  92,\t0x00 },\n\t{ 103,\t0x00 },\n\t{ 105,\t0x05 },\n\t{ 106,\t0x35 },\n};\n\nstatic const struct mt76_reg_pair bbp_chip_vals[] = {\n\t{   1, 0x04 },\t{   4, 0x40 },\t{  20, 0x06 },\t{  31, 0x08 },\n\t \n\t{ 178, 0xff },\n\t \n\t{  66, 0x14 },\t{  68, 0x8b },\t{  69, 0x12 },\t{  70, 0x09 },\n\t{  73, 0x11 },\t{  75, 0x60 },\t{  76, 0x44 },\t{  84, 0x9a },\n\t{  86, 0x38 },\t{  91, 0x07 },\t{  92, 0x02 },\n\t \n\t{  99, 0x50 },\t{ 101, 0x00 },\t{ 103, 0xc0 },\t{ 104, 0x92 },\n\t{ 105, 0x3c },\t{ 106, 0x03 },\t{ 128, 0x12 },\n\t \n\t{ 142, 0x04 },\t{ 143, 0x37 },\n\t \n\t{ 142, 0x03 },\t{ 143, 0x99 },\n\t \n\t \n\t{ 160, 0xeb },\t{ 161, 0xc4 },\t{ 162, 0x77 },\t{ 163, 0xf9 },\n\t{ 164, 0x88 },\t{ 165, 0x80 },\t{ 166, 0xff },\t{ 167, 0xe4 },\n\t \n\t{ 195, 0x00 },\t{ 196, 0x00 },\n\t{ 195, 0x01 },\t{ 196, 0x04 },\n\t{ 195, 0x02 },\t{ 196, 0x20 },\n\t{ 195, 0x03 },\t{ 196, 0x0a },\n\t{ 195, 0x06 },\t{ 196, 0x16 },\n\t{ 195, 0x07 },\t{ 196, 0x05 },\n\t{ 195, 0x08 },\t{ 196, 0x37 },\n\t{ 195, 0x0a },\t{ 196, 0x15 },\n\t{ 195, 0x0b },\t{ 196, 0x17 },\n\t{ 195, 0x0c },\t{ 196, 0x06 },\n\t{ 195, 0x0d },\t{ 196, 0x09 },\n\t{ 195, 0x0e },\t{ 196, 0x05 },\n\t{ 195, 0x0f },\t{ 196, 0x09 },\n\t{ 195, 0x10 },\t{ 196, 0x20 },\n\t{ 195, 0x20 },\t{ 196, 0x17 },\n\t{ 195, 0x21 },\t{ 196, 0x06 },\n\t{ 195, 0x22 },\t{ 196, 0x09 },\n\t{ 195, 0x23 },\t{ 196, 0x17 },\n\t{ 195, 0x24 },\t{ 196, 0x06 },\n\t{ 195, 0x25 },\t{ 196, 0x09 },\n\t{ 195, 0x26 },\t{ 196, 0x17 },\n\t{ 195, 0x27 },\t{ 196, 0x06 },\n\t{ 195, 0x28 },\t{ 196, 0x09 },\n\t{ 195, 0x29 },\t{ 196, 0x05 },\n\t{ 195, 0x2a },\t{ 196, 0x09 },\n\t{ 195, 0x80 },\t{ 196, 0x8b },\n\t{ 195, 0x81 },\t{ 196, 0x12 },\n\t{ 195, 0x82 },\t{ 196, 0x09 },\n\t{ 195, 0x83 },\t{ 196, 0x17 },\n\t{ 195, 0x84 },\t{ 196, 0x11 },\n\t{ 195, 0x85 },\t{ 196, 0x00 },\n\t{ 195, 0x86 },\t{ 196, 0x00 },\n\t{ 195, 0x87 },\t{ 196, 0x18 },\n\t{ 195, 0x88 },\t{ 196, 0x60 },\n\t{ 195, 0x89 },\t{ 196, 0x44 },\n\t{ 195, 0x8a },\t{ 196, 0x8b },\n\t{ 195, 0x8b },\t{ 196, 0x8b },\n\t{ 195, 0x8c },\t{ 196, 0x8b },\n\t{ 195, 0x8d },\t{ 196, 0x8b },\n\t{ 195, 0x8e },\t{ 196, 0x09 },\n\t{ 195, 0x8f },\t{ 196, 0x09 },\n\t{ 195, 0x90 },\t{ 196, 0x09 },\n\t{ 195, 0x91 },\t{ 196, 0x09 },\n\t{ 195, 0x92 },\t{ 196, 0x11 },\n\t{ 195, 0x93 },\t{ 196, 0x11 },\n\t{ 195, 0x94 },\t{ 196, 0x11 },\n\t{ 195, 0x95 },\t{ 196, 0x11 },\n\t \n\t{  47, 0x80 },\t{  60, 0x80 },\t{ 150, 0xd2 },\t{ 151, 0x32 },\n\t{ 152, 0x23 },\t{ 153, 0x41 },\t{ 154, 0x00 },\t{ 155, 0x4f },\n\t{ 253, 0x7e },\t{ 195, 0x30 },\t{ 196, 0x32 },\t{ 195, 0x31 },\n\t{ 196, 0x23 },\t{ 195, 0x32 },\t{ 196, 0x45 },\t{ 195, 0x35 },\n\t{ 196, 0x4a },\t{ 195, 0x36 },\t{ 196, 0x5a },\t{ 195, 0x37 },\n\t{ 196, 0x5a },\n};\n\nstatic const struct mt76_reg_pair mac_common_vals[] = {\n\t{ MT_LEGACY_BASIC_RATE,\t\t0x0000013f },\n\t{ MT_HT_BASIC_RATE,\t\t0x00008003 },\n\t{ MT_MAC_SYS_CTRL,\t\t0x00000000 },\n\t{ MT_RX_FILTR_CFG,\t\t0x00017f97 },\n\t{ MT_BKOFF_SLOT_CFG,\t\t0x00000209 },\n\t{ MT_TX_SW_CFG0,\t\t0x00000000 },\n\t{ MT_TX_SW_CFG1,\t\t0x00080606 },\n\t{ MT_TX_LINK_CFG,\t\t0x00001020 },\n\t{ MT_TX_TIMEOUT_CFG,\t\t0x000a2090 },\n\t{ MT_MAX_LEN_CFG,\t\t0x00003fff },\n\t{ MT_PBF_TX_MAX_PCNT,\t\t0x1fbf1f1f },\n\t{ MT_PBF_RX_MAX_PCNT,\t\t0x0000009f },\n\t{ MT_TX_RETRY_CFG,\t\t0x47d01f0f },\n\t{ MT_AUTO_RSP_CFG,\t\t0x00000013 },\n\t{ MT_CCK_PROT_CFG,\t\t0x05740003 },\n\t{ MT_OFDM_PROT_CFG,\t\t0x05740003 },\n\t{ MT_MM40_PROT_CFG,\t\t0x03f44084 },\n\t{ MT_GF20_PROT_CFG,\t\t0x01744004 },\n\t{ MT_GF40_PROT_CFG,\t\t0x03f44084 },\n\t{ MT_MM20_PROT_CFG,\t\t0x01744004 },\n\t{ MT_TXOP_CTRL_CFG,\t\t0x0000583f },\n\t{ MT_TX_RTS_CFG,\t\t0x01092b20 },\n\t{ MT_EXP_ACK_TIME,\t\t0x002400ca },\n\t{ MT_TXOP_HLDR_ET,\t\t0x00000002 },\n\t{ MT_XIFS_TIME_CFG,\t\t0x33a41010 },\n\t{ MT_PWR_PIN_CFG,\t\t0x00000000 },\n\t{ MT_PN_PAD_MODE,\t\t0x00000001 },\n};\n\nstatic const struct mt76_reg_pair mac_chip_vals[] = {\n\t{ MT_TSO_CTRL,\t\t\t0x00006050 },\n\t{ MT_BCN_OFFSET(0),\t\t0x18100800 },\n\t{ MT_BCN_OFFSET(1),\t\t0x38302820 },\n\t{ MT_PBF_SYS_CTRL,\t\t0x00080c00 },\n\t{ MT_PBF_CFG,\t\t\t0x7f723c1f },\n\t{ MT_FCE_PSE_CTRL,\t\t0x00000001 },\n\t{ MT_PAUSE_ENABLE_CONTROL1,\t0x00000000 },\n\t{ MT_TX0_RF_GAIN_CORR,\t\t0x003b0005 },\n\t{ MT_TX0_RF_GAIN_ATTEN,\t\t0x00006900 },\n\t{ MT_TX0_BB_GAIN_ATTEN,\t\t0x00000400 },\n\t{ MT_TX_ALC_VGA3,\t\t0x00060006 },\n\t{ MT_TX_SW_CFG0,\t\t0x00000402 },\n\t{ MT_TX_SW_CFG1,\t\t0x00000000 },\n\t{ MT_TX_SW_CFG2,\t\t0x00000000 },\n\t{ MT_HEADER_TRANS_CTRL_REG,\t0x00000000 },\n\t{ MT_FCE_CSO,\t\t\t0x0000030f },\n\t{ MT_FCE_PARAMETERS,\t\t0x00256f0f },\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}