// Seed: 3841754168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1 !== id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_7[1'b0] == 1) begin
    if (1) id_2 <= 1'b0;
  end
  xor (id_6, id_2, id_8, id_7, id_3);
  module_0(
      id_3, id_6, id_6, id_6, id_4, id_5, id_6
  );
endmodule
