================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue Dec 07 16:53:11 +0800 2021
    * Version:         2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:         sigmoid_new
    * Solution:        PLAN16_8_200m (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k325t-ffg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       all

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              230
FF:               148
DSP:              0
BRAM:             0
URAM:             0
SRL:              39


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.314       |
| Post-Route     | 2.870       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                 | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                 | 230 | 148 |     |      |      |     |        |      |         |          |        |
|   (inst)                             | 166 | 89  |     |      |      |     |        |      |         |          |        |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U1     | 64  | 59  |     |      |      |     |        |      |         |          |        |
|     (dcmp_64ns_64ns_1_2_no_dsp_1_U1) |     | 59  |     |      |      |     |        |      |         |          |        |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.11%  | OK     |
| FD                                                        | 50%       | 0.04%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.06%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 3821      | 3      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin             | Endpoint Pin                      | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                            |                                   |              |            |                |          Delay |        Delay |
+-------+-------+----------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.130 | sub_ln962_reg_649_reg[0]/C | p_Result_7_reg_686_reg[39]_srl2/D |            4 |         31 |          2.683 |          0.502 |        2.181 |
| Path2 | 2.143 | sub_ln962_reg_649_reg[0]/C | p_Result_7_reg_686_reg[23]_srl2/D |            4 |         31 |          2.764 |          0.496 |        2.268 |
| Path3 | 2.298 | sub_ln962_reg_649_reg[1]/C | p_Result_7_reg_686_reg[21]_srl2/D |            3 |         28 |          2.604 |          0.352 |        2.252 |
| Path4 | 2.298 | sub_ln962_reg_649_reg[0]/C | p_Result_7_reg_686_reg[12]_srl2/D |            3 |         31 |          2.521 |          0.459 |        2.062 |
| Path5 | 2.305 | sub_ln962_reg_649_reg[2]/C | p_Result_7_reg_686_reg[24]_srl2/D |            2 |         24 |          2.603 |          0.404 |        2.199 |
+-------+-------+----------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------+----------------------+
    | Path1 Cells                         | Primitive Type       |
    +-------------------------------------+----------------------+
    | sub_ln962_reg_649_reg[0]            | FLOP_LATCH.flop.FDRE |
    | m_4_reg_671[3]_i_2                  | LUT.others.LUT3      |
    | p_Result_7_reg_686_reg[47]_srl2_i_4 | LUT.others.LUT6      |
    | p_Result_7_reg_686_reg[39]_srl2_i_2 | LUT.others.LUT6      |
    | p_Result_7_reg_686_reg[39]_srl2_i_1 | LUT.others.LUT5      |
    | p_Result_7_reg_686_reg[39]_srl2     | DMEM.srl.SRL16E      |
    +-------------------------------------+----------------------+

    +-------------------------------------+----------------------+
    | Path2 Cells                         | Primitive Type       |
    +-------------------------------------+----------------------+
    | sub_ln962_reg_649_reg[0]            | FLOP_LATCH.flop.FDRE |
    | m_4_reg_671[3]_i_2                  | LUT.others.LUT3      |
    | p_Result_7_reg_686_reg[47]_srl2_i_4 | LUT.others.LUT6      |
    | p_Result_7_reg_686_reg[39]_srl2_i_2 | LUT.others.LUT6      |
    | p_Result_7_reg_686_reg[23]_srl2_i_1 | LUT.others.LUT5      |
    | p_Result_7_reg_686_reg[23]_srl2     | DMEM.srl.SRL16E      |
    +-------------------------------------+----------------------+

    +-------------------------------------+----------------------+
    | Path3 Cells                         | Primitive Type       |
    +-------------------------------------+----------------------+
    | sub_ln962_reg_649_reg[1]            | FLOP_LATCH.flop.FDRE |
    | m_4_reg_671[5]_i_4                  | LUT.others.LUT5      |
    | m_4_reg_671[5]_i_1                  | LUT.others.LUT5      |
    | p_Result_7_reg_686_reg[21]_srl2_i_1 | LUT.others.LUT6      |
    | p_Result_7_reg_686_reg[21]_srl2     | DMEM.srl.SRL16E      |
    +-------------------------------------+----------------------+

    +-------------------------------------+----------------------+
    | Path4 Cells                         | Primitive Type       |
    +-------------------------------------+----------------------+
    | sub_ln962_reg_649_reg[0]            | FLOP_LATCH.flop.FDRE |
    | m_4_reg_671[4]_i_3                  | LUT.others.LUT3      |
    | m_4_reg_671[4]_i_1                  | LUT.others.LUT5      |
    | p_Result_7_reg_686_reg[12]_srl2_i_1 | LUT.others.LUT5      |
    | p_Result_7_reg_686_reg[12]_srl2     | DMEM.srl.SRL16E      |
    +-------------------------------------+----------------------+

    +-------------------------------------+----------------------+
    | Path5 Cells                         | Primitive Type       |
    +-------------------------------------+----------------------+
    | sub_ln962_reg_649_reg[2]            | FLOP_LATCH.flop.FDRE |
    | m_4_reg_671[0]_i_1                  | LUT.others.LUT5      |
    | p_Result_7_reg_686_reg[24]_srl2_i_1 | LUT.others.LUT6      |
    | p_Result_7_reg_686_reg[24]_srl2     | DMEM.srl.SRL16E      |
    +-------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sigmoid_plan_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/sigmoid_plan_failfast_routed.rpt                 |
| status                   | impl/verilog/report/sigmoid_plan_status_routed.rpt                   |
| timing                   | impl/verilog/report/sigmoid_plan_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/sigmoid_plan_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/sigmoid_plan_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/sigmoid_plan_utilization_hierarchical_routed.rpt |
+--------------------------+----------------------------------------------------------------------+


