// Seed: 1223523271
module module_0 (
    output tri0  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  uwire id_7,
    input  wor   id_8
);
  wire id_10;
  tri  id_11, id_12 = 1;
  wire id_13;
  assign module_1.id_8 = 0;
  wire id_14;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    output wor id_3,
    output tri0 id_4,
    output supply1 id_5
    , id_10,
    input wor id_6,
    output supply1 id_7,
    output wire id_8
);
  assign id_10[1] = id_10;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_1,
      id_1,
      id_0,
      id_6,
      id_1,
      id_1
  );
endmodule
