
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_5376:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbe00000; valaddr_reg:x3; val_offset:16128*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16128*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5377:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbf00000; valaddr_reg:x3; val_offset:16131*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16131*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5378:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbf80000; valaddr_reg:x3; val_offset:16134*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16134*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5379:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfc0000; valaddr_reg:x3; val_offset:16137*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16137*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5380:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfe0000; valaddr_reg:x3; val_offset:16140*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16140*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5381:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbff0000; valaddr_reg:x3; val_offset:16143*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16143*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5382:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbff8000; valaddr_reg:x3; val_offset:16146*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16146*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5383:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffc000; valaddr_reg:x3; val_offset:16149*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16149*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5384:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffe000; valaddr_reg:x3; val_offset:16152*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16152*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5385:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfff000; valaddr_reg:x3; val_offset:16155*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16155*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5386:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfff800; valaddr_reg:x3; val_offset:16158*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16158*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5387:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffc00; valaddr_reg:x3; val_offset:16161*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16161*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5388:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffe00; valaddr_reg:x3; val_offset:16164*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16164*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5389:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffff00; valaddr_reg:x3; val_offset:16167*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16167*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5390:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffff80; valaddr_reg:x3; val_offset:16170*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16170*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5391:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffffc0; valaddr_reg:x3; val_offset:16173*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16173*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5392:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffffe0; valaddr_reg:x3; val_offset:16176*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16176*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5393:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffff0; valaddr_reg:x3; val_offset:16179*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16179*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5394:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffff8; valaddr_reg:x3; val_offset:16182*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16182*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5395:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffffc; valaddr_reg:x3; val_offset:16185*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16185*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5396:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffffe; valaddr_reg:x3; val_offset:16188*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16188*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5397:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffffff; valaddr_reg:x3; val_offset:16191*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16191*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5398:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff000001; valaddr_reg:x3; val_offset:16194*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16194*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5399:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff000003; valaddr_reg:x3; val_offset:16197*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16197*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5400:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff000007; valaddr_reg:x3; val_offset:16200*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16200*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5401:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff199999; valaddr_reg:x3; val_offset:16203*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16203*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5402:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff249249; valaddr_reg:x3; val_offset:16206*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16206*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5403:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff333333; valaddr_reg:x3; val_offset:16209*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16209*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5404:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:16212*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16212*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5405:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:16215*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16215*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5406:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff444444; valaddr_reg:x3; val_offset:16218*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16218*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5407:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:16221*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16221*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5408:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:16224*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16224*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5409:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff666666; valaddr_reg:x3; val_offset:16227*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16227*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5410:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:16230*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16230*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5411:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:16233*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16233*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5412:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:16236*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16236*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5413:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:16239*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16239*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5414:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:16242*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16242*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5415:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:16245*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16245*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5416:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:16248*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16248*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5417:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:16251*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16251*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5418:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:16254*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16254*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5419:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:16257*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16257*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5420:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:16260*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16260*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5421:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:16263*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16263*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5422:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:16266*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16266*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5423:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:16269*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16269*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5424:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:16272*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16272*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5425:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:16275*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16275*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5426:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:16278*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16278*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5427:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:16281*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16281*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5428:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:16284*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16284*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5429:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:16287*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16287*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5430:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e800000; valaddr_reg:x3; val_offset:16290*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16290*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5431:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e800001; valaddr_reg:x3; val_offset:16293*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16293*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5432:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e800003; valaddr_reg:x3; val_offset:16296*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16296*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5433:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e800007; valaddr_reg:x3; val_offset:16299*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16299*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5434:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e80000f; valaddr_reg:x3; val_offset:16302*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16302*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5435:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e80001f; valaddr_reg:x3; val_offset:16305*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16305*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5436:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e80003f; valaddr_reg:x3; val_offset:16308*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16308*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5437:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e80007f; valaddr_reg:x3; val_offset:16311*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16311*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5438:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e8000ff; valaddr_reg:x3; val_offset:16314*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16314*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5439:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e8001ff; valaddr_reg:x3; val_offset:16317*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16317*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5440:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e8003ff; valaddr_reg:x3; val_offset:16320*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16320*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5441:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e8007ff; valaddr_reg:x3; val_offset:16323*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16323*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5442:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e800fff; valaddr_reg:x3; val_offset:16326*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16326*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5443:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e801fff; valaddr_reg:x3; val_offset:16329*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16329*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5444:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e803fff; valaddr_reg:x3; val_offset:16332*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16332*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5445:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e807fff; valaddr_reg:x3; val_offset:16335*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16335*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5446:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e80ffff; valaddr_reg:x3; val_offset:16338*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16338*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5447:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e81ffff; valaddr_reg:x3; val_offset:16341*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16341*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5448:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e83ffff; valaddr_reg:x3; val_offset:16344*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16344*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5449:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e87ffff; valaddr_reg:x3; val_offset:16347*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16347*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5450:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e8fffff; valaddr_reg:x3; val_offset:16350*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16350*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5451:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8e9fffff; valaddr_reg:x3; val_offset:16353*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16353*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5452:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8ebfffff; valaddr_reg:x3; val_offset:16356*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16356*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5453:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8ec00000; valaddr_reg:x3; val_offset:16359*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16359*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5454:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8ee00000; valaddr_reg:x3; val_offset:16362*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16362*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5455:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8ef00000; valaddr_reg:x3; val_offset:16365*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16365*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5456:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8ef80000; valaddr_reg:x3; val_offset:16368*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16368*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5457:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efc0000; valaddr_reg:x3; val_offset:16371*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16371*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5458:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efe0000; valaddr_reg:x3; val_offset:16374*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16374*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5459:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8eff0000; valaddr_reg:x3; val_offset:16377*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16377*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5460:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8eff8000; valaddr_reg:x3; val_offset:16380*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16380*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5461:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8effc000; valaddr_reg:x3; val_offset:16383*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16383*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5462:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8effe000; valaddr_reg:x3; val_offset:16386*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16386*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5463:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efff000; valaddr_reg:x3; val_offset:16389*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16389*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5464:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efff800; valaddr_reg:x3; val_offset:16392*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16392*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5465:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efffc00; valaddr_reg:x3; val_offset:16395*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16395*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5466:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efffe00; valaddr_reg:x3; val_offset:16398*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16398*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5467:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8effff00; valaddr_reg:x3; val_offset:16401*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16401*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5468:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8effff80; valaddr_reg:x3; val_offset:16404*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16404*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5469:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8effffc0; valaddr_reg:x3; val_offset:16407*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16407*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5470:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8effffe0; valaddr_reg:x3; val_offset:16410*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16410*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5471:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efffff0; valaddr_reg:x3; val_offset:16413*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16413*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5472:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efffff8; valaddr_reg:x3; val_offset:16416*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16416*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5473:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efffffc; valaddr_reg:x3; val_offset:16419*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16419*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5474:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8efffffe; valaddr_reg:x3; val_offset:16422*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16422*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5475:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7b70c9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfb70c9; op2val:0x80000000;
op3val:0x8effffff; valaddr_reg:x3; val_offset:16425*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16425*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5476:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3000000; valaddr_reg:x3; val_offset:16428*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16428*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5477:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3000001; valaddr_reg:x3; val_offset:16431*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16431*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5478:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3000003; valaddr_reg:x3; val_offset:16434*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16434*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5479:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3000007; valaddr_reg:x3; val_offset:16437*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16437*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5480:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe300000f; valaddr_reg:x3; val_offset:16440*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16440*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5481:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe300001f; valaddr_reg:x3; val_offset:16443*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16443*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5482:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe300003f; valaddr_reg:x3; val_offset:16446*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16446*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5483:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe300007f; valaddr_reg:x3; val_offset:16449*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16449*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5484:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe30000ff; valaddr_reg:x3; val_offset:16452*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16452*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5485:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe30001ff; valaddr_reg:x3; val_offset:16455*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16455*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5486:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe30003ff; valaddr_reg:x3; val_offset:16458*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16458*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5487:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe30007ff; valaddr_reg:x3; val_offset:16461*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16461*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5488:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3000fff; valaddr_reg:x3; val_offset:16464*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16464*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5489:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3001fff; valaddr_reg:x3; val_offset:16467*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16467*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5490:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3003fff; valaddr_reg:x3; val_offset:16470*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16470*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5491:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3007fff; valaddr_reg:x3; val_offset:16473*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16473*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5492:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe300ffff; valaddr_reg:x3; val_offset:16476*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16476*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5493:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe301ffff; valaddr_reg:x3; val_offset:16479*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16479*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5494:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe303ffff; valaddr_reg:x3; val_offset:16482*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16482*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5495:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe307ffff; valaddr_reg:x3; val_offset:16485*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16485*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5496:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe30fffff; valaddr_reg:x3; val_offset:16488*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16488*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5497:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe31fffff; valaddr_reg:x3; val_offset:16491*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16491*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5498:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe33fffff; valaddr_reg:x3; val_offset:16494*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16494*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5499:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3400000; valaddr_reg:x3; val_offset:16497*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16497*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5500:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3600000; valaddr_reg:x3; val_offset:16500*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16500*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5501:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3700000; valaddr_reg:x3; val_offset:16503*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16503*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5502:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe3780000; valaddr_reg:x3; val_offset:16506*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16506*0 + 3*42*FLEN/8, x4, x1, x2)

inst_5503:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c1dfb and fs2 == 1 and fe2 == 0x82 and fm2 == 0x01f8a9 and fs3 == 1 and fe3 == 0xc6 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfc1dfb; op2val:0xc101f8a9;
op3val:0xe37c0000; valaddr_reg:x3; val_offset:16509*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16509*0 + 3*42*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4225761280,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4226809856,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227334144,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227596288,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227727360,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227792896,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227825664,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227842048,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227850240,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227854336,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227856384,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227857408,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227857920,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858176,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858304,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858368,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858400,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858416,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858424,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858428,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858430,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4227858431,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753280,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753281,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753283,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753287,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753295,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753311,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753343,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753407,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753535,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753791,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390754303,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390755327,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390757375,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390761471,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390769663,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390786047,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390818815,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390884351,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2391015423,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2391277567,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2391801855,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2392850431,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2394947583,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2394947584,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2397044736,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2398093312,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2398617600,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2398879744,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399010816,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399076352,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399109120,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399125504,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399133696,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399137792,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399139840,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399140864,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141376,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141632,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141760,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141824,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141856,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141872,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141880,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141884,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141886,32,FLEN)
NAN_BOXED(2113630409,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141887,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428032,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428033,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428035,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428039,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428047,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428063,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428095,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428159,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428287,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808428543,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808429055,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808430079,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808432127,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808436223,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808444415,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808460799,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808493567,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808559103,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808690175,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3808952319,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3809476607,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3810525183,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3812622335,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3812622336,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3814719488,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3815768064,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3816292352,32,FLEN)
NAN_BOXED(2113674747,32,FLEN)
NAN_BOXED(3238131881,32,FLEN)
NAN_BOXED(3816554496,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
