$date
	Sat Jun  5 13:38:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instruction_RAM_mem_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$scope module irm $end
$var wire 32 $ din [31:0] $end
$var wire 32 % raddr [31:0] $end
$var wire 1 # rclk $end
$var wire 32 & waddr [31:0] $end
$var wire 1 ' wclk $end
$var wire 1 ( write_en $end
$var reg 32 ) dout [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#2
$dumpvars
b10011 )
0(
0'
b0 &
b1000 %
b0 $
1#
b1000 "
b10011 !
$end
#3
0#
#4
b111101010000000000000001101111 !
b111101010000000000000001101111 )
1#
b1100 "
b1100 %
#5
0#
#6
b11111110000000010000000100010011 !
b11111110000000010000000100010011 )
1#
b10000 "
b10000 %
#7
0#
#8
b100010010111000100011 !
b100010010111000100011 )
1#
b10100 "
b10100 %
#9
0#
#10
b1000000001100111 !
b1000000001100111 )
1#
b1111011100 "
b1111011100 %
#11
0#
#12
b11111111000000010000000100010011 !
b11111111000000010000000100010011 )
1#
b1111100000 "
b1111100000 %
#13
0#
#14
b100010010011000100011 !
b100010010011000100011 )
1#
b1111100100 "
b1111100100 %
#15
0#
#16
b100000010010010000100011 !
b100000010010010000100011 )
1#
b1111101000 "
b1111101000 %
#17
0#
#18
b1000000010000010000010011 !
b1000000010000010000010011 )
1#
b1111101100 "
b1111101100 %
#19
0#
#20
b1011110110111 !
b1011110110111 )
1#
b1111110000 "
b1111110000 %
#21
0#
#22
b100000001111010011110000011 !
b100000001111010011110000011 )
1#
b1111110100 "
b1111110100 %
#23
0#
#24
1#
