{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1516457099590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1516457099591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 22:04:58 2018 " "Processing started: Sat Jan 20 22:04:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1516457099591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1516457099591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1516457099591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1516457100439 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADS_IIC_SEG_VGA EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"ADS_IIC_SEG_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1516457100519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1516457100610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1516457100610 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1516457100697 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 24 11 0 0 " "Implementing clock multiplication of 24, clock division of 11, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 625 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1516457100697 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 626 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1516457100697 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1516457100697 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1516457101332 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1516457101910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1516457101910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1516457101910 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1516457101910 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1516457101914 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1516457101916 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADS_IIC_SEG_VGA.sdc " "Synopsys Design Constraints File file not found: 'ADS_IIC_SEG_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1516457103334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1516457103335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1516457103348 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1516457103368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1516457103370 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1516457103371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516457103571 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 92 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516457103571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516457103571 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 92 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516457103571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516457103572 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 92 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516457103572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r  " "Automatically promoted node SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516457103572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r~0 " "Destination node SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\|clk_div_r~0" {  } { { "M_seg7/FRE_DIV.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/FRE_DIV.v" 31 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 1888 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1516457103572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1516457103572 ""}  } { { "M_seg7/FRE_DIV.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/FRE_DIV.v" 31 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516457103572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|locked  " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1516457103573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_TOP:U_VGA_TOP\|KEY:U_KEY_1\|key_scan~0 " "Destination node VGA_TOP:U_VGA_TOP\|KEY:U_KEY_1\|key_scan~0" {  } { { "M_vga/KEY.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/KEY.v" 23 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_TOP:U_VGA_TOP|KEY:U_KEY_1|key_scan~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 3715 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1516457103573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1516457103573 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 39 -1 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 630 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1516457103573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1516457104398 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1516457104401 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1516457104401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1516457104405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1516457104408 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1516457104411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1516457104411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1516457104414 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1516457105401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1516457105404 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1516457105404 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516457105512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1516457106987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516457108247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1516457108265 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1516457113783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516457113783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1516457114881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1516457117846 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1516457117846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516457121388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1516457121391 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1516457121391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1516457121541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1516457122127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1516457122218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1516457123080 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1516457123950 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda 3.3-V LVTTL R13 " "Pin sda uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { sda } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 22 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516457124727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 15 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516457124727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 14 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516457124727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_in 3.3-V LVTTL M15 " "Pin key_in uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { key_in } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 16 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516457124727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_seg 3.3-V LVTTL M16 " "Pin key_seg uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/0-software/0-quartus_ii_12.1/quartus/bin64/pin_planner.ppl" { key_seg } } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/0-software/0-quartus_ii_12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_seg" } } } } { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 17 0 0 } } { "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/0-software/0-quartus_ii_12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_seg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1516457124727 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1516457124727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/output_files/ADS_IIC_SEG_VGA.fit.smsg " "Generated suppressed messages file C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/output_files/ADS_IIC_SEG_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1516457125051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1516457126465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 22:05:26 2018 " "Processing ended: Sat Jan 20 22:05:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1516457126465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1516457126465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1516457126465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1516457126465 ""}
