// Seed: 2267192669
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input uwire id_4,
    output tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input wire id_8,
    input wire id_9,
    input wor id_10,
    input tri id_11,
    output supply0 id_12,
    input tri id_13,
    input wire id_14,
    input supply0 id_15
);
endmodule
module module_1 #(
    parameter id_3 = 32'd3
) (
    input tri id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply1 _id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    output uwire id_8,
    output wire id_9,
    output wand id_10
);
  logic [1 : id_3] id_12;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_7,
      id_9,
      id_7,
      id_1,
      id_6,
      id_6,
      id_0,
      id_6,
      id_0,
      id_5,
      id_9,
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
