--Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
--Date        : Tue Feb  4 14:43:53 2025
--Host        : DESKTOP-3FHD9AF running 64-bit major release  (build 9200)
--Command     : generate_target kria_bd_wrapper.bd
--Design      : kria_bd_wrapper
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_bd_wrapper is
  port (
    afe0_sclk : out STD_LOGIC;
    afe0_sdata : out STD_LOGIC;
    afe0_sdout : in STD_LOGIC;
    afe_gpio_ctrl_tri_io : inout STD_LOGIC_VECTOR ( 0 to 0 );
    afe_pdn_rst_bus_tri_io : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    data_in : in STD_LOGIC;
    data_in_n : in STD_LOGIC;
    data_in_p : in STD_LOGIC;
    fan_en_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    fclk_in : in STD_LOGIC;
    fclk_in_n : in STD_LOGIC;
    fclk_in_p : in STD_LOGIC;
    uf_leds_tri_io : inout STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end kria_bd_wrapper;

architecture STRUCTURE of kria_bd_wrapper is
  component kria_bd is
  port (
    afe_gpio_ctrl_tri_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    afe_gpio_ctrl_tri_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    afe_gpio_ctrl_tri_t : out STD_LOGIC_VECTOR ( 0 to 0 );
    afe_pdn_rst_bus_tri_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    afe_pdn_rst_bus_tri_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    afe_pdn_rst_bus_tri_t : out STD_LOGIC_VECTOR ( 1 downto 0 );
    uf_leds_tri_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    uf_leds_tri_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    uf_leds_tri_t : out STD_LOGIC_VECTOR ( 1 downto 0 );
    afe0_sclk : out STD_LOGIC;
    afe0_sdata : out STD_LOGIC;
    afe0_sdout : in STD_LOGIC;
    fan_en_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    fclk_in : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_in_p : in STD_LOGIC;
    fclk_in_n : in STD_LOGIC;
    fclk_in_p : in STD_LOGIC;
    data_in_n : in STD_LOGIC
  );
  end component kria_bd;
  component IOBUF is
  port (
    I : in STD_LOGIC;
    O : out STD_LOGIC;
    T : in STD_LOGIC;
    IO : inout STD_LOGIC
  );
  end component IOBUF;
  signal afe_gpio_ctrl_tri_i_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal afe_gpio_ctrl_tri_io_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal afe_gpio_ctrl_tri_o_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal afe_gpio_ctrl_tri_t_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal afe_pdn_rst_bus_tri_i_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal afe_pdn_rst_bus_tri_i_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal afe_pdn_rst_bus_tri_io_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal afe_pdn_rst_bus_tri_io_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal afe_pdn_rst_bus_tri_o_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal afe_pdn_rst_bus_tri_o_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal afe_pdn_rst_bus_tri_t_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal afe_pdn_rst_bus_tri_t_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal uf_leds_tri_i_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal uf_leds_tri_i_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal uf_leds_tri_io_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal uf_leds_tri_io_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal uf_leds_tri_o_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal uf_leds_tri_o_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal uf_leds_tri_t_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal uf_leds_tri_t_1 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
afe_gpio_ctrl_tri_iobuf_0: component IOBUF
     port map (
      I => afe_gpio_ctrl_tri_o_0(0),
      IO => afe_gpio_ctrl_tri_io(0),
      O => afe_gpio_ctrl_tri_i_0(0),
      T => afe_gpio_ctrl_tri_t_0(0)
    );
afe_pdn_rst_bus_tri_iobuf_0: component IOBUF
     port map (
      I => afe_pdn_rst_bus_tri_o_0(0),
      IO => afe_pdn_rst_bus_tri_io(0),
      O => afe_pdn_rst_bus_tri_i_0(0),
      T => afe_pdn_rst_bus_tri_t_0(0)
    );
afe_pdn_rst_bus_tri_iobuf_1: component IOBUF
     port map (
      I => afe_pdn_rst_bus_tri_o_1(1),
      IO => afe_pdn_rst_bus_tri_io(1),
      O => afe_pdn_rst_bus_tri_i_1(1),
      T => afe_pdn_rst_bus_tri_t_1(1)
    );
kria_bd_i: component kria_bd
     port map (
      afe0_sclk => afe0_sclk,
      afe0_sdata => afe0_sdata,
      afe0_sdout => afe0_sdout,
      afe_gpio_ctrl_tri_i(0) => afe_gpio_ctrl_tri_i_0(0),
      afe_gpio_ctrl_tri_o(0) => afe_gpio_ctrl_tri_o_0(0),
      afe_gpio_ctrl_tri_t(0) => afe_gpio_ctrl_tri_t_0(0),
      afe_pdn_rst_bus_tri_i(1) => afe_pdn_rst_bus_tri_i_1(1),
      afe_pdn_rst_bus_tri_i(0) => afe_pdn_rst_bus_tri_i_0(0),
      afe_pdn_rst_bus_tri_o(1) => afe_pdn_rst_bus_tri_o_1(1),
      afe_pdn_rst_bus_tri_o(0) => afe_pdn_rst_bus_tri_o_0(0),
      afe_pdn_rst_bus_tri_t(1) => afe_pdn_rst_bus_tri_t_1(1),
      afe_pdn_rst_bus_tri_t(0) => afe_pdn_rst_bus_tri_t_0(0),
      data_in => data_in,
      data_in_n => data_in_n,
      data_in_p => data_in_p,
      fan_en_b(0) => fan_en_b(0),
      fclk_in => fclk_in,
      fclk_in_n => fclk_in_n,
      fclk_in_p => fclk_in_p,
      uf_leds_tri_i(1) => uf_leds_tri_i_1(1),
      uf_leds_tri_i(0) => uf_leds_tri_i_0(0),
      uf_leds_tri_o(1) => uf_leds_tri_o_1(1),
      uf_leds_tri_o(0) => uf_leds_tri_o_0(0),
      uf_leds_tri_t(1) => uf_leds_tri_t_1(1),
      uf_leds_tri_t(0) => uf_leds_tri_t_0(0)
    );
uf_leds_tri_iobuf_0: component IOBUF
     port map (
      I => uf_leds_tri_o_0(0),
      IO => uf_leds_tri_io(0),
      O => uf_leds_tri_i_0(0),
      T => uf_leds_tri_t_0(0)
    );
uf_leds_tri_iobuf_1: component IOBUF
     port map (
      I => uf_leds_tri_o_1(1),
      IO => uf_leds_tri_io(1),
      O => uf_leds_tri_i_1(1),
      T => uf_leds_tri_t_1(1)
    );
end STRUCTURE;
