$date
	Fri Dec 08 04:27:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_4bit_tb $end
$var wire 4 ! data_out [3:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 1 $ data_in $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$var reg 1 ' set_all_ones $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ data_in $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var wire 1 ' set_all_ones $end
$var parameter 32 ( WIDTH $end
$var reg 4 ) data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
b100 "
$end
#0
$dumpvars
b0 )
0'
1&
0%
0$
0#
b0 !
$end
#5
1#
#10
0#
0&
#15
1#
#20
0#
1%
#25
1#
#30
0#
1$
#35
b1 !
b1 )
1#
#40
0#
0$
#45
b10 !
b10 )
1#
#50
0#
1$
#55
b101 !
b101 )
1#
#60
0#
1'
#65
b1111 !
b1111 )
1#
#70
0#
0'
#75
1#
#80
0#
0%
#85
1#
#90
0#
