# SoC_Lab
This repo contains the source code for the Soc_Lab project of the TUVienna course "384.178 SoC Design Lab"

## Structure
The project structure is as follows:
```
Xilinx/ - vivado relevant files

harware/ - contains the verilog code for the hardware and their respective testbenches

scripts/ - contains the testvector generation script for the hardware testbenches

soc_lab_python_part/ - contains the source code for the software part

doc/ - contains the pdf file of the lab report for this project
```

For more information, please read the lab report provided in the doc folder.

SoC Lab project by: Alhasan, Alhussein, Sebastian, Stefan
