// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_KECCAK_f (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stateArray_0_read,
        stateArray_1_read,
        stateArray_2_read,
        stateArray_3_read,
        stateArray_4_read,
        stateArray_5_read,
        stateArray_6_read,
        stateArray_7_read,
        stateArray_8_read,
        stateArray_9_read,
        stateArray_10_read,
        stateArray_11_read,
        stateArray_1213_read,
        stateArray_13_read,
        stateArray_14_read,
        stateArray_15_read,
        stateArray_16_read,
        stateArray_17_read,
        stateArray_18_read,
        stateArray_19_read,
        stateArray_20_read,
        stateArray_21_read,
        stateArray_22_read,
        stateArray_2325_read,
        stateArray_24_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] stateArray_0_read;
input  [63:0] stateArray_1_read;
input  [63:0] stateArray_2_read;
input  [63:0] stateArray_3_read;
input  [63:0] stateArray_4_read;
input  [63:0] stateArray_5_read;
input  [63:0] stateArray_6_read;
input  [63:0] stateArray_7_read;
input  [63:0] stateArray_8_read;
input  [63:0] stateArray_9_read;
input  [63:0] stateArray_10_read;
input  [63:0] stateArray_11_read;
input  [63:0] stateArray_1213_read;
input  [63:0] stateArray_13_read;
input  [63:0] stateArray_14_read;
input  [63:0] stateArray_15_read;
input  [63:0] stateArray_16_read;
input  [63:0] stateArray_17_read;
input  [63:0] stateArray_18_read;
input  [63:0] stateArray_19_read;
input  [63:0] stateArray_20_read;
input  [63:0] stateArray_21_read;
input  [63:0] stateArray_22_read;
input  [63:0] stateArray_2325_read;
input  [63:0] stateArray_24_read;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;
output  [63:0] ap_return_2;
output  [63:0] ap_return_3;
output  [63:0] ap_return_4;
output  [63:0] ap_return_5;
output  [63:0] ap_return_6;
output  [63:0] ap_return_7;
output  [63:0] ap_return_8;
output  [63:0] ap_return_9;
output  [63:0] ap_return_10;
output  [63:0] ap_return_11;
output  [63:0] ap_return_12;
output  [63:0] ap_return_13;
output  [63:0] ap_return_14;
output  [63:0] ap_return_15;
output  [63:0] ap_return_16;
output  [63:0] ap_return_17;
output  [63:0] ap_return_18;
output  [63:0] ap_return_19;
output  [63:0] ap_return_20;
output  [63:0] ap_return_21;
output  [63:0] ap_return_22;
output  [63:0] ap_return_23;
output  [63:0] ap_return_24;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln104_fu_634_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] roundIndex_address0;
wire   [63:0] roundIndex_q0;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln104_fu_646_p1;
wire    ap_block_pp0_stage0;
reg   [63:0] stateArray_3_0_fu_234;
wire   [63:0] xor_ln198_5_fu_1705_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_3_0_load_1;
wire    ap_loop_init;
reg   [63:0] stateArray_0_0_fu_238;
wire   [63:0] xor_ln203_2_fu_2107_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_0_0_load_1;
reg   [63:0] stateArray_5_0_fu_242;
wire   [63:0] xor_ln198_9_fu_1741_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_5_0_load_1;
reg   [63:0] stateArray_10_0_fu_246;
wire   [63:0] xor_ln198_19_fu_1831_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_10_0_load_1;
reg   [63:0] stateArray_1549_0_fu_250;
wire   [63:0] xor_ln198_29_fu_1921_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_1549_0_load_1;
reg   [63:0] stateArray_20_0_fu_254;
wire   [63:0] xor_ln198_39_fu_2011_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_20_0_load_1;
reg   [63:0] stateArray_1_0_fu_258;
wire   [63:0] xor_ln198_1_fu_1669_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_1_0_load_1;
reg   [63:0] stateArray_6_0_fu_262;
wire   [63:0] xor_ln198_11_fu_1759_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_6_0_load_1;
reg   [63:0] stateArray_11_0_fu_266;
wire   [63:0] xor_ln198_21_fu_1849_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_11_0_load_1;
reg   [63:0] stateArray_16_0_fu_270;
wire   [63:0] xor_ln198_31_fu_1939_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_16_0_load_1;
reg   [63:0] stateArray_21_0_fu_274;
wire   [63:0] xor_ln198_41_fu_2029_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_21_0_load_1;
reg   [63:0] stateArray_2_0_fu_278;
wire   [63:0] xor_ln198_3_fu_1687_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_2_0_load_1;
reg   [63:0] stateArray_7_0_fu_282;
wire   [63:0] xor_ln198_13_fu_1777_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_7_0_load_1;
reg   [63:0] stateArray_1213_0_fu_286;
wire   [63:0] xor_ln198_23_fu_1867_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_1213_0_load_1;
reg   [63:0] stateArray_17_0_fu_290;
wire   [63:0] xor_ln198_33_fu_1957_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_17_0_load_1;
reg   [63:0] stateArray_22_0_fu_294;
wire   [63:0] xor_ln198_43_fu_2047_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_22_0_load_1;
reg   [63:0] stateArray_8_0_fu_298;
wire   [63:0] xor_ln198_15_fu_1795_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_8_0_load_1;
reg   [63:0] stateArray_13_0_fu_302;
wire   [63:0] xor_ln198_25_fu_1885_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_13_0_load_1;
reg   [63:0] stateArray_18_0_fu_306;
wire   [63:0] xor_ln198_35_fu_1975_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_18_0_load_1;
reg   [63:0] stateArray_2325_0_fu_310;
wire   [63:0] xor_ln198_45_fu_2065_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_2325_0_load_1;
reg   [63:0] stateArray_4_0_fu_314;
wire   [63:0] xor_ln198_7_fu_1723_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_4_0_load_1;
reg   [63:0] stateArray_9_0_fu_318;
wire   [63:0] xor_ln198_17_fu_1813_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_9_0_load_1;
reg   [63:0] stateArray_14_0_fu_322;
wire   [63:0] xor_ln198_27_fu_1903_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_14_0_load_1;
reg   [63:0] stateArray_19_0_fu_326;
wire   [63:0] xor_ln198_37_fu_1993_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_19_0_load_1;
reg   [63:0] stateArray_24_0_fu_330;
wire   [63:0] xor_ln198_47_fu_2083_p2;
reg   [63:0] ap_sig_allocacmp_stateArray_24_0_load_1;
reg   [4:0] rnd_fu_334;
wire   [4:0] add_ln104_fu_640_p2;
reg   [4:0] ap_sig_allocacmp_rnd_1;
reg    roundIndex_ce0_local;
wire   [63:0] xor_ln113_1_fu_737_p2;
wire   [63:0] xor_ln113_2_fu_743_p2;
wire   [63:0] xor_ln113_fu_731_p2;
wire   [63:0] xor_ln113_5_fu_761_p2;
wire   [63:0] xor_ln113_6_fu_767_p2;
wire   [63:0] xor_ln113_4_fu_755_p2;
wire   [63:0] xor_ln113_9_fu_785_p2;
wire   [63:0] xor_ln113_10_fu_791_p2;
wire   [63:0] xor_ln113_8_fu_779_p2;
wire   [63:0] xor_ln113_13_fu_809_p2;
wire   [63:0] xor_ln113_14_fu_815_p2;
wire   [63:0] xor_ln113_12_fu_803_p2;
wire   [63:0] xor_ln113_17_fu_833_p2;
wire   [63:0] xor_ln113_18_fu_839_p2;
wire   [63:0] xor_ln113_16_fu_827_p2;
wire   [63:0] x_fu_773_p2;
wire   [62:0] trunc_ln76_fu_851_p1;
wire   [0:0] tmp_666_fu_855_p3;
wire   [63:0] or_ln_fu_863_p3;
wire   [63:0] x_3_fu_845_p2;
wire   [63:0] tmp_fu_871_p2;
wire   [63:0] x_1_fu_797_p2;
wire   [62:0] trunc_ln76_1_fu_907_p1;
wire   [0:0] tmp_667_fu_911_p3;
wire   [63:0] x_4_fu_749_p2;
wire   [63:0] or_ln76_1_fu_919_p3;
wire   [63:0] tmp_668_fu_927_p2;
wire   [63:0] x_2_fu_821_p2;
wire   [62:0] trunc_ln76_2_fu_963_p1;
wire   [0:0] tmp_669_fu_967_p3;
wire   [63:0] or_ln76_2_fu_975_p3;
wire   [63:0] tmp_670_fu_983_p2;
wire   [62:0] trunc_ln76_3_fu_1019_p1;
wire   [0:0] tmp_671_fu_1023_p3;
wire   [63:0] or_ln76_3_fu_1031_p3;
wire   [63:0] tmp_672_fu_1039_p2;
wire   [62:0] trunc_ln76_4_fu_1075_p1;
wire   [0:0] tmp_673_fu_1079_p3;
wire   [63:0] or_ln76_4_fu_1087_p3;
wire   [63:0] tmp_674_fu_1095_p2;
wire   [63:0] x_5_fu_933_p2;
wire   [62:0] trunc_ln76_5_fu_1131_p1;
wire   [0:0] tmp_675_fu_1135_p3;
wire   [63:0] x_6_fu_889_p2;
wire   [60:0] trunc_ln76_6_fu_1151_p1;
wire   [2:0] lshr_ln76_6_fu_1155_p4;
wire   [63:0] x_7_fu_995_p2;
wire   [57:0] trunc_ln76_7_fu_1173_p1;
wire   [5:0] lshr_ln76_7_fu_1177_p4;
wire   [63:0] x_8_fu_945_p2;
wire   [53:0] trunc_ln76_8_fu_1195_p1;
wire   [9:0] lshr_ln76_8_fu_1199_p4;
wire   [63:0] x_9_fu_1007_p2;
wire   [48:0] trunc_ln76_9_fu_1217_p1;
wire   [14:0] lshr_ln76_9_fu_1221_p4;
wire   [63:0] x_10_fu_1063_p2;
wire   [42:0] trunc_ln76_10_fu_1239_p1;
wire   [20:0] lshr_ln76_s_fu_1243_p4;
wire   [63:0] x_11_fu_1045_p2;
wire   [35:0] trunc_ln76_11_fu_1261_p1;
wire   [27:0] lshr_ln76_1_fu_1265_p4;
wire   [63:0] x_12_fu_883_p2;
wire   [27:0] trunc_ln76_12_fu_1283_p1;
wire   [35:0] lshr_ln76_2_fu_1287_p4;
wire   [63:0] x_13_fu_951_p2;
wire   [18:0] trunc_ln76_13_fu_1305_p1;
wire   [44:0] lshr_ln76_3_fu_1309_p4;
wire   [63:0] x_14_fu_1051_p2;
wire   [8:0] trunc_ln76_14_fu_1327_p1;
wire   [54:0] lshr_ln76_4_fu_1331_p4;
wire   [63:0] x_15_fu_957_p2;
wire   [61:0] trunc_ln76_15_fu_1349_p1;
wire   [1:0] lshr_ln76_5_fu_1353_p4;
wire   [63:0] x_16_fu_1125_p2;
wire   [49:0] trunc_ln76_16_fu_1371_p1;
wire   [13:0] lshr_ln76_10_fu_1375_p4;
wire   [63:0] x_17_fu_1101_p2;
wire   [36:0] trunc_ln76_17_fu_1393_p1;
wire   [26:0] lshr_ln76_11_fu_1397_p4;
wire   [63:0] x_18_fu_895_p2;
wire   [22:0] trunc_ln76_18_fu_1415_p1;
wire   [40:0] lshr_ln76_12_fu_1419_p4;
wire   [63:0] x_19_fu_1069_p2;
wire   [7:0] trunc_ln76_19_fu_1437_p1;
wire   [55:0] lshr_ln76_13_fu_1441_p4;
wire   [63:0] x_20_fu_1119_p2;
wire   [55:0] trunc_ln76_20_fu_1459_p1;
wire   [7:0] lshr_ln76_14_fu_1463_p4;
wire   [63:0] x_21_fu_1057_p2;
wire   [38:0] trunc_ln76_21_fu_1481_p1;
wire   [24:0] lshr_ln76_15_fu_1485_p4;
wire   [63:0] x_22_fu_1001_p2;
wire   [20:0] trunc_ln76_22_fu_1503_p1;
wire   [42:0] lshr_ln76_16_fu_1507_p4;
wire   [63:0] x_23_fu_989_p2;
wire   [1:0] trunc_ln76_23_fu_1525_p1;
wire   [61:0] lshr_ln76_17_fu_1529_p4;
wire   [63:0] x_24_fu_901_p2;
wire   [45:0] trunc_ln76_24_fu_1547_p1;
wire   [17:0] lshr_ln76_18_fu_1551_p4;
wire   [63:0] x_25_fu_1113_p2;
wire   [24:0] trunc_ln76_25_fu_1569_p1;
wire   [38:0] lshr_ln76_19_fu_1573_p4;
wire   [63:0] x_26_fu_1013_p2;
wire   [2:0] trunc_ln76_26_fu_1591_p1;
wire   [60:0] lshr_ln76_20_fu_1595_p4;
wire   [63:0] x_27_fu_1107_p2;
wire   [43:0] trunc_ln76_27_fu_1613_p1;
wire   [19:0] lshr_ln76_21_fu_1617_p4;
wire   [63:0] x_28_fu_939_p2;
wire   [19:0] trunc_ln76_28_fu_1635_p1;
wire   [43:0] lshr_ln76_22_fu_1639_p4;
wire   [63:0] or_ln76_21_fu_1517_p3;
wire   [63:0] or_ln76_s_fu_1253_p3;
wire   [63:0] xor_ln198_fu_1657_p2;
wire   [63:0] or_ln76_27_fu_1649_p3;
wire   [63:0] and_ln198_fu_1663_p2;
wire   [63:0] or_ln76_15_fu_1385_p3;
wire   [63:0] xor_ln198_2_fu_1675_p2;
wire   [63:0] and_ln198_1_fu_1681_p2;
wire   [63:0] xor_ln123_fu_877_p2;
wire   [63:0] xor_ln198_4_fu_1693_p2;
wire   [63:0] and_ln198_2_fu_1699_p2;
wire   [63:0] xor_ln198_6_fu_1711_p2;
wire   [63:0] and_ln198_3_fu_1717_p2;
wire   [63:0] or_ln76_26_fu_1627_p3;
wire   [63:0] or_ln76_6_fu_1165_p3;
wire   [63:0] xor_ln198_8_fu_1729_p2;
wire   [63:0] and_ln198_4_fu_1735_p2;
wire   [63:0] or_ln76_10_fu_1275_p3;
wire   [63:0] or_ln76_12_fu_1319_p3;
wire   [63:0] xor_ln198_10_fu_1747_p2;
wire   [63:0] and_ln198_5_fu_1753_p2;
wire   [63:0] or_ln76_25_fu_1605_p3;
wire   [63:0] xor_ln198_12_fu_1765_p2;
wire   [63:0] and_ln198_6_fu_1771_p2;
wire   [63:0] xor_ln198_14_fu_1783_p2;
wire   [63:0] and_ln198_7_fu_1789_p2;
wire   [63:0] xor_ln198_16_fu_1801_p2;
wire   [63:0] and_ln198_8_fu_1807_p2;
wire   [63:0] or_ln76_7_fu_1187_p3;
wire   [63:0] or_ln76_20_fu_1495_p3;
wire   [63:0] xor_ln198_18_fu_1819_p2;
wire   [63:0] or_ln76_5_fu_1143_p3;
wire   [63:0] and_ln198_9_fu_1825_p2;
wire   [63:0] or_ln76_19_fu_1473_p3;
wire   [63:0] xor_ln198_20_fu_1837_p2;
wire   [63:0] and_ln198_10_fu_1843_p2;
wire   [63:0] or_ln76_23_fu_1561_p3;
wire   [63:0] xor_ln198_22_fu_1855_p2;
wire   [63:0] and_ln198_11_fu_1861_p2;
wire   [63:0] xor_ln198_24_fu_1873_p2;
wire   [63:0] and_ln198_12_fu_1879_p2;
wire   [63:0] xor_ln198_26_fu_1891_p2;
wire   [63:0] and_ln198_13_fu_1897_p2;
wire   [63:0] or_ln76_11_fu_1297_p3;
wire   [63:0] or_ln76_8_fu_1209_p3;
wire   [63:0] xor_ln198_28_fu_1909_p2;
wire   [63:0] or_ln76_16_fu_1407_p3;
wire   [63:0] and_ln198_14_fu_1915_p2;
wire   [63:0] or_ln76_9_fu_1231_p3;
wire   [63:0] xor_ln198_30_fu_1927_p2;
wire   [63:0] and_ln198_15_fu_1933_p2;
wire   [63:0] or_ln76_18_fu_1451_p3;
wire   [63:0] xor_ln198_32_fu_1945_p2;
wire   [63:0] and_ln198_16_fu_1951_p2;
wire   [63:0] xor_ln198_34_fu_1963_p2;
wire   [63:0] and_ln198_17_fu_1969_p2;
wire   [63:0] xor_ln198_36_fu_1981_p2;
wire   [63:0] and_ln198_18_fu_1987_p2;
wire   [63:0] or_ln76_13_fu_1341_p3;
wire   [63:0] or_ln76_24_fu_1583_p3;
wire   [63:0] xor_ln198_38_fu_1999_p2;
wire   [63:0] and_ln198_19_fu_2005_p2;
wire   [63:0] or_ln76_22_fu_1539_p3;
wire   [63:0] or_ln76_17_fu_1429_p3;
wire   [63:0] xor_ln198_40_fu_2017_p2;
wire   [63:0] and_ln198_20_fu_2023_p2;
wire   [63:0] or_ln76_14_fu_1363_p3;
wire   [63:0] xor_ln198_42_fu_2035_p2;
wire   [63:0] and_ln198_21_fu_2041_p2;
wire   [63:0] xor_ln198_44_fu_2053_p2;
wire   [63:0] and_ln198_22_fu_2059_p2;
wire   [63:0] xor_ln198_46_fu_2071_p2;
wire   [63:0] and_ln198_23_fu_2077_p2;
wire   [63:0] xor_ln203_fu_2089_p2;
wire   [63:0] and_ln203_fu_2095_p2;
wire   [63:0] xor_ln203_1_fu_2101_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 stateArray_3_0_fu_234 = 64'd0;
#0 stateArray_0_0_fu_238 = 64'd0;
#0 stateArray_5_0_fu_242 = 64'd0;
#0 stateArray_10_0_fu_246 = 64'd0;
#0 stateArray_1549_0_fu_250 = 64'd0;
#0 stateArray_20_0_fu_254 = 64'd0;
#0 stateArray_1_0_fu_258 = 64'd0;
#0 stateArray_6_0_fu_262 = 64'd0;
#0 stateArray_11_0_fu_266 = 64'd0;
#0 stateArray_16_0_fu_270 = 64'd0;
#0 stateArray_21_0_fu_274 = 64'd0;
#0 stateArray_2_0_fu_278 = 64'd0;
#0 stateArray_7_0_fu_282 = 64'd0;
#0 stateArray_1213_0_fu_286 = 64'd0;
#0 stateArray_17_0_fu_290 = 64'd0;
#0 stateArray_22_0_fu_294 = 64'd0;
#0 stateArray_8_0_fu_298 = 64'd0;
#0 stateArray_13_0_fu_302 = 64'd0;
#0 stateArray_18_0_fu_306 = 64'd0;
#0 stateArray_2325_0_fu_310 = 64'd0;
#0 stateArray_4_0_fu_314 = 64'd0;
#0 stateArray_9_0_fu_318 = 64'd0;
#0 stateArray_14_0_fu_322 = 64'd0;
#0 stateArray_19_0_fu_326 = 64'd0;
#0 stateArray_24_0_fu_330 = 64'd0;
#0 rnd_fu_334 = 5'd0;
#0 ap_done_reg = 1'b0;
end

GenerateProof_KECCAK_f_roundIndex_ROM_2P_BRAM_1R #(
    .DataWidth( 64 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
roundIndex_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(roundIndex_address0),
    .ce0(roundIndex_ce0_local),
    .q0(roundIndex_q0)
);

GenerateProof_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_634_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            rnd_fu_334 <= add_ln104_fu_640_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            rnd_fu_334 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_0_0_fu_238 <= stateArray_0_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_0_0_fu_238 <= xor_ln203_2_fu_2107_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_10_0_fu_246 <= stateArray_10_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_10_0_fu_246 <= xor_ln198_19_fu_1831_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_11_0_fu_266 <= stateArray_11_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_11_0_fu_266 <= xor_ln198_21_fu_1849_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_1213_0_fu_286 <= stateArray_1213_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_1213_0_fu_286 <= xor_ln198_23_fu_1867_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_13_0_fu_302 <= stateArray_13_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_13_0_fu_302 <= xor_ln198_25_fu_1885_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_14_0_fu_322 <= stateArray_14_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_14_0_fu_322 <= xor_ln198_27_fu_1903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_1549_0_fu_250 <= stateArray_15_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_1549_0_fu_250 <= xor_ln198_29_fu_1921_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_16_0_fu_270 <= stateArray_16_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_16_0_fu_270 <= xor_ln198_31_fu_1939_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_17_0_fu_290 <= stateArray_17_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_17_0_fu_290 <= xor_ln198_33_fu_1957_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_18_0_fu_306 <= stateArray_18_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_18_0_fu_306 <= xor_ln198_35_fu_1975_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_19_0_fu_326 <= stateArray_19_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_19_0_fu_326 <= xor_ln198_37_fu_1993_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_1_0_fu_258 <= stateArray_1_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_1_0_fu_258 <= xor_ln198_1_fu_1669_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_20_0_fu_254 <= stateArray_20_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_20_0_fu_254 <= xor_ln198_39_fu_2011_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_21_0_fu_274 <= stateArray_21_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_21_0_fu_274 <= xor_ln198_41_fu_2029_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_22_0_fu_294 <= stateArray_22_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_22_0_fu_294 <= xor_ln198_43_fu_2047_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_2325_0_fu_310 <= stateArray_2325_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_2325_0_fu_310 <= xor_ln198_45_fu_2065_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_24_0_fu_330 <= stateArray_24_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_24_0_fu_330 <= xor_ln198_47_fu_2083_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_2_0_fu_278 <= stateArray_2_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_2_0_fu_278 <= xor_ln198_3_fu_1687_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_3_0_fu_234 <= stateArray_3_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_3_0_fu_234 <= xor_ln198_5_fu_1705_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_4_0_fu_314 <= stateArray_4_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_4_0_fu_314 <= xor_ln198_7_fu_1723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_5_0_fu_242 <= stateArray_5_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_5_0_fu_242 <= xor_ln198_9_fu_1741_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_6_0_fu_262 <= stateArray_6_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_6_0_fu_262 <= xor_ln198_11_fu_1759_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_7_0_fu_282 <= stateArray_7_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_7_0_fu_282 <= xor_ln198_13_fu_1777_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_8_0_fu_298 <= stateArray_8_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_8_0_fu_298 <= xor_ln198_15_fu_1795_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_9_0_fu_318 <= stateArray_9_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            stateArray_9_0_fu_318 <= xor_ln198_17_fu_1813_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_634_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_rnd_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_rnd_1 = rnd_fu_334;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_0_0_load_1 = stateArray_0_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_0_0_load_1 = xor_ln203_2_fu_2107_p2;
        end else begin
            ap_sig_allocacmp_stateArray_0_0_load_1 = stateArray_0_0_fu_238;
        end
    end else begin
        ap_sig_allocacmp_stateArray_0_0_load_1 = stateArray_0_0_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_10_0_load_1 = stateArray_10_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_10_0_load_1 = xor_ln198_19_fu_1831_p2;
        end else begin
            ap_sig_allocacmp_stateArray_10_0_load_1 = stateArray_10_0_fu_246;
        end
    end else begin
        ap_sig_allocacmp_stateArray_10_0_load_1 = stateArray_10_0_fu_246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_11_0_load_1 = stateArray_11_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_11_0_load_1 = xor_ln198_21_fu_1849_p2;
        end else begin
            ap_sig_allocacmp_stateArray_11_0_load_1 = stateArray_11_0_fu_266;
        end
    end else begin
        ap_sig_allocacmp_stateArray_11_0_load_1 = stateArray_11_0_fu_266;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_1213_0_load_1 = stateArray_1213_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_1213_0_load_1 = xor_ln198_23_fu_1867_p2;
        end else begin
            ap_sig_allocacmp_stateArray_1213_0_load_1 = stateArray_1213_0_fu_286;
        end
    end else begin
        ap_sig_allocacmp_stateArray_1213_0_load_1 = stateArray_1213_0_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_13_0_load_1 = stateArray_13_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_13_0_load_1 = xor_ln198_25_fu_1885_p2;
        end else begin
            ap_sig_allocacmp_stateArray_13_0_load_1 = stateArray_13_0_fu_302;
        end
    end else begin
        ap_sig_allocacmp_stateArray_13_0_load_1 = stateArray_13_0_fu_302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_14_0_load_1 = stateArray_14_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_14_0_load_1 = xor_ln198_27_fu_1903_p2;
        end else begin
            ap_sig_allocacmp_stateArray_14_0_load_1 = stateArray_14_0_fu_322;
        end
    end else begin
        ap_sig_allocacmp_stateArray_14_0_load_1 = stateArray_14_0_fu_322;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_1549_0_load_1 = stateArray_15_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_1549_0_load_1 = xor_ln198_29_fu_1921_p2;
        end else begin
            ap_sig_allocacmp_stateArray_1549_0_load_1 = stateArray_1549_0_fu_250;
        end
    end else begin
        ap_sig_allocacmp_stateArray_1549_0_load_1 = stateArray_1549_0_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_16_0_load_1 = stateArray_16_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_16_0_load_1 = xor_ln198_31_fu_1939_p2;
        end else begin
            ap_sig_allocacmp_stateArray_16_0_load_1 = stateArray_16_0_fu_270;
        end
    end else begin
        ap_sig_allocacmp_stateArray_16_0_load_1 = stateArray_16_0_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_17_0_load_1 = stateArray_17_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_17_0_load_1 = xor_ln198_33_fu_1957_p2;
        end else begin
            ap_sig_allocacmp_stateArray_17_0_load_1 = stateArray_17_0_fu_290;
        end
    end else begin
        ap_sig_allocacmp_stateArray_17_0_load_1 = stateArray_17_0_fu_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_18_0_load_1 = stateArray_18_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_18_0_load_1 = xor_ln198_35_fu_1975_p2;
        end else begin
            ap_sig_allocacmp_stateArray_18_0_load_1 = stateArray_18_0_fu_306;
        end
    end else begin
        ap_sig_allocacmp_stateArray_18_0_load_1 = stateArray_18_0_fu_306;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_19_0_load_1 = stateArray_19_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_19_0_load_1 = xor_ln198_37_fu_1993_p2;
        end else begin
            ap_sig_allocacmp_stateArray_19_0_load_1 = stateArray_19_0_fu_326;
        end
    end else begin
        ap_sig_allocacmp_stateArray_19_0_load_1 = stateArray_19_0_fu_326;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_1_0_load_1 = stateArray_1_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_1_0_load_1 = xor_ln198_1_fu_1669_p2;
        end else begin
            ap_sig_allocacmp_stateArray_1_0_load_1 = stateArray_1_0_fu_258;
        end
    end else begin
        ap_sig_allocacmp_stateArray_1_0_load_1 = stateArray_1_0_fu_258;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_20_0_load_1 = stateArray_20_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_20_0_load_1 = xor_ln198_39_fu_2011_p2;
        end else begin
            ap_sig_allocacmp_stateArray_20_0_load_1 = stateArray_20_0_fu_254;
        end
    end else begin
        ap_sig_allocacmp_stateArray_20_0_load_1 = stateArray_20_0_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_21_0_load_1 = stateArray_21_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_21_0_load_1 = xor_ln198_41_fu_2029_p2;
        end else begin
            ap_sig_allocacmp_stateArray_21_0_load_1 = stateArray_21_0_fu_274;
        end
    end else begin
        ap_sig_allocacmp_stateArray_21_0_load_1 = stateArray_21_0_fu_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_22_0_load_1 = stateArray_22_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_22_0_load_1 = xor_ln198_43_fu_2047_p2;
        end else begin
            ap_sig_allocacmp_stateArray_22_0_load_1 = stateArray_22_0_fu_294;
        end
    end else begin
        ap_sig_allocacmp_stateArray_22_0_load_1 = stateArray_22_0_fu_294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_2325_0_load_1 = stateArray_2325_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_2325_0_load_1 = xor_ln198_45_fu_2065_p2;
        end else begin
            ap_sig_allocacmp_stateArray_2325_0_load_1 = stateArray_2325_0_fu_310;
        end
    end else begin
        ap_sig_allocacmp_stateArray_2325_0_load_1 = stateArray_2325_0_fu_310;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_24_0_load_1 = stateArray_24_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_24_0_load_1 = xor_ln198_47_fu_2083_p2;
        end else begin
            ap_sig_allocacmp_stateArray_24_0_load_1 = stateArray_24_0_fu_330;
        end
    end else begin
        ap_sig_allocacmp_stateArray_24_0_load_1 = stateArray_24_0_fu_330;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_2_0_load_1 = stateArray_2_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_2_0_load_1 = xor_ln198_3_fu_1687_p2;
        end else begin
            ap_sig_allocacmp_stateArray_2_0_load_1 = stateArray_2_0_fu_278;
        end
    end else begin
        ap_sig_allocacmp_stateArray_2_0_load_1 = stateArray_2_0_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_3_0_load_1 = stateArray_3_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_3_0_load_1 = xor_ln198_5_fu_1705_p2;
        end else begin
            ap_sig_allocacmp_stateArray_3_0_load_1 = stateArray_3_0_fu_234;
        end
    end else begin
        ap_sig_allocacmp_stateArray_3_0_load_1 = stateArray_3_0_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_4_0_load_1 = stateArray_4_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_4_0_load_1 = xor_ln198_7_fu_1723_p2;
        end else begin
            ap_sig_allocacmp_stateArray_4_0_load_1 = stateArray_4_0_fu_314;
        end
    end else begin
        ap_sig_allocacmp_stateArray_4_0_load_1 = stateArray_4_0_fu_314;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_5_0_load_1 = stateArray_5_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_5_0_load_1 = xor_ln198_9_fu_1741_p2;
        end else begin
            ap_sig_allocacmp_stateArray_5_0_load_1 = stateArray_5_0_fu_242;
        end
    end else begin
        ap_sig_allocacmp_stateArray_5_0_load_1 = stateArray_5_0_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_6_0_load_1 = stateArray_6_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_6_0_load_1 = xor_ln198_11_fu_1759_p2;
        end else begin
            ap_sig_allocacmp_stateArray_6_0_load_1 = stateArray_6_0_fu_262;
        end
    end else begin
        ap_sig_allocacmp_stateArray_6_0_load_1 = stateArray_6_0_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_7_0_load_1 = stateArray_7_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_7_0_load_1 = xor_ln198_13_fu_1777_p2;
        end else begin
            ap_sig_allocacmp_stateArray_7_0_load_1 = stateArray_7_0_fu_282;
        end
    end else begin
        ap_sig_allocacmp_stateArray_7_0_load_1 = stateArray_7_0_fu_282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_8_0_load_1 = stateArray_8_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_8_0_load_1 = xor_ln198_15_fu_1795_p2;
        end else begin
            ap_sig_allocacmp_stateArray_8_0_load_1 = stateArray_8_0_fu_298;
        end
    end else begin
        ap_sig_allocacmp_stateArray_8_0_load_1 = stateArray_8_0_fu_298;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_stateArray_9_0_load_1 = stateArray_9_read;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_stateArray_9_0_load_1 = xor_ln198_17_fu_1813_p2;
        end else begin
            ap_sig_allocacmp_stateArray_9_0_load_1 = stateArray_9_0_fu_318;
        end
    end else begin
        ap_sig_allocacmp_stateArray_9_0_load_1 = stateArray_9_0_fu_318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        roundIndex_ce0_local = 1'b1;
    end else begin
        roundIndex_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_640_p2 = (ap_sig_allocacmp_rnd_1 + 5'd1);

assign and_ln198_10_fu_1843_p2 = (xor_ln198_20_fu_1837_p2 & or_ln76_19_fu_1473_p3);

assign and_ln198_11_fu_1861_p2 = (xor_ln198_22_fu_1855_p2 & or_ln76_23_fu_1561_p3);

assign and_ln198_12_fu_1879_p2 = (xor_ln198_24_fu_1873_p2 & or_ln76_5_fu_1143_p3);

assign and_ln198_13_fu_1897_p2 = (xor_ln198_26_fu_1891_p2 & or_ln76_7_fu_1187_p3);

assign and_ln198_14_fu_1915_p2 = (xor_ln198_28_fu_1909_p2 & or_ln76_8_fu_1209_p3);

assign and_ln198_15_fu_1933_p2 = (xor_ln198_30_fu_1927_p2 & or_ln76_9_fu_1231_p3);

assign and_ln198_16_fu_1951_p2 = (xor_ln198_32_fu_1945_p2 & or_ln76_18_fu_1451_p3);

assign and_ln198_17_fu_1969_p2 = (xor_ln198_34_fu_1963_p2 & or_ln76_16_fu_1407_p3);

assign and_ln198_18_fu_1987_p2 = (xor_ln198_36_fu_1981_p2 & or_ln76_11_fu_1297_p3);

assign and_ln198_19_fu_2005_p2 = (xor_ln198_38_fu_1999_p2 & or_ln76_24_fu_1583_p3);

assign and_ln198_1_fu_1681_p2 = (xor_ln198_2_fu_1675_p2 & or_ln76_15_fu_1385_p3);

assign and_ln198_20_fu_2023_p2 = (xor_ln198_40_fu_2017_p2 & or_ln76_17_fu_1429_p3);

assign and_ln198_21_fu_2041_p2 = (xor_ln198_42_fu_2035_p2 & or_ln76_14_fu_1363_p3);

assign and_ln198_22_fu_2059_p2 = (xor_ln198_44_fu_2053_p2 & or_ln76_22_fu_1539_p3);

assign and_ln198_23_fu_2077_p2 = (xor_ln198_46_fu_2071_p2 & or_ln76_13_fu_1341_p3);

assign and_ln198_2_fu_1699_p2 = (xor_ln198_4_fu_1693_p2 & xor_ln123_fu_877_p2);

assign and_ln198_3_fu_1717_p2 = (xor_ln198_6_fu_1711_p2 & or_ln76_27_fu_1649_p3);

assign and_ln198_4_fu_1735_p2 = (xor_ln198_8_fu_1729_p2 & or_ln76_6_fu_1165_p3);

assign and_ln198_5_fu_1753_p2 = (xor_ln198_10_fu_1747_p2 & or_ln76_12_fu_1319_p3);

assign and_ln198_6_fu_1771_p2 = (xor_ln198_12_fu_1765_p2 & or_ln76_25_fu_1605_p3);

assign and_ln198_7_fu_1789_p2 = (xor_ln198_14_fu_1783_p2 & or_ln76_10_fu_1275_p3);

assign and_ln198_8_fu_1807_p2 = (xor_ln198_16_fu_1801_p2 & or_ln76_26_fu_1627_p3);

assign and_ln198_9_fu_1825_p2 = (xor_ln198_18_fu_1819_p2 & or_ln76_20_fu_1495_p3);

assign and_ln198_fu_1663_p2 = (xor_ln198_fu_1657_p2 & or_ln76_s_fu_1253_p3);

assign and_ln203_fu_2095_p2 = (xor_ln203_fu_2089_p2 & or_ln76_21_fu_1517_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign ap_return_0 = ap_sig_allocacmp_stateArray_0_0_load_1;

assign ap_return_1 = ap_sig_allocacmp_stateArray_1_0_load_1;

assign ap_return_10 = ap_sig_allocacmp_stateArray_10_0_load_1;

assign ap_return_11 = ap_sig_allocacmp_stateArray_11_0_load_1;

assign ap_return_12 = ap_sig_allocacmp_stateArray_1213_0_load_1;

assign ap_return_13 = ap_sig_allocacmp_stateArray_13_0_load_1;

assign ap_return_14 = ap_sig_allocacmp_stateArray_14_0_load_1;

assign ap_return_15 = ap_sig_allocacmp_stateArray_1549_0_load_1;

assign ap_return_16 = ap_sig_allocacmp_stateArray_16_0_load_1;

assign ap_return_17 = ap_sig_allocacmp_stateArray_17_0_load_1;

assign ap_return_18 = ap_sig_allocacmp_stateArray_18_0_load_1;

assign ap_return_19 = ap_sig_allocacmp_stateArray_19_0_load_1;

assign ap_return_2 = ap_sig_allocacmp_stateArray_2_0_load_1;

assign ap_return_20 = ap_sig_allocacmp_stateArray_20_0_load_1;

assign ap_return_21 = ap_sig_allocacmp_stateArray_21_0_load_1;

assign ap_return_22 = ap_sig_allocacmp_stateArray_22_0_load_1;

assign ap_return_23 = ap_sig_allocacmp_stateArray_2325_0_load_1;

assign ap_return_24 = ap_sig_allocacmp_stateArray_24_0_load_1;

assign ap_return_3 = ap_sig_allocacmp_stateArray_3_0_load_1;

assign ap_return_4 = ap_sig_allocacmp_stateArray_4_0_load_1;

assign ap_return_5 = ap_sig_allocacmp_stateArray_5_0_load_1;

assign ap_return_6 = ap_sig_allocacmp_stateArray_6_0_load_1;

assign ap_return_7 = ap_sig_allocacmp_stateArray_7_0_load_1;

assign ap_return_8 = ap_sig_allocacmp_stateArray_8_0_load_1;

assign ap_return_9 = ap_sig_allocacmp_stateArray_9_0_load_1;

assign icmp_ln104_fu_634_p2 = ((ap_sig_allocacmp_rnd_1 == 5'd24) ? 1'b1 : 1'b0);

assign lshr_ln76_10_fu_1375_p4 = {{x_16_fu_1125_p2[63:50]}};

assign lshr_ln76_11_fu_1397_p4 = {{x_17_fu_1101_p2[63:37]}};

assign lshr_ln76_12_fu_1419_p4 = {{x_18_fu_895_p2[63:23]}};

assign lshr_ln76_13_fu_1441_p4 = {{x_19_fu_1069_p2[63:8]}};

assign lshr_ln76_14_fu_1463_p4 = {{x_20_fu_1119_p2[63:56]}};

assign lshr_ln76_15_fu_1485_p4 = {{x_21_fu_1057_p2[63:39]}};

assign lshr_ln76_16_fu_1507_p4 = {{x_22_fu_1001_p2[63:21]}};

assign lshr_ln76_17_fu_1529_p4 = {{x_23_fu_989_p2[63:2]}};

assign lshr_ln76_18_fu_1551_p4 = {{x_24_fu_901_p2[63:46]}};

assign lshr_ln76_19_fu_1573_p4 = {{x_25_fu_1113_p2[63:25]}};

assign lshr_ln76_1_fu_1265_p4 = {{x_11_fu_1045_p2[63:36]}};

assign lshr_ln76_20_fu_1595_p4 = {{x_26_fu_1013_p2[63:3]}};

assign lshr_ln76_21_fu_1617_p4 = {{x_27_fu_1107_p2[63:44]}};

assign lshr_ln76_22_fu_1639_p4 = {{x_28_fu_939_p2[63:20]}};

assign lshr_ln76_2_fu_1287_p4 = {{x_12_fu_883_p2[63:28]}};

assign lshr_ln76_3_fu_1309_p4 = {{x_13_fu_951_p2[63:19]}};

assign lshr_ln76_4_fu_1331_p4 = {{x_14_fu_1051_p2[63:9]}};

assign lshr_ln76_5_fu_1353_p4 = {{x_15_fu_957_p2[63:62]}};

assign lshr_ln76_6_fu_1155_p4 = {{x_6_fu_889_p2[63:61]}};

assign lshr_ln76_7_fu_1177_p4 = {{x_7_fu_995_p2[63:58]}};

assign lshr_ln76_8_fu_1199_p4 = {{x_8_fu_945_p2[63:54]}};

assign lshr_ln76_9_fu_1221_p4 = {{x_9_fu_1007_p2[63:49]}};

assign lshr_ln76_s_fu_1243_p4 = {{x_10_fu_1063_p2[63:43]}};

assign or_ln76_10_fu_1275_p3 = {{trunc_ln76_11_fu_1261_p1}, {lshr_ln76_1_fu_1265_p4}};

assign or_ln76_11_fu_1297_p3 = {{trunc_ln76_12_fu_1283_p1}, {lshr_ln76_2_fu_1287_p4}};

assign or_ln76_12_fu_1319_p3 = {{trunc_ln76_13_fu_1305_p1}, {lshr_ln76_3_fu_1309_p4}};

assign or_ln76_13_fu_1341_p3 = {{trunc_ln76_14_fu_1327_p1}, {lshr_ln76_4_fu_1331_p4}};

assign or_ln76_14_fu_1363_p3 = {{trunc_ln76_15_fu_1349_p1}, {lshr_ln76_5_fu_1353_p4}};

assign or_ln76_15_fu_1385_p3 = {{trunc_ln76_16_fu_1371_p1}, {lshr_ln76_10_fu_1375_p4}};

assign or_ln76_16_fu_1407_p3 = {{trunc_ln76_17_fu_1393_p1}, {lshr_ln76_11_fu_1397_p4}};

assign or_ln76_17_fu_1429_p3 = {{trunc_ln76_18_fu_1415_p1}, {lshr_ln76_12_fu_1419_p4}};

assign or_ln76_18_fu_1451_p3 = {{trunc_ln76_19_fu_1437_p1}, {lshr_ln76_13_fu_1441_p4}};

assign or_ln76_19_fu_1473_p3 = {{trunc_ln76_20_fu_1459_p1}, {lshr_ln76_14_fu_1463_p4}};

assign or_ln76_1_fu_919_p3 = {{trunc_ln76_1_fu_907_p1}, {tmp_667_fu_911_p3}};

assign or_ln76_20_fu_1495_p3 = {{trunc_ln76_21_fu_1481_p1}, {lshr_ln76_15_fu_1485_p4}};

assign or_ln76_21_fu_1517_p3 = {{trunc_ln76_22_fu_1503_p1}, {lshr_ln76_16_fu_1507_p4}};

assign or_ln76_22_fu_1539_p3 = {{trunc_ln76_23_fu_1525_p1}, {lshr_ln76_17_fu_1529_p4}};

assign or_ln76_23_fu_1561_p3 = {{trunc_ln76_24_fu_1547_p1}, {lshr_ln76_18_fu_1551_p4}};

assign or_ln76_24_fu_1583_p3 = {{trunc_ln76_25_fu_1569_p1}, {lshr_ln76_19_fu_1573_p4}};

assign or_ln76_25_fu_1605_p3 = {{trunc_ln76_26_fu_1591_p1}, {lshr_ln76_20_fu_1595_p4}};

assign or_ln76_26_fu_1627_p3 = {{trunc_ln76_27_fu_1613_p1}, {lshr_ln76_21_fu_1617_p4}};

assign or_ln76_27_fu_1649_p3 = {{trunc_ln76_28_fu_1635_p1}, {lshr_ln76_22_fu_1639_p4}};

assign or_ln76_2_fu_975_p3 = {{trunc_ln76_2_fu_963_p1}, {tmp_669_fu_967_p3}};

assign or_ln76_3_fu_1031_p3 = {{trunc_ln76_3_fu_1019_p1}, {tmp_671_fu_1023_p3}};

assign or_ln76_4_fu_1087_p3 = {{trunc_ln76_4_fu_1075_p1}, {tmp_673_fu_1079_p3}};

assign or_ln76_5_fu_1143_p3 = {{trunc_ln76_5_fu_1131_p1}, {tmp_675_fu_1135_p3}};

assign or_ln76_6_fu_1165_p3 = {{trunc_ln76_6_fu_1151_p1}, {lshr_ln76_6_fu_1155_p4}};

assign or_ln76_7_fu_1187_p3 = {{trunc_ln76_7_fu_1173_p1}, {lshr_ln76_7_fu_1177_p4}};

assign or_ln76_8_fu_1209_p3 = {{trunc_ln76_8_fu_1195_p1}, {lshr_ln76_8_fu_1199_p4}};

assign or_ln76_9_fu_1231_p3 = {{trunc_ln76_9_fu_1217_p1}, {lshr_ln76_9_fu_1221_p4}};

assign or_ln76_s_fu_1253_p3 = {{trunc_ln76_10_fu_1239_p1}, {lshr_ln76_s_fu_1243_p4}};

assign or_ln_fu_863_p3 = {{trunc_ln76_fu_851_p1}, {tmp_666_fu_855_p3}};

assign roundIndex_address0 = zext_ln104_fu_646_p1;

assign tmp_666_fu_855_p3 = x_fu_773_p2[32'd63];

assign tmp_667_fu_911_p3 = x_1_fu_797_p2[32'd63];

assign tmp_668_fu_927_p2 = (x_4_fu_749_p2 ^ or_ln76_1_fu_919_p3);

assign tmp_669_fu_967_p3 = x_2_fu_821_p2[32'd63];

assign tmp_670_fu_983_p2 = (x_fu_773_p2 ^ or_ln76_2_fu_975_p3);

assign tmp_671_fu_1023_p3 = x_3_fu_845_p2[32'd63];

assign tmp_672_fu_1039_p2 = (x_1_fu_797_p2 ^ or_ln76_3_fu_1031_p3);

assign tmp_673_fu_1079_p3 = x_4_fu_749_p2[32'd63];

assign tmp_674_fu_1095_p2 = (x_2_fu_821_p2 ^ or_ln76_4_fu_1087_p3);

assign tmp_675_fu_1135_p3 = x_5_fu_933_p2[32'd63];

assign tmp_fu_871_p2 = (x_3_fu_845_p2 ^ or_ln_fu_863_p3);

assign trunc_ln76_10_fu_1239_p1 = x_10_fu_1063_p2[42:0];

assign trunc_ln76_11_fu_1261_p1 = x_11_fu_1045_p2[35:0];

assign trunc_ln76_12_fu_1283_p1 = x_12_fu_883_p2[27:0];

assign trunc_ln76_13_fu_1305_p1 = x_13_fu_951_p2[18:0];

assign trunc_ln76_14_fu_1327_p1 = x_14_fu_1051_p2[8:0];

assign trunc_ln76_15_fu_1349_p1 = x_15_fu_957_p2[61:0];

assign trunc_ln76_16_fu_1371_p1 = x_16_fu_1125_p2[49:0];

assign trunc_ln76_17_fu_1393_p1 = x_17_fu_1101_p2[36:0];

assign trunc_ln76_18_fu_1415_p1 = x_18_fu_895_p2[22:0];

assign trunc_ln76_19_fu_1437_p1 = x_19_fu_1069_p2[7:0];

assign trunc_ln76_1_fu_907_p1 = x_1_fu_797_p2[62:0];

assign trunc_ln76_20_fu_1459_p1 = x_20_fu_1119_p2[55:0];

assign trunc_ln76_21_fu_1481_p1 = x_21_fu_1057_p2[38:0];

assign trunc_ln76_22_fu_1503_p1 = x_22_fu_1001_p2[20:0];

assign trunc_ln76_23_fu_1525_p1 = x_23_fu_989_p2[1:0];

assign trunc_ln76_24_fu_1547_p1 = x_24_fu_901_p2[45:0];

assign trunc_ln76_25_fu_1569_p1 = x_25_fu_1113_p2[24:0];

assign trunc_ln76_26_fu_1591_p1 = x_26_fu_1013_p2[2:0];

assign trunc_ln76_27_fu_1613_p1 = x_27_fu_1107_p2[43:0];

assign trunc_ln76_28_fu_1635_p1 = x_28_fu_939_p2[19:0];

assign trunc_ln76_2_fu_963_p1 = x_2_fu_821_p2[62:0];

assign trunc_ln76_3_fu_1019_p1 = x_3_fu_845_p2[62:0];

assign trunc_ln76_4_fu_1075_p1 = x_4_fu_749_p2[62:0];

assign trunc_ln76_5_fu_1131_p1 = x_5_fu_933_p2[62:0];

assign trunc_ln76_6_fu_1151_p1 = x_6_fu_889_p2[60:0];

assign trunc_ln76_7_fu_1173_p1 = x_7_fu_995_p2[57:0];

assign trunc_ln76_8_fu_1195_p1 = x_8_fu_945_p2[53:0];

assign trunc_ln76_9_fu_1217_p1 = x_9_fu_1007_p2[48:0];

assign trunc_ln76_fu_851_p1 = x_fu_773_p2[62:0];

assign x_10_fu_1063_p2 = (tmp_672_fu_1039_p2 ^ stateArray_18_0_fu_306);

assign x_11_fu_1045_p2 = (tmp_672_fu_1039_p2 ^ stateArray_3_0_fu_234);

assign x_12_fu_883_p2 = (tmp_fu_871_p2 ^ stateArray_5_0_fu_242);

assign x_13_fu_951_p2 = (tmp_668_fu_927_p2 ^ stateArray_16_0_fu_270);

assign x_14_fu_1051_p2 = (tmp_672_fu_1039_p2 ^ stateArray_8_0_fu_298);

assign x_15_fu_957_p2 = (tmp_668_fu_927_p2 ^ stateArray_21_0_fu_274);

assign x_16_fu_1125_p2 = (tmp_674_fu_1095_p2 ^ stateArray_24_0_fu_330);

assign x_17_fu_1101_p2 = (tmp_674_fu_1095_p2 ^ stateArray_4_0_fu_314);

assign x_18_fu_895_p2 = (tmp_fu_871_p2 ^ stateArray_1549_0_fu_250);

assign x_19_fu_1069_p2 = (tmp_672_fu_1039_p2 ^ stateArray_2325_0_fu_310);

assign x_1_fu_797_p2 = (xor_ln113_8_fu_779_p2 ^ xor_ln113_10_fu_791_p2);

assign x_20_fu_1119_p2 = (tmp_674_fu_1095_p2 ^ stateArray_19_0_fu_326);

assign x_21_fu_1057_p2 = (tmp_672_fu_1039_p2 ^ stateArray_13_0_fu_302);

assign x_22_fu_1001_p2 = (tmp_670_fu_983_p2 ^ stateArray_1213_0_fu_286);

assign x_23_fu_989_p2 = (tmp_670_fu_983_p2 ^ stateArray_2_0_fu_278);

assign x_24_fu_901_p2 = (tmp_fu_871_p2 ^ stateArray_20_0_fu_254);

assign x_25_fu_1113_p2 = (tmp_674_fu_1095_p2 ^ stateArray_14_0_fu_322);

assign x_26_fu_1013_p2 = (tmp_670_fu_983_p2 ^ stateArray_22_0_fu_294);

assign x_27_fu_1107_p2 = (tmp_674_fu_1095_p2 ^ stateArray_9_0_fu_318);

assign x_28_fu_939_p2 = (tmp_668_fu_927_p2 ^ stateArray_6_0_fu_262);

assign x_2_fu_821_p2 = (xor_ln113_14_fu_815_p2 ^ xor_ln113_12_fu_803_p2);

assign x_3_fu_845_p2 = (xor_ln113_18_fu_839_p2 ^ xor_ln113_16_fu_827_p2);

assign x_4_fu_749_p2 = (xor_ln113_fu_731_p2 ^ xor_ln113_2_fu_743_p2);

assign x_5_fu_933_p2 = (tmp_668_fu_927_p2 ^ stateArray_1_0_fu_258);

assign x_6_fu_889_p2 = (tmp_fu_871_p2 ^ stateArray_10_0_fu_246);

assign x_7_fu_995_p2 = (tmp_670_fu_983_p2 ^ stateArray_7_0_fu_282);

assign x_8_fu_945_p2 = (tmp_668_fu_927_p2 ^ stateArray_11_0_fu_266);

assign x_9_fu_1007_p2 = (tmp_670_fu_983_p2 ^ stateArray_17_0_fu_290);

assign x_fu_773_p2 = (xor_ln113_6_fu_767_p2 ^ xor_ln113_4_fu_755_p2);

assign xor_ln113_10_fu_791_p2 = (xor_ln113_9_fu_785_p2 ^ stateArray_22_0_fu_294);

assign xor_ln113_12_fu_803_p2 = (stateArray_8_0_fu_298 ^ stateArray_13_0_fu_302);

assign xor_ln113_13_fu_809_p2 = (stateArray_3_0_fu_234 ^ stateArray_18_0_fu_306);

assign xor_ln113_14_fu_815_p2 = (xor_ln113_13_fu_809_p2 ^ stateArray_2325_0_fu_310);

assign xor_ln113_16_fu_827_p2 = (stateArray_9_0_fu_318 ^ stateArray_14_0_fu_322);

assign xor_ln113_17_fu_833_p2 = (stateArray_4_0_fu_314 ^ stateArray_19_0_fu_326);

assign xor_ln113_18_fu_839_p2 = (xor_ln113_17_fu_833_p2 ^ stateArray_24_0_fu_330);

assign xor_ln113_1_fu_737_p2 = (stateArray_1549_0_fu_250 ^ stateArray_0_0_fu_238);

assign xor_ln113_2_fu_743_p2 = (xor_ln113_1_fu_737_p2 ^ stateArray_20_0_fu_254);

assign xor_ln113_4_fu_755_p2 = (stateArray_6_0_fu_262 ^ stateArray_11_0_fu_266);

assign xor_ln113_5_fu_761_p2 = (stateArray_1_0_fu_258 ^ stateArray_16_0_fu_270);

assign xor_ln113_6_fu_767_p2 = (xor_ln113_5_fu_761_p2 ^ stateArray_21_0_fu_274);

assign xor_ln113_8_fu_779_p2 = (stateArray_7_0_fu_282 ^ stateArray_1213_0_fu_286);

assign xor_ln113_9_fu_785_p2 = (stateArray_2_0_fu_278 ^ stateArray_17_0_fu_290);

assign xor_ln113_fu_731_p2 = (stateArray_5_0_fu_242 ^ stateArray_10_0_fu_246);

assign xor_ln123_fu_877_p2 = (tmp_fu_871_p2 ^ stateArray_0_0_fu_238);

assign xor_ln198_10_fu_1747_p2 = (or_ln76_6_fu_1165_p3 ^ 64'd18446744073709551615);

assign xor_ln198_11_fu_1759_p2 = (or_ln76_26_fu_1627_p3 ^ and_ln198_5_fu_1753_p2);

assign xor_ln198_12_fu_1765_p2 = (or_ln76_12_fu_1319_p3 ^ 64'd18446744073709551615);

assign xor_ln198_13_fu_1777_p2 = (or_ln76_6_fu_1165_p3 ^ and_ln198_6_fu_1771_p2);

assign xor_ln198_14_fu_1783_p2 = (or_ln76_25_fu_1605_p3 ^ 64'd18446744073709551615);

assign xor_ln198_15_fu_1795_p2 = (or_ln76_12_fu_1319_p3 ^ and_ln198_7_fu_1789_p2);

assign xor_ln198_16_fu_1801_p2 = (or_ln76_10_fu_1275_p3 ^ 64'd18446744073709551615);

assign xor_ln198_17_fu_1813_p2 = (or_ln76_25_fu_1605_p3 ^ and_ln198_8_fu_1807_p2);

assign xor_ln198_18_fu_1819_p2 = (or_ln76_7_fu_1187_p3 ^ 64'd18446744073709551615);

assign xor_ln198_19_fu_1831_p2 = (or_ln76_5_fu_1143_p3 ^ and_ln198_9_fu_1825_p2);

assign xor_ln198_1_fu_1669_p2 = (or_ln76_27_fu_1649_p3 ^ and_ln198_fu_1663_p2);

assign xor_ln198_20_fu_1837_p2 = (or_ln76_20_fu_1495_p3 ^ 64'd18446744073709551615);

assign xor_ln198_21_fu_1849_p2 = (or_ln76_7_fu_1187_p3 ^ and_ln198_10_fu_1843_p2);

assign xor_ln198_22_fu_1855_p2 = (or_ln76_19_fu_1473_p3 ^ 64'd18446744073709551615);

assign xor_ln198_23_fu_1867_p2 = (or_ln76_20_fu_1495_p3 ^ and_ln198_11_fu_1861_p2);

assign xor_ln198_24_fu_1873_p2 = (or_ln76_23_fu_1561_p3 ^ 64'd18446744073709551615);

assign xor_ln198_25_fu_1885_p2 = (or_ln76_19_fu_1473_p3 ^ and_ln198_12_fu_1879_p2);

assign xor_ln198_26_fu_1891_p2 = (or_ln76_5_fu_1143_p3 ^ 64'd18446744073709551615);

assign xor_ln198_27_fu_1903_p2 = (or_ln76_23_fu_1561_p3 ^ and_ln198_13_fu_1897_p2);

assign xor_ln198_28_fu_1909_p2 = (or_ln76_11_fu_1297_p3 ^ 64'd18446744073709551615);

assign xor_ln198_29_fu_1921_p2 = (or_ln76_16_fu_1407_p3 ^ and_ln198_14_fu_1915_p2);

assign xor_ln198_2_fu_1675_p2 = (or_ln76_s_fu_1253_p3 ^ 64'd18446744073709551615);

assign xor_ln198_30_fu_1927_p2 = (or_ln76_8_fu_1209_p3 ^ 64'd18446744073709551615);

assign xor_ln198_31_fu_1939_p2 = (or_ln76_11_fu_1297_p3 ^ and_ln198_15_fu_1933_p2);

assign xor_ln198_32_fu_1945_p2 = (or_ln76_9_fu_1231_p3 ^ 64'd18446744073709551615);

assign xor_ln198_33_fu_1957_p2 = (or_ln76_8_fu_1209_p3 ^ and_ln198_16_fu_1951_p2);

assign xor_ln198_34_fu_1963_p2 = (or_ln76_18_fu_1451_p3 ^ 64'd18446744073709551615);

assign xor_ln198_35_fu_1975_p2 = (or_ln76_9_fu_1231_p3 ^ and_ln198_17_fu_1969_p2);

assign xor_ln198_36_fu_1981_p2 = (or_ln76_16_fu_1407_p3 ^ 64'd18446744073709551615);

assign xor_ln198_37_fu_1993_p2 = (or_ln76_18_fu_1451_p3 ^ and_ln198_18_fu_1987_p2);

assign xor_ln198_38_fu_1999_p2 = (or_ln76_13_fu_1341_p3 ^ 64'd18446744073709551615);

assign xor_ln198_39_fu_2011_p2 = (or_ln76_22_fu_1539_p3 ^ and_ln198_19_fu_2005_p2);

assign xor_ln198_3_fu_1687_p2 = (or_ln76_21_fu_1517_p3 ^ and_ln198_1_fu_1681_p2);

assign xor_ln198_40_fu_2017_p2 = (or_ln76_24_fu_1583_p3 ^ 64'd18446744073709551615);

assign xor_ln198_41_fu_2029_p2 = (or_ln76_13_fu_1341_p3 ^ and_ln198_20_fu_2023_p2);

assign xor_ln198_42_fu_2035_p2 = (or_ln76_17_fu_1429_p3 ^ 64'd18446744073709551615);

assign xor_ln198_43_fu_2047_p2 = (or_ln76_24_fu_1583_p3 ^ and_ln198_21_fu_2041_p2);

assign xor_ln198_44_fu_2053_p2 = (or_ln76_14_fu_1363_p3 ^ 64'd18446744073709551615);

assign xor_ln198_45_fu_2065_p2 = (or_ln76_17_fu_1429_p3 ^ and_ln198_22_fu_2059_p2);

assign xor_ln198_46_fu_2071_p2 = (or_ln76_22_fu_1539_p3 ^ 64'd18446744073709551615);

assign xor_ln198_47_fu_2083_p2 = (or_ln76_14_fu_1363_p3 ^ and_ln198_23_fu_2077_p2);

assign xor_ln198_4_fu_1693_p2 = (or_ln76_15_fu_1385_p3 ^ 64'd18446744073709551615);

assign xor_ln198_5_fu_1705_p2 = (or_ln76_s_fu_1253_p3 ^ and_ln198_2_fu_1699_p2);

assign xor_ln198_6_fu_1711_p2 = (xor_ln123_fu_877_p2 ^ 64'd18446744073709551615);

assign xor_ln198_7_fu_1723_p2 = (or_ln76_15_fu_1385_p3 ^ and_ln198_3_fu_1717_p2);

assign xor_ln198_8_fu_1729_p2 = (or_ln76_26_fu_1627_p3 ^ 64'd18446744073709551615);

assign xor_ln198_9_fu_1741_p2 = (or_ln76_10_fu_1275_p3 ^ and_ln198_4_fu_1735_p2);

assign xor_ln198_fu_1657_p2 = (or_ln76_21_fu_1517_p3 ^ 64'd18446744073709551615);

assign xor_ln203_1_fu_2101_p2 = (xor_ln123_fu_877_p2 ^ and_ln203_fu_2095_p2);

assign xor_ln203_2_fu_2107_p2 = (xor_ln203_1_fu_2101_p2 ^ roundIndex_q0);

assign xor_ln203_fu_2089_p2 = (or_ln76_27_fu_1649_p3 ^ 64'd18446744073709551615);

assign zext_ln104_fu_646_p1 = ap_sig_allocacmp_rnd_1;

endmodule //GenerateProof_KECCAK_f
