$date
	Sat Aug 10 10:24:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module a $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b1 '
b0 &
0%
b1 $
b0 #
0"
b1 !
$end
#20
b110 !
b110 (
b11 $
b11 '
b11 #
b11 &
#40
b1000 !
b1000 (
1"
b1001 $
b1001 '
b1111 #
b1111 &
#60
b101 !
b101 (
0"
1%
b1 $
b1 '
b11 #
b11 &
#80
b10 !
b10 (
0%
b1 #
b1 &
#100
b1101 !
b1101 (
1%
b11 $
b11 '
b1001 #
b1001 &
#120
