--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf GenIO.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7119 paths analyzed, 636 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.550ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_23/State_FSM_FFd13 (SLICE_X33Y38.BY), 205 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_3 (FF)
  Destination:          XLXI_23/State_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.540ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.096 - 0.106)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_3 to XLXI_23/State_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y11.YQ      Tcko                  0.587   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_3
    SLICE_X24Y1.F1       net (fanout=36)       3.368   XLXI_23/cntIdx<3>
    SLICE_X24Y1.X        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000322
                                                       XLXI_23/Mrom_DO_varindex0003221
    SLICE_X29Y8.G2       net (fanout=1)        0.991   XLXI_23/Mrom_DO_varindex000322
    SLICE_X29Y8.X        Tif5x                 1.025   XLXI_23/Mrom_DO_varindex0003271_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5_F
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.G3      net (fanout=1)        0.669   XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.Y       Tilo                  0.759   XLXN_2<3>
                                                       XLXI_23/cntIdx<6>1167
    SLICE_X30Y10.F3      net (fanout=2)        0.947   XLXI_23/N5
    SLICE_X30Y10.X       Tilo                  0.759   N24
                                                       XLXI_23/State_not0000_SW0
    SLICE_X34Y27.G2      net (fanout=2)        1.773   N24
    SLICE_X34Y27.Y       Tilo                  0.759   XLXI_23/State_FSM_FFd13-In8
                                                       XLXI_23/State_FSM_FFd13-In8
    SLICE_X33Y38.BY      net (fanout=1)        1.048   XLXI_23/State_FSM_FFd13-In8
    SLICE_X33Y38.CLK     Tsrck                 1.096   XLXI_23/State_FSM_FFd13
                                                       XLXI_23/State_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                     14.540ns (5.744ns logic, 8.796ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_23/State_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.096 - 0.106)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_23/State_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X24Y1.F4       net (fanout=38)       2.233   XLXI_23/cntIdx<2>
    SLICE_X24Y1.X        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000322
                                                       XLXI_23/Mrom_DO_varindex0003221
    SLICE_X29Y8.G2       net (fanout=1)        0.991   XLXI_23/Mrom_DO_varindex000322
    SLICE_X29Y8.X        Tif5x                 1.025   XLXI_23/Mrom_DO_varindex0003271_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5_F
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.G3      net (fanout=1)        0.669   XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.Y       Tilo                  0.759   XLXN_2<3>
                                                       XLXI_23/cntIdx<6>1167
    SLICE_X30Y10.F3      net (fanout=2)        0.947   XLXI_23/N5
    SLICE_X30Y10.X       Tilo                  0.759   N24
                                                       XLXI_23/State_not0000_SW0
    SLICE_X34Y27.G2      net (fanout=2)        1.773   N24
    SLICE_X34Y27.Y       Tilo                  0.759   XLXI_23/State_FSM_FFd13-In8
                                                       XLXI_23/State_FSM_FFd13-In8
    SLICE_X33Y38.BY      net (fanout=1)        1.048   XLXI_23/State_FSM_FFd13-In8
    SLICE_X33Y38.CLK     Tsrck                 1.096   XLXI_23/State_FSM_FFd13
                                                       XLXI_23/State_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                     13.409ns (5.748ns logic, 7.661ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_1 (FF)
  Destination:          XLXI_23/State_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.373ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.096 - 0.106)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_1 to XLXI_23/State_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.YQ      Tcko                  0.587   XLXI_23/cntIdx<0>
                                                       XLXI_23/cntIdx_1
    SLICE_X24Y1.F2       net (fanout=38)       2.201   XLXI_23/cntIdx<1>
    SLICE_X24Y1.X        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000322
                                                       XLXI_23/Mrom_DO_varindex0003221
    SLICE_X29Y8.G2       net (fanout=1)        0.991   XLXI_23/Mrom_DO_varindex000322
    SLICE_X29Y8.X        Tif5x                 1.025   XLXI_23/Mrom_DO_varindex0003271_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5_F
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.G3      net (fanout=1)        0.669   XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.Y       Tilo                  0.759   XLXN_2<3>
                                                       XLXI_23/cntIdx<6>1167
    SLICE_X30Y10.F3      net (fanout=2)        0.947   XLXI_23/N5
    SLICE_X30Y10.X       Tilo                  0.759   N24
                                                       XLXI_23/State_not0000_SW0
    SLICE_X34Y27.G2      net (fanout=2)        1.773   N24
    SLICE_X34Y27.Y       Tilo                  0.759   XLXI_23/State_FSM_FFd13-In8
                                                       XLXI_23/State_FSM_FFd13-In8
    SLICE_X33Y38.BY      net (fanout=1)        1.048   XLXI_23/State_FSM_FFd13-In8
    SLICE_X33Y38.CLK     Tsrck                 1.096   XLXI_23/State_FSM_FFd13
                                                       XLXI_23/State_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                     13.373ns (5.744ns logic, 7.629ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_3.B (RAMB16_X1Y2.DIB6), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.373ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.104 - 0.129)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X24Y5.G1       net (fanout=38)       3.178   XLXI_23/cntIdx<2>
    SLICE_X24Y5.Y        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000317
                                                       XLXI_23/Mrom_DO_varindex0003401
    SLICE_X24Y4.G3       net (fanout=1)        0.021   XLXI_23/Mrom_DO_varindex000340
    SLICE_X24Y4.X        Tif5x                 1.152   XLXI_23/Mrom_DO_varindex0003451_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003451_5_f5_F
                                                       XLXI_23/Mrom_DO_varindex0003451_5_f5
    SLICE_X31Y10.G4      net (fanout=1)        0.926   XLXI_23/Mrom_DO_varindex0003451_5_f5
    SLICE_X31Y10.Y       Tilo                  0.704   N104
                                                       XLXI_23/cntIdx<6>578
    SLICE_X31Y10.F3      net (fanout=2)        0.044   XLXI_23/N8
    SLICE_X31Y10.X       Tilo                  0.704   N104
                                                       XLXI_23/DO<6>56_SW0
    SLICE_X36Y14.F3      net (fanout=1)        0.626   N104
    SLICE_X36Y14.X       Tilo                  0.759   XLXN_2<6>
                                                       XLXI_23/DO<6>56
    SLICE_X54Y11.G3      net (fanout=1)        1.006   XLXN_2<6>
    SLICE_X54Y11.Y       Tilo                  0.759   XLXI_9/I_CursorCnt/LineCnt_mux0001<2>150
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<6>1
    RAMB16_X1Y2.DIB6     net (fanout=1)        0.917   XLXI_9/XLXN_698<6>
    RAMB16_X1Y2.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     12.373ns (5.655ns logic, 6.718ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.219ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.104 - 0.129)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X25Y4.F4       net (fanout=38)       3.077   XLXI_23/cntIdx<2>
    SLICE_X25Y4.X        Tilo                  0.704   XLXI_23/Mrom_DO_varindex000341
                                                       XLXI_23/Mrom_DO_varindex0003411
    SLICE_X24Y4.F3       net (fanout=1)        0.023   XLXI_23/Mrom_DO_varindex000341
    SLICE_X24Y4.X        Tif5x                 1.152   XLXI_23/Mrom_DO_varindex0003451_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003451_5_f5_G
                                                       XLXI_23/Mrom_DO_varindex0003451_5_f5
    SLICE_X31Y10.G4      net (fanout=1)        0.926   XLXI_23/Mrom_DO_varindex0003451_5_f5
    SLICE_X31Y10.Y       Tilo                  0.704   N104
                                                       XLXI_23/cntIdx<6>578
    SLICE_X31Y10.F3      net (fanout=2)        0.044   XLXI_23/N8
    SLICE_X31Y10.X       Tilo                  0.704   N104
                                                       XLXI_23/DO<6>56_SW0
    SLICE_X36Y14.F3      net (fanout=1)        0.626   N104
    SLICE_X36Y14.X       Tilo                  0.759   XLXN_2<6>
                                                       XLXI_23/DO<6>56
    SLICE_X54Y11.G3      net (fanout=1)        1.006   XLXN_2<6>
    SLICE_X54Y11.Y       Tilo                  0.759   XLXI_9/I_CursorCnt/LineCnt_mux0001<2>150
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<6>1
    RAMB16_X1Y2.DIB6     net (fanout=1)        0.917   XLXI_9/XLXN_698<6>
    RAMB16_X1Y2.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     12.219ns (5.600ns logic, 6.619ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_0 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.057ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.104 - 0.129)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_0 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.XQ      Tcko                  0.591   XLXI_23/cntIdx<0>
                                                       XLXI_23/cntIdx_0
    SLICE_X25Y4.F1       net (fanout=38)       2.915   XLXI_23/cntIdx<0>
    SLICE_X25Y4.X        Tilo                  0.704   XLXI_23/Mrom_DO_varindex000341
                                                       XLXI_23/Mrom_DO_varindex0003411
    SLICE_X24Y4.F3       net (fanout=1)        0.023   XLXI_23/Mrom_DO_varindex000341
    SLICE_X24Y4.X        Tif5x                 1.152   XLXI_23/Mrom_DO_varindex0003451_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003451_5_f5_G
                                                       XLXI_23/Mrom_DO_varindex0003451_5_f5
    SLICE_X31Y10.G4      net (fanout=1)        0.926   XLXI_23/Mrom_DO_varindex0003451_5_f5
    SLICE_X31Y10.Y       Tilo                  0.704   N104
                                                       XLXI_23/cntIdx<6>578
    SLICE_X31Y10.F3      net (fanout=2)        0.044   XLXI_23/N8
    SLICE_X31Y10.X       Tilo                  0.704   N104
                                                       XLXI_23/DO<6>56_SW0
    SLICE_X36Y14.F3      net (fanout=1)        0.626   N104
    SLICE_X36Y14.X       Tilo                  0.759   XLXN_2<6>
                                                       XLXI_23/DO<6>56
    SLICE_X54Y11.G3      net (fanout=1)        1.006   XLXN_2<6>
    SLICE_X54Y11.Y       Tilo                  0.759   XLXI_9/I_CursorCnt/LineCnt_mux0001<2>150
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<6>1
    RAMB16_X1Y2.DIB6     net (fanout=1)        0.917   XLXI_9/XLXN_698<6>
    RAMB16_X1Y2.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     12.057ns (5.600ns logic, 6.457ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_23/State_FSM_FFd16 (SLICE_X35Y16.G2), 198 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_3 (FF)
  Destination:          XLXI_23/State_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.374ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.127 - 0.129)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_3 to XLXI_23/State_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y11.YQ      Tcko                  0.587   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_3
    SLICE_X24Y1.F1       net (fanout=36)       3.368   XLXI_23/cntIdx<3>
    SLICE_X24Y1.X        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000322
                                                       XLXI_23/Mrom_DO_varindex0003221
    SLICE_X29Y8.G2       net (fanout=1)        0.991   XLXI_23/Mrom_DO_varindex000322
    SLICE_X29Y8.X        Tif5x                 1.025   XLXI_23/Mrom_DO_varindex0003271_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5_F
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.G3      net (fanout=1)        0.669   XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.Y       Tilo                  0.759   XLXN_2<3>
                                                       XLXI_23/cntIdx<6>1167
    SLICE_X30Y10.F3      net (fanout=2)        0.947   XLXI_23/N5
    SLICE_X30Y10.X       Tilo                  0.759   N24
                                                       XLXI_23/State_not0000_SW0
    SLICE_X35Y16.F4      net (fanout=2)        0.894   N24
    SLICE_X35Y16.X       Tilo                  0.704   XLXI_23/State_FSM_FFd16
                                                       XLXI_23/State_not0000
    SLICE_X35Y16.G2      net (fanout=1)        0.075   XLXI_23/State_not0000/O
    SLICE_X35Y16.CLK     Tgck                  0.837   XLXI_23/State_FSM_FFd16
                                                       XLXI_23/State_FSM_FFd16-In1
                                                       XLXI_23/State_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     12.374ns (5.430ns logic, 6.944ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_23/State_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.127 - 0.129)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_23/State_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X24Y1.F4       net (fanout=38)       2.233   XLXI_23/cntIdx<2>
    SLICE_X24Y1.X        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000322
                                                       XLXI_23/Mrom_DO_varindex0003221
    SLICE_X29Y8.G2       net (fanout=1)        0.991   XLXI_23/Mrom_DO_varindex000322
    SLICE_X29Y8.X        Tif5x                 1.025   XLXI_23/Mrom_DO_varindex0003271_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5_F
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.G3      net (fanout=1)        0.669   XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.Y       Tilo                  0.759   XLXN_2<3>
                                                       XLXI_23/cntIdx<6>1167
    SLICE_X30Y10.F3      net (fanout=2)        0.947   XLXI_23/N5
    SLICE_X30Y10.X       Tilo                  0.759   N24
                                                       XLXI_23/State_not0000_SW0
    SLICE_X35Y16.F4      net (fanout=2)        0.894   N24
    SLICE_X35Y16.X       Tilo                  0.704   XLXI_23/State_FSM_FFd16
                                                       XLXI_23/State_not0000
    SLICE_X35Y16.G2      net (fanout=1)        0.075   XLXI_23/State_not0000/O
    SLICE_X35Y16.CLK     Tgck                  0.837   XLXI_23/State_FSM_FFd16
                                                       XLXI_23/State_FSM_FFd16-In1
                                                       XLXI_23/State_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     11.243ns (5.434ns logic, 5.809ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_1 (FF)
  Destination:          XLXI_23/State_FSM_FFd16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.207ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.127 - 0.129)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_1 to XLXI_23/State_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.YQ      Tcko                  0.587   XLXI_23/cntIdx<0>
                                                       XLXI_23/cntIdx_1
    SLICE_X24Y1.F2       net (fanout=38)       2.201   XLXI_23/cntIdx<1>
    SLICE_X24Y1.X        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000322
                                                       XLXI_23/Mrom_DO_varindex0003221
    SLICE_X29Y8.G2       net (fanout=1)        0.991   XLXI_23/Mrom_DO_varindex000322
    SLICE_X29Y8.X        Tif5x                 1.025   XLXI_23/Mrom_DO_varindex0003271_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5_F
                                                       XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.G3      net (fanout=1)        0.669   XLXI_23/Mrom_DO_varindex0003271_5_f5
    SLICE_X40Y13.Y       Tilo                  0.759   XLXN_2<3>
                                                       XLXI_23/cntIdx<6>1167
    SLICE_X30Y10.F3      net (fanout=2)        0.947   XLXI_23/N5
    SLICE_X30Y10.X       Tilo                  0.759   N24
                                                       XLXI_23/State_not0000_SW0
    SLICE_X35Y16.F4      net (fanout=2)        0.894   N24
    SLICE_X35Y16.X       Tilo                  0.704   XLXI_23/State_FSM_FFd16
                                                       XLXI_23/State_not0000
    SLICE_X35Y16.G2      net (fanout=1)        0.075   XLXI_23/State_not0000/O
    SLICE_X35Y16.CLK     Tgck                  0.837   XLXI_23/State_FSM_FFd16
                                                       XLXI_23/State_FSM_FFd16-In1
                                                       XLXI_23/State_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                     11.207ns (5.430ns logic, 5.777ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_3.A (RAMB16_X1Y2.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_9/XLXI_3.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.036 - 0.024)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/I_ModeCtrl/cntX_7 to XLXI_9/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y24.YQ      Tcko                  0.470   XLXI_9/I_ModeCtrl/cntX<6>
                                                       XLXI_9/I_ModeCtrl/cntX_7
    RAMB16_X1Y2.ADDRA6   net (fanout=9)        0.583   XLXI_9/I_ModeCtrl/cntX<7>
    RAMB16_X1Y2.CLKA     Tbcka       (-Th)     0.131   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.339ns logic, 0.583ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/E0 (SLICE_X35Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/qE0 (FF)
  Destination:          XLXI_17/E0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/qE0 to XLXI_17/E0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y51.YQ      Tcko                  0.470   XLXI_17/qE0
                                                       XLXI_17/qE0
    SLICE_X35Y50.BY      net (fanout=1)        0.379   XLXI_17/qE0
    SLICE_X35Y50.CLK     Tckdi       (-Th)    -0.135   XLXN_47
                                                       XLXI_17/E0
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.605ns logic, 0.379ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_3.A (RAMB16_X1Y2.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/I_ModeCtrl/cntX_4 (FF)
  Destination:          XLXI_9/XLXI_3.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.036 - 0.025)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/I_ModeCtrl/cntX_4 to XLXI_9/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y23.XQ      Tcko                  0.473   XLXI_9/I_ModeCtrl/cntX<4>
                                                       XLXI_9/I_ModeCtrl/cntX_4
    RAMB16_X1Y2.ADDRA3   net (fanout=8)        0.657   XLXI_9/I_ModeCtrl/cntX<4>
    RAMB16_X1Y2.CLKA     Tbcka       (-Th)     0.131   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.342ns logic, 0.657ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   14.550|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7119 paths, 0 nets, and 1753 connections

Design statistics:
   Minimum period:  14.550ns{1}   (Maximum frequency:  68.729MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 12:50:09 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



