
Satellite2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fbd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000650  0800fd68  0800fd68  0001fd68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080103b8  080103b8  0003034c  2**0
                  CONTENTS
  4 .ARM          00000008  080103b8  080103b8  000203b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080103c0  080103c0  0003034c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080103c0  080103c0  000203c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080103c4  080103c4  000203c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000034c  20000000  080103c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002320  2000034c  08010714  0003034c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000266c  08010714  0003266c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003034c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025269  00000000  00000000  0003037c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000049a1  00000000  00000000  000555e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001da0  00000000  00000000  00059f88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001b98  00000000  00000000  0005bd28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00006a2e  00000000  00000000  0005d8c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001bfc8  00000000  00000000  000642ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3a2e  00000000  00000000  000802b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00153ce4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a3c  00000000  00000000  00153d60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000034c 	.word	0x2000034c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fd4c 	.word	0x0800fd4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000350 	.word	0x20000350
 80001cc:	0800fd4c 	.word	0x0800fd4c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <println>:

	HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
	#endif
};
static inline void println(char* str)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	#if PRINT_OUT
	HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	2140      	movs	r1, #64	; 0x40
 8000f94:	4820      	ldr	r0, [pc, #128]	; (8001018 <println+0x90>)
 8000f96:	f001 feb1 	bl	8002cfc <HAL_GPIO_WritePin>

	printLen = strlen(str);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff f918 	bl	80001d0 <strlen>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	; (800101c <println+0x94>)
 8000fa4:	601a      	str	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < printLen; i++)
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	73fb      	strb	r3, [r7, #15]
 8000faa:	e009      	b.n	8000fc0 <println+0x38>
	{
		printBuffer[i] = str[i];
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	441a      	add	r2, r3
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	7811      	ldrb	r1, [r2, #0]
 8000fb6:	4a1a      	ldr	r2, [pc, #104]	; (8001020 <println+0x98>)
 8000fb8:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < printLen; i++)
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	73fb      	strb	r3, [r7, #15]
 8000fc0:	7bfa      	ldrb	r2, [r7, #15]
 8000fc2:	4b16      	ldr	r3, [pc, #88]	; (800101c <println+0x94>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d3f0      	bcc.n	8000fac <println+0x24>
	}
	printBuffer[printLen] = '\n';
 8000fca:	4b14      	ldr	r3, [pc, #80]	; (800101c <println+0x94>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a14      	ldr	r2, [pc, #80]	; (8001020 <println+0x98>)
 8000fd0:	210a      	movs	r1, #10
 8000fd2:	54d1      	strb	r1, [r2, r3]
	printBuffer[printLen + 1] = '\r';
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <println+0x94>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	4a11      	ldr	r2, [pc, #68]	; (8001020 <println+0x98>)
 8000fdc:	210d      	movs	r1, #13
 8000fde:	54d1      	strb	r1, [r2, r3]
	printBuffer[printLen + 2] = '\0';
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	; (800101c <println+0x94>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	4a0e      	ldr	r2, [pc, #56]	; (8001020 <println+0x98>)
 8000fe8:	2100      	movs	r1, #0
 8000fea:	54d1      	strb	r1, [r2, r3]
 	while (CDC_Transmit_FS((uint8_t*) printBuffer, printLen + 3) == USBD_BUSY);
 8000fec:	bf00      	nop
 8000fee:	4b0b      	ldr	r3, [pc, #44]	; (800101c <println+0x94>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	3303      	adds	r3, #3
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4809      	ldr	r0, [pc, #36]	; (8001020 <println+0x98>)
 8000ffc:	f00a fcf8 	bl	800b9f0 <CDC_Transmit_FS>
 8001000:	4603      	mov	r3, r0
 8001002:	2b01      	cmp	r3, #1
 8001004:	d0f3      	beq.n	8000fee <println+0x66>

	HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	2140      	movs	r1, #64	; 0x40
 800100a:	4803      	ldr	r0, [pc, #12]	; (8001018 <println+0x90>)
 800100c:	f001 fe76 	bl	8002cfc <HAL_GPIO_WritePin>
	#endif
};
 8001010:	bf00      	nop
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40020800 	.word	0x40020800
 800101c:	20000368 	.word	0x20000368
 8001020:	2000036c 	.word	0x2000036c

08001024 <setup>:
uint8_t message_length;

bool newIRQ;

static void setup(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
	setupPins();
 8001028:	f000 f81e 	bl	8001068 <setupPins>

	while (HAL_GPIO_ReadPin(BTN_USR_GPIO_Port, BTN_USR_Pin) == GPIO_PIN_SET);
 800102c:	bf00      	nop
 800102e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001032:	4807      	ldr	r0, [pc, #28]	; (8001050 <setup+0x2c>)
 8001034:	f001 fe4a 	bl	8002ccc <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	2b01      	cmp	r3, #1
 800103c:	d0f7      	beq.n	800102e <setup+0xa>
	println("Hello world!!");	HAL_Delay(500);
 800103e:	4805      	ldr	r0, [pc, #20]	; (8001054 <setup+0x30>)
 8001040:	f7ff ffa2 	bl	8000f88 <println>
 8001044:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001048:	f001 f868 	bl	800211c <HAL_Delay>

	//if (bmp280_begin()) println("[BMP] joined the server!");
	//if (sd_begin()) println("[SD] joined the server!");
	//if (radio_begin()) println("[LoRa] joined the server!");
	//enableMotors() println("[MOT] joined the server!");
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40020000 	.word	0x40020000
 8001054:	0800fd68 	.word	0x0800fd68

08001058 <loop>:

static void loop(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
	...

08001068 <setupPins>:

	return true;
}

static void setupPins(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEDA_GPIO_Port, LEDA_Pin, GPIO_PIN_RESET);
 800106c:	2200      	movs	r2, #0
 800106e:	2180      	movs	r1, #128	; 0x80
 8001070:	4823      	ldr	r0, [pc, #140]	; (8001100 <setupPins+0x98>)
 8001072:	f001 fe43 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2140      	movs	r1, #64	; 0x40
 800107a:	4821      	ldr	r0, [pc, #132]	; (8001100 <setupPins+0x98>)
 800107c:	f001 fe3e 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDC_GPIO_Port, LEDC_Pin, GPIO_PIN_RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001086:	481f      	ldr	r0, [pc, #124]	; (8001104 <setupPins+0x9c>)
 8001088:	f001 fe38 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDD_GPIO_Port, LEDD_Pin, GPIO_PIN_RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001092:	481c      	ldr	r0, [pc, #112]	; (8001104 <setupPins+0x9c>)
 8001094:	f001 fe32 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PH_L_GPIO_Port, PH_L_Pin, GPIO_PIN_RESET);
 8001098:	2200      	movs	r2, #0
 800109a:	2101      	movs	r1, #1
 800109c:	481a      	ldr	r0, [pc, #104]	; (8001108 <setupPins+0xa0>)
 800109e:	f001 fe2d 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PH_R_GPIO_Port, PH_R_Pin, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2104      	movs	r1, #4
 80010a6:	4818      	ldr	r0, [pc, #96]	; (8001108 <setupPins+0xa0>)
 80010a8:	f001 fe28 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_L_GPIO_Port, EN_L_Pin, GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2102      	movs	r1, #2
 80010b0:	4815      	ldr	r0, [pc, #84]	; (8001108 <setupPins+0xa0>)
 80010b2:	f001 fe23 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_R_GPIO_Port, EN_R_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2108      	movs	r1, #8
 80010ba:	4813      	ldr	r0, [pc, #76]	; (8001108 <setupPins+0xa0>)
 80010bc:	f001 fe1e 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(P1_GPIO_Port, P1_Pin, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2101      	movs	r1, #1
 80010c4:	480e      	ldr	r0, [pc, #56]	; (8001100 <setupPins+0x98>)
 80010c6:	f001 fe19 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(P2_GPIO_Port, P2_Pin, GPIO_PIN_RESET);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2104      	movs	r1, #4
 80010ce:	480c      	ldr	r0, [pc, #48]	; (8001100 <setupPins+0x98>)
 80010d0:	f001 fe14 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(P3_GPIO_Port, P3_Pin, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2102      	movs	r1, #2
 80010d8:	480a      	ldr	r0, [pc, #40]	; (8001104 <setupPins+0x9c>)
 80010da:	f001 fe0f 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(P4_GPIO_Port, P4_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	2102      	movs	r1, #2
 80010e2:	4807      	ldr	r0, [pc, #28]	; (8001100 <setupPins+0x98>)
 80010e4:	f001 fe0a 	bl	8002cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(P5_GPIO_Port, P5_Pin, GPIO_PIN_RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2108      	movs	r1, #8
 80010ec:	4804      	ldr	r0, [pc, #16]	; (8001100 <setupPins+0x98>)
 80010ee:	f001 fe05 	bl	8002cfc <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(P6_GPIO_Port, P6_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(P7_GPIO_Port, P7_Pin, GPIO_PIN_RESET);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2110      	movs	r1, #16
 80010f6:	4804      	ldr	r0, [pc, #16]	; (8001108 <setupPins+0xa0>)
 80010f8:	f001 fe00 	bl	8002cfc <HAL_GPIO_WritePin>
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40020800 	.word	0x40020800
 8001104:	40020400 	.word	0x40020400
 8001108:	40020000 	.word	0x40020000

0800110c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001110:	f000 ff92 	bl	8002038 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001114:	f000 f828 	bl	8001168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001118:	f000 fad0 	bl	80016bc <MX_GPIO_Init>
  MX_DMA_Init();
 800111c:	f000 fa96 	bl	800164c <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8001120:	f000 f8f8 	bl	8001314 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001124:	f008 fe44 	bl	8009db0 <MX_FATFS_Init>
  MX_I2C1_Init();
 8001128:	f000 f8a0 	bl	800126c <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800112c:	f00a fb6a 	bl	800b804 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8001130:	f000 f910 	bl	8001354 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001134:	f000 fa60 	bl	80015f8 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8001138:	f000 f8c6 	bl	80012c8 <MX_RTC_Init>
  MX_TIM2_Init();
 800113c:	f000 f940 	bl	80013c0 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001140:	f000 fa0c 	bl	800155c <MX_TIM5_Init>
  MX_TIM4_Init();
 8001144:	f000 f9bc 	bl	80014c0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // Start millisecond timer
  HAL_TIM_Base_Start(&htim5);
 8001148:	4805      	ldr	r0, [pc, #20]	; (8001160 <main+0x54>)
 800114a:	f005 fcc6 	bl	8006ada <HAL_TIM_Base_Start>
  // Start P6 PWM timer
  HAL_TIM_Base_Start(&htim3);
*/

  // Execute code
  setup();
 800114e:	f7ff ff69 	bl	8001024 <setup>


  // Start motor timeout interrupt timer
  HAL_TIM_Base_Start_IT(&htim4);
 8001152:	4804      	ldr	r0, [pc, #16]	; (8001164 <main+0x58>)
 8001154:	f005 fce5 	bl	8006b22 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	// Execute code
	loop();
 8001158:	f7ff ff7e 	bl	8001058 <loop>
 800115c:	e7fc      	b.n	8001158 <main+0x4c>
 800115e:	bf00      	nop
 8001160:	200006bc 	.word	0x200006bc
 8001164:	200005e8 	.word	0x200005e8

08001168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b098      	sub	sp, #96	; 0x60
 800116c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001172:	2230      	movs	r2, #48	; 0x30
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f00b f8a2 	bl	800c2c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	4b31      	ldr	r3, [pc, #196]	; (8001264 <SystemClock_Config+0xfc>)
 80011a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a2:	4a30      	ldr	r2, [pc, #192]	; (8001264 <SystemClock_Config+0xfc>)
 80011a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a8:	6413      	str	r3, [r2, #64]	; 0x40
 80011aa:	4b2e      	ldr	r3, [pc, #184]	; (8001264 <SystemClock_Config+0xfc>)
 80011ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011b6:	2300      	movs	r3, #0
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <SystemClock_Config+0x100>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a2a      	ldr	r2, [pc, #168]	; (8001268 <SystemClock_Config+0x100>)
 80011c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <SystemClock_Config+0x100>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80011d2:	2305      	movs	r3, #5
 80011d4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80011dc:	2301      	movs	r3, #1
 80011de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e0:	2302      	movs	r3, #2
 80011e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80011ea:	2306      	movs	r3, #6
 80011ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011ee:	23a8      	movs	r3, #168	; 0xa8
 80011f0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f2:	2302      	movs	r3, #2
 80011f4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011f6:	2307      	movs	r3, #7
 80011f8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011fe:	4618      	mov	r0, r3
 8001200:	f003 f87c 	bl	80042fc <HAL_RCC_OscConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800120a:	f000 fb4b 	bl	80018a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800120e:	230f      	movs	r3, #15
 8001210:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001212:	2302      	movs	r3, #2
 8001214:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800121a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800121e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001220:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001224:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001226:	f107 031c 	add.w	r3, r7, #28
 800122a:	2105      	movs	r1, #5
 800122c:	4618      	mov	r0, r3
 800122e:	f003 fad5 	bl	80047dc <HAL_RCC_ClockConfig>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001238:	f000 fb34 	bl	80018a4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800123c:	2302      	movs	r3, #2
 800123e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001240:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001244:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	4618      	mov	r0, r3
 800124c:	f003 fc92 	bl	8004b74 <HAL_RCCEx_PeriphCLKConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001256:	f000 fb25 	bl	80018a4 <Error_Handler>
  }
}
 800125a:	bf00      	nop
 800125c:	3760      	adds	r7, #96	; 0x60
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40007000 	.word	0x40007000

0800126c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001270:	4b12      	ldr	r3, [pc, #72]	; (80012bc <MX_I2C1_Init+0x50>)
 8001272:	4a13      	ldr	r2, [pc, #76]	; (80012c0 <MX_I2C1_Init+0x54>)
 8001274:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001276:	4b11      	ldr	r3, [pc, #68]	; (80012bc <MX_I2C1_Init+0x50>)
 8001278:	4a12      	ldr	r2, [pc, #72]	; (80012c4 <MX_I2C1_Init+0x58>)
 800127a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800127c:	4b0f      	ldr	r3, [pc, #60]	; (80012bc <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001282:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <MX_I2C1_Init+0x50>)
 800128a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800128e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001290:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <MX_I2C1_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001296:	4b09      	ldr	r3, [pc, #36]	; (80012bc <MX_I2C1_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800129c:	4b07      	ldr	r3, [pc, #28]	; (80012bc <MX_I2C1_Init+0x50>)
 800129e:	2200      	movs	r2, #0
 80012a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012a2:	4b06      	ldr	r3, [pc, #24]	; (80012bc <MX_I2C1_Init+0x50>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012a8:	4804      	ldr	r0, [pc, #16]	; (80012bc <MX_I2C1_Init+0x50>)
 80012aa:	f001 fd65 	bl	8002d78 <HAL_I2C_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012b4:	f000 faf6 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000668 	.word	0x20000668
 80012c0:	40005400 	.word	0x40005400
 80012c4:	000186a0 	.word	0x000186a0

080012c8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <MX_RTC_Init+0x44>)
 80012ce:	4a10      	ldr	r2, [pc, #64]	; (8001310 <MX_RTC_Init+0x48>)
 80012d0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <MX_RTC_Init+0x44>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_RTC_Init+0x44>)
 80012da:	227f      	movs	r2, #127	; 0x7f
 80012dc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <MX_RTC_Init+0x44>)
 80012e0:	22ff      	movs	r2, #255	; 0xff
 80012e2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80012e4:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_RTC_Init+0x44>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80012ea:	4b08      	ldr	r3, [pc, #32]	; (800130c <MX_RTC_Init+0x44>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80012f0:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_RTC_Init+0x44>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <MX_RTC_Init+0x44>)
 80012f8:	f003 fd1e 	bl	8004d38 <HAL_RTC_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001302:	f000 facf 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	200006fc 	.word	0x200006fc
 8001310:	40002800 	.word	0x40002800

08001314 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001318:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_SDIO_SD_Init+0x38>)
 800131a:	4a0d      	ldr	r2, [pc, #52]	; (8001350 <MX_SDIO_SD_Init+0x3c>)
 800131c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <MX_SDIO_SD_Init+0x38>)
 8001320:	2200      	movs	r2, #0
 8001322:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_SDIO_SD_Init+0x38>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <MX_SDIO_SD_Init+0x38>)
 800132c:	2200      	movs	r2, #0
 800132e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_SDIO_SD_Init+0x38>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001336:	4b05      	ldr	r3, [pc, #20]	; (800134c <MX_SDIO_SD_Init+0x38>)
 8001338:	2200      	movs	r2, #0
 800133a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800133c:	4b03      	ldr	r3, [pc, #12]	; (800134c <MX_SDIO_SD_Init+0x38>)
 800133e:	2200      	movs	r2, #0
 8001340:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	2000077c 	.word	0x2000077c
 8001350:	40012c00 	.word	0x40012c00

08001354 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001358:	4b17      	ldr	r3, [pc, #92]	; (80013b8 <MX_SPI1_Init+0x64>)
 800135a:	4a18      	ldr	r2, [pc, #96]	; (80013bc <MX_SPI1_Init+0x68>)
 800135c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001360:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001364:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001366:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <MX_SPI1_Init+0x64>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001372:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001378:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <MX_SPI1_Init+0x64>)
 800137a:	2200      	movs	r2, #0
 800137c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800137e:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001380:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001384:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001386:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001388:	2228      	movs	r2, #40	; 0x28
 800138a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800138c:	4b0a      	ldr	r3, [pc, #40]	; (80013b8 <MX_SPI1_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001398:	4b07      	ldr	r3, [pc, #28]	; (80013b8 <MX_SPI1_Init+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <MX_SPI1_Init+0x64>)
 80013a0:	220a      	movs	r2, #10
 80013a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013a4:	4804      	ldr	r0, [pc, #16]	; (80013b8 <MX_SPI1_Init+0x64>)
 80013a6:	f005 f9eb 	bl	8006780 <HAL_SPI_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013b0:	f000 fa78 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000800 	.word	0x20000800
 80013bc:	40013000 	.word	0x40013000

080013c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08e      	sub	sp, #56	; 0x38
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d4:	f107 0320 	add.w	r3, r7, #32
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013de:	1d3b      	adds	r3, r7, #4
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
 80013ec:	615a      	str	r2, [r3, #20]
 80013ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013f0:	4b32      	ldr	r3, [pc, #200]	; (80014bc <MX_TIM2_Init+0xfc>)
 80013f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013f8:	4b30      	ldr	r3, [pc, #192]	; (80014bc <MX_TIM2_Init+0xfc>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80013fe:	4b2f      	ldr	r3, [pc, #188]	; (80014bc <MX_TIM2_Init+0xfc>)
 8001400:	2240      	movs	r2, #64	; 0x40
 8001402:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 8001404:	4b2d      	ldr	r3, [pc, #180]	; (80014bc <MX_TIM2_Init+0xfc>)
 8001406:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800140a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140c:	4b2b      	ldr	r3, [pc, #172]	; (80014bc <MX_TIM2_Init+0xfc>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001412:	4b2a      	ldr	r3, [pc, #168]	; (80014bc <MX_TIM2_Init+0xfc>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001418:	4828      	ldr	r0, [pc, #160]	; (80014bc <MX_TIM2_Init+0xfc>)
 800141a:	f005 fb33 	bl	8006a84 <HAL_TIM_Base_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001424:	f000 fa3e 	bl	80018a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800142c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800142e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001432:	4619      	mov	r1, r3
 8001434:	4821      	ldr	r0, [pc, #132]	; (80014bc <MX_TIM2_Init+0xfc>)
 8001436:	f005 fc93 	bl	8006d60 <HAL_TIM_ConfigClockSource>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001440:	f000 fa30 	bl	80018a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001444:	481d      	ldr	r0, [pc, #116]	; (80014bc <MX_TIM2_Init+0xfc>)
 8001446:	f005 fb90 	bl	8006b6a <HAL_TIM_PWM_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001450:	f000 fa28 	bl	80018a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4619      	mov	r1, r3
 8001462:	4816      	ldr	r0, [pc, #88]	; (80014bc <MX_TIM2_Init+0xfc>)
 8001464:	f006 f81e 	bl	80074a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800146e:	f000 fa19 	bl	80018a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001472:	2370      	movs	r3, #112	; 0x70
 8001474:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2204      	movs	r2, #4
 8001486:	4619      	mov	r1, r3
 8001488:	480c      	ldr	r0, [pc, #48]	; (80014bc <MX_TIM2_Init+0xfc>)
 800148a:	f005 fba3 	bl	8006bd4 <HAL_TIM_PWM_ConfigChannel>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001494:	f000 fa06 	bl	80018a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	220c      	movs	r2, #12
 800149c:	4619      	mov	r1, r3
 800149e:	4807      	ldr	r0, [pc, #28]	; (80014bc <MX_TIM2_Init+0xfc>)
 80014a0:	f005 fb98 	bl	8006bd4 <HAL_TIM_PWM_ConfigChannel>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80014aa:	f000 f9fb 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014ae:	4803      	ldr	r0, [pc, #12]	; (80014bc <MX_TIM2_Init+0xfc>)
 80014b0:	f000 fc86 	bl	8001dc0 <HAL_TIM_MspPostInit>

}
 80014b4:	bf00      	nop
 80014b6:	3738      	adds	r7, #56	; 0x38
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000858 	.word	0x20000858

080014c0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c6:	f107 0308 	add.w	r3, r7, #8
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d4:	463b      	mov	r3, r7
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014dc:	4b1d      	ldr	r3, [pc, #116]	; (8001554 <MX_TIM4_Init+0x94>)
 80014de:	4a1e      	ldr	r2, [pc, #120]	; (8001558 <MX_TIM4_Init+0x98>)
 80014e0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 41999;
 80014e2:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <MX_TIM4_Init+0x94>)
 80014e4:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80014e8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ea:	4b1a      	ldr	r3, [pc, #104]	; (8001554 <MX_TIM4_Init+0x94>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 80014f0:	4b18      	ldr	r3, [pc, #96]	; (8001554 <MX_TIM4_Init+0x94>)
 80014f2:	2264      	movs	r2, #100	; 0x64
 80014f4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f6:	4b17      	ldr	r3, [pc, #92]	; (8001554 <MX_TIM4_Init+0x94>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fc:	4b15      	ldr	r3, [pc, #84]	; (8001554 <MX_TIM4_Init+0x94>)
 80014fe:	2200      	movs	r2, #0
 8001500:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001502:	4814      	ldr	r0, [pc, #80]	; (8001554 <MX_TIM4_Init+0x94>)
 8001504:	f005 fabe 	bl	8006a84 <HAL_TIM_Base_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800150e:	f000 f9c9 	bl	80018a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001512:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001516:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001518:	f107 0308 	add.w	r3, r7, #8
 800151c:	4619      	mov	r1, r3
 800151e:	480d      	ldr	r0, [pc, #52]	; (8001554 <MX_TIM4_Init+0x94>)
 8001520:	f005 fc1e 	bl	8006d60 <HAL_TIM_ConfigClockSource>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800152a:	f000 f9bb 	bl	80018a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001536:	463b      	mov	r3, r7
 8001538:	4619      	mov	r1, r3
 800153a:	4806      	ldr	r0, [pc, #24]	; (8001554 <MX_TIM4_Init+0x94>)
 800153c:	f005 ffb2 	bl	80074a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001546:	f000 f9ad 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200005e8 	.word	0x200005e8
 8001558:	40000800 	.word	0x40000800

0800155c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001562:	f107 0308 	add.w	r3, r7, #8
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001570:	463b      	mov	r3, r7
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001578:	4b1d      	ldr	r3, [pc, #116]	; (80015f0 <MX_TIM5_Init+0x94>)
 800157a:	4a1e      	ldr	r2, [pc, #120]	; (80015f4 <MX_TIM5_Init+0x98>)
 800157c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 800157e:	4b1c      	ldr	r3, [pc, #112]	; (80015f0 <MX_TIM5_Init+0x94>)
 8001580:	2253      	movs	r2, #83	; 0x53
 8001582:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001584:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <MX_TIM5_Init+0x94>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967290;
 800158a:	4b19      	ldr	r3, [pc, #100]	; (80015f0 <MX_TIM5_Init+0x94>)
 800158c:	f06f 0205 	mvn.w	r2, #5
 8001590:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001592:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <MX_TIM5_Init+0x94>)
 8001594:	2200      	movs	r2, #0
 8001596:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001598:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <MX_TIM5_Init+0x94>)
 800159a:	2200      	movs	r2, #0
 800159c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800159e:	4814      	ldr	r0, [pc, #80]	; (80015f0 <MX_TIM5_Init+0x94>)
 80015a0:	f005 fa70 	bl	8006a84 <HAL_TIM_Base_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80015aa:	f000 f97b 	bl	80018a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80015b4:	f107 0308 	add.w	r3, r7, #8
 80015b8:	4619      	mov	r1, r3
 80015ba:	480d      	ldr	r0, [pc, #52]	; (80015f0 <MX_TIM5_Init+0x94>)
 80015bc:	f005 fbd0 	bl	8006d60 <HAL_TIM_ConfigClockSource>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80015c6:	f000 f96d 	bl	80018a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ca:	2300      	movs	r3, #0
 80015cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ce:	2300      	movs	r3, #0
 80015d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015d2:	463b      	mov	r3, r7
 80015d4:	4619      	mov	r1, r3
 80015d6:	4806      	ldr	r0, [pc, #24]	; (80015f0 <MX_TIM5_Init+0x94>)
 80015d8:	f005 ff64 	bl	80074a4 <HAL_TIMEx_MasterConfigSynchronization>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80015e2:	f000 f95f 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80015e6:	bf00      	nop
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	200006bc 	.word	0x200006bc
 80015f4:	40000c00 	.word	0x40000c00

080015f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015fc:	4b11      	ldr	r3, [pc, #68]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	; (8001648 <MX_USART3_UART_Init+0x50>)
 8001600:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001602:	4b10      	ldr	r3, [pc, #64]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 8001604:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001608:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800160a:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800161c:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 800161e:	220c      	movs	r2, #12
 8001620:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001622:	4b08      	ldr	r3, [pc, #32]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	; (8001644 <MX_USART3_UART_Init+0x4c>)
 8001630:	f005 ffb4 	bl	800759c <HAL_UART_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800163a:	f000 f933 	bl	80018a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000628 	.word	0x20000628
 8001648:	40004800 	.word	0x40004800

0800164c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	607b      	str	r3, [r7, #4]
 8001656:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <MX_DMA_Init+0x6c>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	4a17      	ldr	r2, [pc, #92]	; (80016b8 <MX_DMA_Init+0x6c>)
 800165c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001660:	6313      	str	r3, [r2, #48]	; 0x30
 8001662:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <MX_DMA_Init+0x6c>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800166a:	607b      	str	r3, [r7, #4]
 800166c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	2100      	movs	r1, #0
 8001672:	2038      	movs	r0, #56	; 0x38
 8001674:	f000 fe4f 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001678:	2038      	movs	r0, #56	; 0x38
 800167a:	f000 fe68 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800167e:	2200      	movs	r2, #0
 8001680:	2100      	movs	r1, #0
 8001682:	203b      	movs	r0, #59	; 0x3b
 8001684:	f000 fe47 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001688:	203b      	movs	r0, #59	; 0x3b
 800168a:	f000 fe60 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 800168e:	2200      	movs	r2, #0
 8001690:	2100      	movs	r1, #0
 8001692:	2044      	movs	r0, #68	; 0x44
 8001694:	f000 fe3f 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001698:	2044      	movs	r0, #68	; 0x44
 800169a:	f000 fe58 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800169e:	2200      	movs	r2, #0
 80016a0:	2100      	movs	r1, #0
 80016a2:	2045      	movs	r0, #69	; 0x45
 80016a4:	f000 fe37 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80016a8:	2045      	movs	r0, #69	; 0x45
 80016aa:	f000 fe50 	bl	800234e <HAL_NVIC_EnableIRQ>

}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40023800 	.word	0x40023800

080016bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	613b      	str	r3, [r7, #16]
 80016d6:	4b6e      	ldr	r3, [pc, #440]	; (8001890 <MX_GPIO_Init+0x1d4>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	4a6d      	ldr	r2, [pc, #436]	; (8001890 <MX_GPIO_Init+0x1d4>)
 80016dc:	f043 0304 	orr.w	r3, r3, #4
 80016e0:	6313      	str	r3, [r2, #48]	; 0x30
 80016e2:	4b6b      	ldr	r3, [pc, #428]	; (8001890 <MX_GPIO_Init+0x1d4>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	f003 0304 	and.w	r3, r3, #4
 80016ea:	613b      	str	r3, [r7, #16]
 80016ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	4b67      	ldr	r3, [pc, #412]	; (8001890 <MX_GPIO_Init+0x1d4>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	4a66      	ldr	r2, [pc, #408]	; (8001890 <MX_GPIO_Init+0x1d4>)
 80016f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016fc:	6313      	str	r3, [r2, #48]	; 0x30
 80016fe:	4b64      	ldr	r3, [pc, #400]	; (8001890 <MX_GPIO_Init+0x1d4>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]
 800170e:	4b60      	ldr	r3, [pc, #384]	; (8001890 <MX_GPIO_Init+0x1d4>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a5f      	ldr	r2, [pc, #380]	; (8001890 <MX_GPIO_Init+0x1d4>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b5d      	ldr	r3, [pc, #372]	; (8001890 <MX_GPIO_Init+0x1d4>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
 800172a:	4b59      	ldr	r3, [pc, #356]	; (8001890 <MX_GPIO_Init+0x1d4>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a58      	ldr	r2, [pc, #352]	; (8001890 <MX_GPIO_Init+0x1d4>)
 8001730:	f043 0302 	orr.w	r3, r3, #2
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b56      	ldr	r3, [pc, #344]	; (8001890 <MX_GPIO_Init+0x1d4>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	603b      	str	r3, [r7, #0]
 8001746:	4b52      	ldr	r3, [pc, #328]	; (8001890 <MX_GPIO_Init+0x1d4>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	4a51      	ldr	r2, [pc, #324]	; (8001890 <MX_GPIO_Init+0x1d4>)
 800174c:	f043 0308 	orr.w	r3, r3, #8
 8001750:	6313      	str	r3, [r2, #48]	; 0x30
 8001752:	4b4f      	ldr	r3, [pc, #316]	; (8001890 <MX_GPIO_Init+0x1d4>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	f003 0308 	and.w	r3, r3, #8
 800175a:	603b      	str	r3, [r7, #0]
 800175c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P1_Pin|P4_Pin|P2_Pin|P5_Pin 
 800175e:	2200      	movs	r2, #0
 8001760:	21ef      	movs	r1, #239	; 0xef
 8001762:	484c      	ldr	r0, [pc, #304]	; (8001894 <MX_GPIO_Init+0x1d8>)
 8001764:	f001 faca 	bl	8002cfc <HAL_GPIO_WritePin>
                          |LR_RESET_Pin|LEDB_Pin|LEDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PH_L_Pin|PH_R_Pin|P7_Pin, GPIO_PIN_RESET);
 8001768:	2200      	movs	r2, #0
 800176a:	2115      	movs	r1, #21
 800176c:	484a      	ldr	r0, [pc, #296]	; (8001898 <MX_GPIO_Init+0x1dc>)
 800176e:	f001 fac5 	bl	8002cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, P6_Pin|P3_Pin|LEDD_Pin|LEDC_Pin 
 8001772:	2200      	movs	r2, #0
 8001774:	f243 2103 	movw	r1, #12803	; 0x3203
 8001778:	4848      	ldr	r0, [pc, #288]	; (800189c <MX_GPIO_Init+0x1e0>)
 800177a:	f001 fabf 	bl	8002cfc <HAL_GPIO_WritePin>
                          |LR_NSS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : P1_Pin P4_Pin P2_Pin P5_Pin 
                           LR_RESET_Pin LEDA_Pin */
  GPIO_InitStruct.Pin = P1_Pin|P4_Pin|P2_Pin|P5_Pin 
 800177e:	23af      	movs	r3, #175	; 0xaf
 8001780:	617b      	str	r3, [r7, #20]
                          |LR_RESET_Pin|LEDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001782:	2301      	movs	r3, #1
 8001784:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	483f      	ldr	r0, [pc, #252]	; (8001894 <MX_GPIO_Init+0x1d8>)
 8001796:	f001 f8ff 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH_L_Pin PH_R_Pin */
  GPIO_InitStruct.Pin = PH_L_Pin|PH_R_Pin;
 800179a:	2305      	movs	r3, #5
 800179c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179e:	2301      	movs	r3, #1
 80017a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017a2:	2301      	movs	r3, #1
 80017a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a6:	2300      	movs	r3, #0
 80017a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017aa:	f107 0314 	add.w	r3, r7, #20
 80017ae:	4619      	mov	r1, r3
 80017b0:	4839      	ldr	r0, [pc, #228]	; (8001898 <MX_GPIO_Init+0x1dc>)
 80017b2:	f001 f8f1 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : P7_Pin */
  GPIO_InitStruct.Pin = P7_Pin;
 80017b6:	2310      	movs	r3, #16
 80017b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ba:	2301      	movs	r3, #1
 80017bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c2:	2300      	movs	r3, #0
 80017c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P7_GPIO_Port, &GPIO_InitStruct);
 80017c6:	f107 0314 	add.w	r3, r7, #20
 80017ca:	4619      	mov	r1, r3
 80017cc:	4832      	ldr	r0, [pc, #200]	; (8001898 <MX_GPIO_Init+0x1dc>)
 80017ce:	f001 f8e3 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : LR_DIO0_Pin */
  GPIO_InitStruct.Pin = LR_DIO0_Pin;
 80017d2:	2340      	movs	r3, #64	; 0x40
 80017d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017d6:	4b32      	ldr	r3, [pc, #200]	; (80018a0 <MX_GPIO_Init+0x1e4>)
 80017d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80017da:	2302      	movs	r3, #2
 80017dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LR_DIO0_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 0314 	add.w	r3, r7, #20
 80017e2:	4619      	mov	r1, r3
 80017e4:	482c      	ldr	r0, [pc, #176]	; (8001898 <MX_GPIO_Init+0x1dc>)
 80017e6:	f001 f8d7 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pins : P6_Pin P3_Pin LR_NSS_Pin */
  GPIO_InitStruct.Pin = P6_Pin|P3_Pin|LR_NSS_Pin;
 80017ea:	f240 2303 	movw	r3, #515	; 0x203
 80017ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f0:	2301      	movs	r3, #1
 80017f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f8:	2300      	movs	r3, #0
 80017fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fc:	f107 0314 	add.w	r3, r7, #20
 8001800:	4619      	mov	r1, r3
 8001802:	4826      	ldr	r0, [pc, #152]	; (800189c <MX_GPIO_Init+0x1e0>)
 8001804:	f001 f8c8 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDD_Pin LEDC_Pin */
  GPIO_InitStruct.Pin = LEDD_Pin|LEDC_Pin;
 8001808:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800180c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180e:	2301      	movs	r3, #1
 8001810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001812:	2302      	movs	r3, #2
 8001814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001816:	2300      	movs	r3, #0
 8001818:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	4619      	mov	r1, r3
 8001820:	481e      	ldr	r0, [pc, #120]	; (800189c <MX_GPIO_Init+0x1e0>)
 8001822:	f001 f8b9 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEDB_Pin */
  GPIO_InitStruct.Pin = LEDB_Pin;
 8001826:	2340      	movs	r3, #64	; 0x40
 8001828:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182a:	2301      	movs	r3, #1
 800182c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800182e:	2302      	movs	r3, #2
 8001830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001832:	2300      	movs	r3, #0
 8001834:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LEDB_GPIO_Port, &GPIO_InitStruct);
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4619      	mov	r1, r3
 800183c:	4815      	ldr	r0, [pc, #84]	; (8001894 <MX_GPIO_Init+0x1d8>)
 800183e:	f001 f8ab 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_SW_Pin */
  GPIO_InitStruct.Pin = SDIO_SW_Pin;
 8001842:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001848:	2300      	movs	r3, #0
 800184a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	2300      	movs	r3, #0
 800184e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDIO_SW_GPIO_Port, &GPIO_InitStruct);
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	4619      	mov	r1, r3
 8001856:	4810      	ldr	r0, [pc, #64]	; (8001898 <MX_GPIO_Init+0x1dc>)
 8001858:	f001 f89e 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_USR_Pin */
  GPIO_InitStruct.Pin = BTN_USR_Pin;
 800185c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001860:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001862:	2300      	movs	r3, #0
 8001864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001866:	2301      	movs	r3, #1
 8001868:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_USR_GPIO_Port, &GPIO_InitStruct);
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	4619      	mov	r1, r3
 8001870:	4809      	ldr	r0, [pc, #36]	; (8001898 <MX_GPIO_Init+0x1dc>)
 8001872:	f001 f891 	bl	8002998 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2100      	movs	r1, #0
 800187a:	2017      	movs	r0, #23
 800187c:	f000 fd4b 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001880:	2017      	movs	r0, #23
 8001882:	f000 fd64 	bl	800234e <HAL_NVIC_EnableIRQ>

}
 8001886:	bf00      	nop
 8001888:	3728      	adds	r7, #40	; 0x28
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40023800 	.word	0x40023800
 8001894:	40020800 	.word	0x40020800
 8001898:	40020000 	.word	0x40020000
 800189c:	40020400 	.word	0x40020400
 80018a0:	10110000 	.word	0x10110000

080018a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	4b10      	ldr	r3, [pc, #64]	; (8001900 <HAL_MspInit+0x4c>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c2:	4a0f      	ldr	r2, [pc, #60]	; (8001900 <HAL_MspInit+0x4c>)
 80018c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018c8:	6453      	str	r3, [r2, #68]	; 0x44
 80018ca:	4b0d      	ldr	r3, [pc, #52]	; (8001900 <HAL_MspInit+0x4c>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	603b      	str	r3, [r7, #0]
 80018da:	4b09      	ldr	r3, [pc, #36]	; (8001900 <HAL_MspInit+0x4c>)
 80018dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018de:	4a08      	ldr	r2, [pc, #32]	; (8001900 <HAL_MspInit+0x4c>)
 80018e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e4:	6413      	str	r3, [r2, #64]	; 0x40
 80018e6:	4b06      	ldr	r3, [pc, #24]	; (8001900 <HAL_MspInit+0x4c>)
 80018e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ee:	603b      	str	r3, [r7, #0]
 80018f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800

08001904 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a19      	ldr	r2, [pc, #100]	; (8001988 <HAL_I2C_MspInit+0x84>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d12b      	bne.n	800197e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	4b18      	ldr	r3, [pc, #96]	; (800198c <HAL_I2C_MspInit+0x88>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a17      	ldr	r2, [pc, #92]	; (800198c <HAL_I2C_MspInit+0x88>)
 8001930:	f043 0302 	orr.w	r3, r3, #2
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b15      	ldr	r3, [pc, #84]	; (800198c <HAL_I2C_MspInit+0x88>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8001942:	23c0      	movs	r3, #192	; 0xc0
 8001944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001946:	2312      	movs	r3, #18
 8001948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194e:	2303      	movs	r3, #3
 8001950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001952:	2304      	movs	r3, #4
 8001954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	4619      	mov	r1, r3
 800195c:	480c      	ldr	r0, [pc, #48]	; (8001990 <HAL_I2C_MspInit+0x8c>)
 800195e:	f001 f81b 	bl	8002998 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	4b09      	ldr	r3, [pc, #36]	; (800198c <HAL_I2C_MspInit+0x88>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196a:	4a08      	ldr	r2, [pc, #32]	; (800198c <HAL_I2C_MspInit+0x88>)
 800196c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001970:	6413      	str	r3, [r2, #64]	; 0x40
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_I2C_MspInit+0x88>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800197e:	bf00      	nop
 8001980:	3728      	adds	r7, #40	; 0x28
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40005400 	.word	0x40005400
 800198c:	40023800 	.word	0x40023800
 8001990:	40020400 	.word	0x40020400

08001994 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <HAL_RTC_MspInit+0x24>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d102      	bne.n	80019ac <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80019a6:	4b05      	ldr	r3, [pc, #20]	; (80019bc <HAL_RTC_MspInit+0x28>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	40002800 	.word	0x40002800
 80019bc:	42470e3c 	.word	0x42470e3c

080019c0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08a      	sub	sp, #40	; 0x28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a70      	ldr	r2, [pc, #448]	; (8001ba0 <HAL_SD_MspInit+0x1e0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	f040 80da 	bne.w	8001b98 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80019e4:	2300      	movs	r3, #0
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	4b6e      	ldr	r3, [pc, #440]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 80019ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ec:	4a6d      	ldr	r2, [pc, #436]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 80019ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019f2:	6453      	str	r3, [r2, #68]	; 0x44
 80019f4:	4b6b      	ldr	r3, [pc, #428]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 80019f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	4b67      	ldr	r3, [pc, #412]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 8001a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a08:	4a66      	ldr	r2, [pc, #408]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a10:	4b64      	ldr	r3, [pc, #400]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 8001a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
 8001a20:	4b60      	ldr	r3, [pc, #384]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 8001a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a24:	4a5f      	ldr	r2, [pc, #380]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 8001a26:	f043 0308 	orr.w	r3, r3, #8
 8001a2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2c:	4b5d      	ldr	r3, [pc, #372]	; (8001ba4 <HAL_SD_MspInit+0x1e4>)
 8001a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a30:	f003 0308 	and.w	r3, r3, #8
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001a38:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a42:	2301      	movs	r3, #1
 8001a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a46:	2303      	movs	r3, #3
 8001a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a4a:	230c      	movs	r3, #12
 8001a4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	4619      	mov	r1, r3
 8001a54:	4854      	ldr	r0, [pc, #336]	; (8001ba8 <HAL_SD_MspInit+0x1e8>)
 8001a56:	f000 ff9f 	bl	8002998 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a5a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a6c:	230c      	movs	r3, #12
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	484c      	ldr	r0, [pc, #304]	; (8001ba8 <HAL_SD_MspInit+0x1e8>)
 8001a78:	f000 ff8e 	bl	8002998 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a7c:	2304      	movs	r3, #4
 8001a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a84:	2301      	movs	r3, #1
 8001a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a8c:	230c      	movs	r3, #12
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a90:	f107 0314 	add.w	r3, r7, #20
 8001a94:	4619      	mov	r1, r3
 8001a96:	4845      	ldr	r0, [pc, #276]	; (8001bac <HAL_SD_MspInit+0x1ec>)
 8001a98:	f000 ff7e 	bl	8002998 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001a9c:	4b44      	ldr	r3, [pc, #272]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001a9e:	4a45      	ldr	r2, [pc, #276]	; (8001bb4 <HAL_SD_MspInit+0x1f4>)
 8001aa0:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001aa2:	4b43      	ldr	r3, [pc, #268]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001aa4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001aa8:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001aaa:	4b41      	ldr	r3, [pc, #260]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ab0:	4b3f      	ldr	r3, [pc, #252]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ab6:	4b3e      	ldr	r3, [pc, #248]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001ab8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001abc:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001abe:	4b3c      	ldr	r3, [pc, #240]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001ac0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ac4:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ac6:	4b3a      	ldr	r3, [pc, #232]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001ac8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001acc:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001ace:	4b38      	ldr	r3, [pc, #224]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001ad0:	2220      	movs	r2, #32
 8001ad2:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ad4:	4b36      	ldr	r3, [pc, #216]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ada:	4b35      	ldr	r3, [pc, #212]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001adc:	2204      	movs	r2, #4
 8001ade:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ae0:	4b33      	ldr	r3, [pc, #204]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001ae6:	4b32      	ldr	r3, [pc, #200]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001ae8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001aec:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001aee:	4b30      	ldr	r3, [pc, #192]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001af0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001af4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001af6:	482e      	ldr	r0, [pc, #184]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001af8:	f000 fc44 	bl	8002384 <HAL_DMA_Init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001b02:	f7ff fecf 	bl	80018a4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a29      	ldr	r2, [pc, #164]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001b0a:	641a      	str	r2, [r3, #64]	; 0x40
 8001b0c:	4a28      	ldr	r2, [pc, #160]	; (8001bb0 <HAL_SD_MspInit+0x1f0>)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001b12:	4b29      	ldr	r3, [pc, #164]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b14:	4a29      	ldr	r2, [pc, #164]	; (8001bbc <HAL_SD_MspInit+0x1fc>)
 8001b16:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001b18:	4b27      	ldr	r3, [pc, #156]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b1e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b20:	4b25      	ldr	r3, [pc, #148]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b22:	2240      	movs	r2, #64	; 0x40
 8001b24:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b26:	4b24      	ldr	r3, [pc, #144]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b2c:	4b22      	ldr	r3, [pc, #136]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b2e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b32:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b34:	4b20      	ldr	r3, [pc, #128]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b3a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b3c:	4b1e      	ldr	r3, [pc, #120]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b42:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001b44:	4b1c      	ldr	r3, [pc, #112]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b46:	2220      	movs	r2, #32
 8001b48:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b50:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b52:	2204      	movs	r2, #4
 8001b54:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b56:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b58:	2203      	movs	r2, #3
 8001b5a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001b5c:	4b16      	ldr	r3, [pc, #88]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b5e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001b62:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b64:	4b14      	ldr	r3, [pc, #80]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b66:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001b6a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001b6c:	4812      	ldr	r0, [pc, #72]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b6e:	f000 fc09 	bl	8002384 <HAL_DMA_Init>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8001b78:	f7ff fe94 	bl	80018a4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a0e      	ldr	r2, [pc, #56]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b80:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b82:	4a0d      	ldr	r2, [pc, #52]	; (8001bb8 <HAL_SD_MspInit+0x1f8>)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	2031      	movs	r0, #49	; 0x31
 8001b8e:	f000 fbc2 	bl	8002316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001b92:	2031      	movs	r0, #49	; 0x31
 8001b94:	f000 fbdb 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001b98:	bf00      	nop
 8001b9a:	3728      	adds	r7, #40	; 0x28
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40012c00 	.word	0x40012c00
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40020800 	.word	0x40020800
 8001bac:	40020c00 	.word	0x40020c00
 8001bb0:	20000588 	.word	0x20000588
 8001bb4:	40026458 	.word	0x40026458
 8001bb8:	2000071c 	.word	0x2000071c
 8001bbc:	400264a0 	.word	0x400264a0

08001bc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	; 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a4b      	ldr	r2, [pc, #300]	; (8001d0c <HAL_SPI_MspInit+0x14c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	f040 8090 	bne.w	8001d04 <HAL_SPI_MspInit+0x144>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	4b49      	ldr	r3, [pc, #292]	; (8001d10 <HAL_SPI_MspInit+0x150>)
 8001bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bec:	4a48      	ldr	r2, [pc, #288]	; (8001d10 <HAL_SPI_MspInit+0x150>)
 8001bee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001bf2:	6453      	str	r3, [r2, #68]	; 0x44
 8001bf4:	4b46      	ldr	r3, [pc, #280]	; (8001d10 <HAL_SPI_MspInit+0x150>)
 8001bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c00:	2300      	movs	r3, #0
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	4b42      	ldr	r3, [pc, #264]	; (8001d10 <HAL_SPI_MspInit+0x150>)
 8001c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c08:	4a41      	ldr	r2, [pc, #260]	; (8001d10 <HAL_SPI_MspInit+0x150>)
 8001c0a:	f043 0302 	orr.w	r3, r3, #2
 8001c0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c10:	4b3f      	ldr	r3, [pc, #252]	; (8001d10 <HAL_SPI_MspInit+0x150>)
 8001c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c14:	f003 0302 	and.w	r3, r3, #2
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = LR_SCK_Pin|LR_MISO_Pin|LR_MOSI_Pin;
 8001c1c:	2338      	movs	r3, #56	; 0x38
 8001c1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c2c:	2305      	movs	r3, #5
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	4619      	mov	r1, r3
 8001c36:	4837      	ldr	r0, [pc, #220]	; (8001d14 <HAL_SPI_MspInit+0x154>)
 8001c38:	f000 feae 	bl	8002998 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001c3c:	4b36      	ldr	r3, [pc, #216]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c3e:	4a37      	ldr	r2, [pc, #220]	; (8001d1c <HAL_SPI_MspInit+0x15c>)
 8001c40:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001c42:	4b35      	ldr	r3, [pc, #212]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c44:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001c48:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c4a:	4b33      	ldr	r3, [pc, #204]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c50:	4b31      	ldr	r3, [pc, #196]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c56:	4b30      	ldr	r3, [pc, #192]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c5c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c5e:	4b2e      	ldr	r3, [pc, #184]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c64:	4b2c      	ldr	r3, [pc, #176]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001c6a:	4b2b      	ldr	r3, [pc, #172]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c70:	4b29      	ldr	r3, [pc, #164]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c76:	4b28      	ldr	r3, [pc, #160]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001c7c:	4826      	ldr	r0, [pc, #152]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c7e:	f000 fb81 	bl	8002384 <HAL_DMA_Init>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001c88:	f7ff fe0c 	bl	80018a4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a22      	ldr	r2, [pc, #136]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c90:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c92:	4a21      	ldr	r2, [pc, #132]	; (8001d18 <HAL_SPI_MspInit+0x158>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 8001c98:	4b21      	ldr	r3, [pc, #132]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001c9a:	4a22      	ldr	r2, [pc, #136]	; (8001d24 <HAL_SPI_MspInit+0x164>)
 8001c9c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001c9e:	4b20      	ldr	r3, [pc, #128]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001ca0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001ca4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ca6:	4b1e      	ldr	r3, [pc, #120]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001ca8:	2240      	movs	r2, #64	; 0x40
 8001caa:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cac:	4b1c      	ldr	r3, [pc, #112]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cb2:	4b1b      	ldr	r3, [pc, #108]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cb8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cba:	4b19      	ldr	r3, [pc, #100]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cc0:	4b17      	ldr	r3, [pc, #92]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001cc6:	4b16      	ldr	r3, [pc, #88]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ccc:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cd2:	4b13      	ldr	r3, [pc, #76]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001cd8:	4811      	ldr	r0, [pc, #68]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cda:	f000 fb53 	bl	8002384 <HAL_DMA_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001ce4:	f7ff fdde 	bl	80018a4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a0d      	ldr	r2, [pc, #52]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cec:	649a      	str	r2, [r3, #72]	; 0x48
 8001cee:	4a0c      	ldr	r2, [pc, #48]	; (8001d20 <HAL_SPI_MspInit+0x160>)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	2023      	movs	r0, #35	; 0x23
 8001cfa:	f000 fb0c 	bl	8002316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001cfe:	2023      	movs	r0, #35	; 0x23
 8001d00:	f000 fb25 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	; 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40013000 	.word	0x40013000
 8001d10:	40023800 	.word	0x40023800
 8001d14:	40020400 	.word	0x40020400
 8001d18:	20000898 	.word	0x20000898
 8001d1c:	40026410 	.word	0x40026410
 8001d20:	200008f8 	.word	0x200008f8
 8001d24:	40026488 	.word	0x40026488

08001d28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b087      	sub	sp, #28
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d38:	d10e      	bne.n	8001d58 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	4b1d      	ldr	r3, [pc, #116]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	4a1c      	ldr	r2, [pc, #112]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6413      	str	r3, [r2, #64]	; 0x40
 8001d4a:	4b1a      	ldr	r3, [pc, #104]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	617b      	str	r3, [r7, #20]
 8001d54:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001d56:	e026      	b.n	8001da6 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM4)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a16      	ldr	r2, [pc, #88]	; (8001db8 <HAL_TIM_Base_MspInit+0x90>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d10e      	bne.n	8001d80 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	4b13      	ldr	r3, [pc, #76]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	4a12      	ldr	r2, [pc, #72]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d6c:	f043 0304 	orr.w	r3, r3, #4
 8001d70:	6413      	str	r3, [r2, #64]	; 0x40
 8001d72:	4b10      	ldr	r3, [pc, #64]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	f003 0304 	and.w	r3, r3, #4
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]
}
 8001d7e:	e012      	b.n	8001da6 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM5)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a0d      	ldr	r2, [pc, #52]	; (8001dbc <HAL_TIM_Base_MspInit+0x94>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d10d      	bne.n	8001da6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	4a08      	ldr	r2, [pc, #32]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d94:	f043 0308 	orr.w	r3, r3, #8
 8001d98:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <HAL_TIM_Base_MspInit+0x8c>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f003 0308 	and.w	r3, r3, #8
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]
}
 8001da6:	bf00      	nop
 8001da8:	371c      	adds	r7, #28
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40000800 	.word	0x40000800
 8001dbc:	40000c00 	.word	0x40000c00

08001dc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b088      	sub	sp, #32
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc8:	f107 030c 	add.w	r3, r7, #12
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de0:	d11d      	bne.n	8001e1e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <HAL_TIM_MspPostInit+0x68>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a0f      	ldr	r2, [pc, #60]	; (8001e28 <HAL_TIM_MspPostInit+0x68>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b0d      	ldr	r3, [pc, #52]	; (8001e28 <HAL_TIM_MspPostInit+0x68>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = EN_L_Pin|EN_R_Pin;
 8001dfe:	230a      	movs	r3, #10
 8001e00:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e02:	2302      	movs	r3, #2
 8001e04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e12:	f107 030c 	add.w	r3, r7, #12
 8001e16:	4619      	mov	r1, r3
 8001e18:	4804      	ldr	r0, [pc, #16]	; (8001e2c <HAL_TIM_MspPostInit+0x6c>)
 8001e1a:	f000 fdbd 	bl	8002998 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e1e:	bf00      	nop
 8001e20:	3720      	adds	r7, #32
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40020000 	.word	0x40020000

08001e30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08a      	sub	sp, #40	; 0x28
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a19      	ldr	r2, [pc, #100]	; (8001eb4 <HAL_UART_MspInit+0x84>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d12c      	bne.n	8001eac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	4b18      	ldr	r3, [pc, #96]	; (8001eb8 <HAL_UART_MspInit+0x88>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	4a17      	ldr	r2, [pc, #92]	; (8001eb8 <HAL_UART_MspInit+0x88>)
 8001e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e60:	6413      	str	r3, [r2, #64]	; 0x40
 8001e62:	4b15      	ldr	r3, [pc, #84]	; (8001eb8 <HAL_UART_MspInit+0x88>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	4b11      	ldr	r3, [pc, #68]	; (8001eb8 <HAL_UART_MspInit+0x88>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	4a10      	ldr	r2, [pc, #64]	; (8001eb8 <HAL_UART_MspInit+0x88>)
 8001e78:	f043 0302 	orr.w	r3, r3, #2
 8001e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7e:	4b0e      	ldr	r3, [pc, #56]	; (8001eb8 <HAL_UART_MspInit+0x88>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPS_RX_Pin|GPS_TX_Pin;
 8001e8a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e90:	2302      	movs	r3, #2
 8001e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e9c:	2307      	movs	r3, #7
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <HAL_UART_MspInit+0x8c>)
 8001ea8:	f000 fd76 	bl	8002998 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001eac:	bf00      	nop
 8001eae:	3728      	adds	r7, #40	; 0x28
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40004800 	.word	0x40004800
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	40020400 	.word	0x40020400

08001ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ec4:	bf00      	nop
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <HardFault_Handler+0x4>

08001ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <MemManage_Handler+0x4>

08001eda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ede:	e7fe      	b.n	8001ede <BusFault_Handler+0x4>

08001ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee4:	e7fe      	b.n	8001ee4 <UsageFault_Handler+0x4>

08001ee6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f14:	f000 f8e2 	bl	80020dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001f20:	2040      	movs	r0, #64	; 0x40
 8001f22:	f000 ff05 	bl	8002d30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
	...

08001f2c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001f30:	4802      	ldr	r0, [pc, #8]	; (8001f3c <SPI1_IRQHandler+0x10>)
 8001f32:	f004 fc89 	bl	8006848 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	20000800 	.word	0x20000800

08001f40 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001f44:	4802      	ldr	r0, [pc, #8]	; (8001f50 <SDIO_IRQHandler+0x10>)
 8001f46:	f003 fc09 	bl	800575c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	2000077c 	.word	0x2000077c

08001f54 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001f58:	4802      	ldr	r0, [pc, #8]	; (8001f64 <DMA2_Stream0_IRQHandler+0x10>)
 8001f5a:	f000 fae3 	bl	8002524 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000898 	.word	0x20000898

08001f68 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001f6c:	4802      	ldr	r0, [pc, #8]	; (8001f78 <DMA2_Stream3_IRQHandler+0x10>)
 8001f6e:	f000 fad9 	bl	8002524 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000588 	.word	0x20000588

08001f7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001f80:	4802      	ldr	r0, [pc, #8]	; (8001f8c <OTG_FS_IRQHandler+0x10>)
 8001f82:	f001 f981 	bl	8003288 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20002260 	.word	0x20002260

08001f90 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001f94:	4802      	ldr	r0, [pc, #8]	; (8001fa0 <DMA2_Stream5_IRQHandler+0x10>)
 8001f96:	f000 fac5 	bl	8002524 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200008f8 	.word	0x200008f8

08001fa4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001fa8:	4802      	ldr	r0, [pc, #8]	; (8001fb4 <DMA2_Stream6_IRQHandler+0x10>)
 8001faa:	f000 fabb 	bl	8002524 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	2000071c 	.word	0x2000071c

08001fb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <SystemInit+0x28>)
 8001fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fc2:	4a07      	ldr	r2, [pc, #28]	; (8001fe0 <SystemInit+0x28>)
 8001fc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <SystemInit+0x28>)
 8001fce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fd2:	609a      	str	r2, [r3, #8]
#endif
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fe4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800201c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001fe8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001fea:	e003      	b.n	8001ff4 <LoopCopyDataInit>

08001fec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001fec:	4b0c      	ldr	r3, [pc, #48]	; (8002020 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001fee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ff0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ff2:	3104      	adds	r1, #4

08001ff4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ff4:	480b      	ldr	r0, [pc, #44]	; (8002024 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001ff6:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ff8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001ffa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001ffc:	d3f6      	bcc.n	8001fec <CopyDataInit>
  ldr  r2, =_sbss
 8001ffe:	4a0b      	ldr	r2, [pc, #44]	; (800202c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002000:	e002      	b.n	8002008 <LoopFillZerobss>

08002002 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002002:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002004:	f842 3b04 	str.w	r3, [r2], #4

08002008 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002008:	4b09      	ldr	r3, [pc, #36]	; (8002030 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800200a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800200c:	d3f9      	bcc.n	8002002 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800200e:	f7ff ffd3 	bl	8001fb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002012:	f00a f921 	bl	800c258 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002016:	f7ff f879 	bl	800110c <main>
  bx  lr    
 800201a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800201c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002020:	080103c8 	.word	0x080103c8
  ldr  r0, =_sdata
 8002024:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002028:	2000034c 	.word	0x2000034c
  ldr  r2, =_sbss
 800202c:	2000034c 	.word	0x2000034c
  ldr  r3, = _ebss
 8002030:	2000266c 	.word	0x2000266c

08002034 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002034:	e7fe      	b.n	8002034 <ADC_IRQHandler>
	...

08002038 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800203c:	4b0e      	ldr	r3, [pc, #56]	; (8002078 <HAL_Init+0x40>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a0d      	ldr	r2, [pc, #52]	; (8002078 <HAL_Init+0x40>)
 8002042:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002046:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002048:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <HAL_Init+0x40>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a0a      	ldr	r2, [pc, #40]	; (8002078 <HAL_Init+0x40>)
 800204e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002052:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002054:	4b08      	ldr	r3, [pc, #32]	; (8002078 <HAL_Init+0x40>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a07      	ldr	r2, [pc, #28]	; (8002078 <HAL_Init+0x40>)
 800205a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800205e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002060:	2003      	movs	r0, #3
 8002062:	f000 f94d 	bl	8002300 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002066:	2000      	movs	r0, #0
 8002068:	f000 f808 	bl	800207c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800206c:	f7ff fc22 	bl	80018b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40023c00 	.word	0x40023c00

0800207c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002084:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <HAL_InitTick+0x54>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4b12      	ldr	r3, [pc, #72]	; (80020d4 <HAL_InitTick+0x58>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	4619      	mov	r1, r3
 800208e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002092:	fbb3 f3f1 	udiv	r3, r3, r1
 8002096:	fbb2 f3f3 	udiv	r3, r2, r3
 800209a:	4618      	mov	r0, r3
 800209c:	f000 f965 	bl	800236a <HAL_SYSTICK_Config>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e00e      	b.n	80020c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b0f      	cmp	r3, #15
 80020ae:	d80a      	bhi.n	80020c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020b0:	2200      	movs	r2, #0
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	f04f 30ff 	mov.w	r0, #4294967295
 80020b8:	f000 f92d 	bl	8002316 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020bc:	4a06      	ldr	r2, [pc, #24]	; (80020d8 <HAL_InitTick+0x5c>)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	e000      	b.n	80020c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20000000 	.word	0x20000000
 80020d4:	20000008 	.word	0x20000008
 80020d8:	20000004 	.word	0x20000004

080020dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020e0:	4b06      	ldr	r3, [pc, #24]	; (80020fc <HAL_IncTick+0x20>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b06      	ldr	r3, [pc, #24]	; (8002100 <HAL_IncTick+0x24>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4413      	add	r3, r2
 80020ec:	4a04      	ldr	r2, [pc, #16]	; (8002100 <HAL_IncTick+0x24>)
 80020ee:	6013      	str	r3, [r2, #0]
}
 80020f0:	bf00      	nop
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	20000008 	.word	0x20000008
 8002100:	20000958 	.word	0x20000958

08002104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  return uwTick;
 8002108:	4b03      	ldr	r3, [pc, #12]	; (8002118 <HAL_GetTick+0x14>)
 800210a:	681b      	ldr	r3, [r3, #0]
}
 800210c:	4618      	mov	r0, r3
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	20000958 	.word	0x20000958

0800211c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002124:	f7ff ffee 	bl	8002104 <HAL_GetTick>
 8002128:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002134:	d005      	beq.n	8002142 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002136:	4b09      	ldr	r3, [pc, #36]	; (800215c <HAL_Delay+0x40>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	461a      	mov	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4413      	add	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002142:	bf00      	nop
 8002144:	f7ff ffde 	bl	8002104 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	429a      	cmp	r2, r3
 8002152:	d8f7      	bhi.n	8002144 <HAL_Delay+0x28>
  {
  }
}
 8002154:	bf00      	nop
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000008 	.word	0x20000008

08002160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002170:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800217c:	4013      	ands	r3, r2
 800217e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800218c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002192:	4a04      	ldr	r2, [pc, #16]	; (80021a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	60d3      	str	r3, [r2, #12]
}
 8002198:	bf00      	nop
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021ac:	4b04      	ldr	r3, [pc, #16]	; (80021c0 <__NVIC_GetPriorityGrouping+0x18>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	0a1b      	lsrs	r3, r3, #8
 80021b2:	f003 0307 	and.w	r3, r3, #7
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	db0b      	blt.n	80021ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	f003 021f 	and.w	r2, r3, #31
 80021dc:	4907      	ldr	r1, [pc, #28]	; (80021fc <__NVIC_EnableIRQ+0x38>)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	095b      	lsrs	r3, r3, #5
 80021e4:	2001      	movs	r0, #1
 80021e6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	e000e100 	.word	0xe000e100

08002200 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	6039      	str	r1, [r7, #0]
 800220a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800220c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002210:	2b00      	cmp	r3, #0
 8002212:	db0a      	blt.n	800222a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	b2da      	uxtb	r2, r3
 8002218:	490c      	ldr	r1, [pc, #48]	; (800224c <__NVIC_SetPriority+0x4c>)
 800221a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221e:	0112      	lsls	r2, r2, #4
 8002220:	b2d2      	uxtb	r2, r2
 8002222:	440b      	add	r3, r1
 8002224:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002228:	e00a      	b.n	8002240 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	b2da      	uxtb	r2, r3
 800222e:	4908      	ldr	r1, [pc, #32]	; (8002250 <__NVIC_SetPriority+0x50>)
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	f003 030f 	and.w	r3, r3, #15
 8002236:	3b04      	subs	r3, #4
 8002238:	0112      	lsls	r2, r2, #4
 800223a:	b2d2      	uxtb	r2, r2
 800223c:	440b      	add	r3, r1
 800223e:	761a      	strb	r2, [r3, #24]
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	e000e100 	.word	0xe000e100
 8002250:	e000ed00 	.word	0xe000ed00

08002254 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002254:	b480      	push	{r7}
 8002256:	b089      	sub	sp, #36	; 0x24
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	f1c3 0307 	rsb	r3, r3, #7
 800226e:	2b04      	cmp	r3, #4
 8002270:	bf28      	it	cs
 8002272:	2304      	movcs	r3, #4
 8002274:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	3304      	adds	r3, #4
 800227a:	2b06      	cmp	r3, #6
 800227c:	d902      	bls.n	8002284 <NVIC_EncodePriority+0x30>
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	3b03      	subs	r3, #3
 8002282:	e000      	b.n	8002286 <NVIC_EncodePriority+0x32>
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002288:	f04f 32ff 	mov.w	r2, #4294967295
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43da      	mvns	r2, r3
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	401a      	ands	r2, r3
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800229c:	f04f 31ff 	mov.w	r1, #4294967295
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	fa01 f303 	lsl.w	r3, r1, r3
 80022a6:	43d9      	mvns	r1, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ac:	4313      	orrs	r3, r2
         );
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3724      	adds	r7, #36	; 0x24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
	...

080022bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022cc:	d301      	bcc.n	80022d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022ce:	2301      	movs	r3, #1
 80022d0:	e00f      	b.n	80022f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022d2:	4a0a      	ldr	r2, [pc, #40]	; (80022fc <SysTick_Config+0x40>)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3b01      	subs	r3, #1
 80022d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022da:	210f      	movs	r1, #15
 80022dc:	f04f 30ff 	mov.w	r0, #4294967295
 80022e0:	f7ff ff8e 	bl	8002200 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022e4:	4b05      	ldr	r3, [pc, #20]	; (80022fc <SysTick_Config+0x40>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ea:	4b04      	ldr	r3, [pc, #16]	; (80022fc <SysTick_Config+0x40>)
 80022ec:	2207      	movs	r2, #7
 80022ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	e000e010 	.word	0xe000e010

08002300 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff ff29 	bl	8002160 <__NVIC_SetPriorityGrouping>
}
 800230e:	bf00      	nop
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002316:	b580      	push	{r7, lr}
 8002318:	b086      	sub	sp, #24
 800231a:	af00      	add	r7, sp, #0
 800231c:	4603      	mov	r3, r0
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
 8002322:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002324:	2300      	movs	r3, #0
 8002326:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002328:	f7ff ff3e 	bl	80021a8 <__NVIC_GetPriorityGrouping>
 800232c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	68b9      	ldr	r1, [r7, #8]
 8002332:	6978      	ldr	r0, [r7, #20]
 8002334:	f7ff ff8e 	bl	8002254 <NVIC_EncodePriority>
 8002338:	4602      	mov	r2, r0
 800233a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800233e:	4611      	mov	r1, r2
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff ff5d 	bl	8002200 <__NVIC_SetPriority>
}
 8002346:	bf00      	nop
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b082      	sub	sp, #8
 8002352:	af00      	add	r7, sp, #0
 8002354:	4603      	mov	r3, r0
 8002356:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff ff31 	bl	80021c4 <__NVIC_EnableIRQ>
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b082      	sub	sp, #8
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7ff ffa2 	bl	80022bc <SysTick_Config>
 8002378:	4603      	mov	r3, r0
}
 800237a:	4618      	mov	r0, r3
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002390:	f7ff feb8 	bl	8002104 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d101      	bne.n	80023a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e099      	b.n	80024d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0201 	bic.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023c0:	e00f      	b.n	80023e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023c2:	f7ff fe9f 	bl	8002104 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b05      	cmp	r3, #5
 80023ce:	d908      	bls.n	80023e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2220      	movs	r2, #32
 80023d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2203      	movs	r2, #3
 80023da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e078      	b.n	80024d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0301 	and.w	r3, r3, #1
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1e8      	bne.n	80023c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	4b38      	ldr	r3, [pc, #224]	; (80024dc <HAL_DMA_Init+0x158>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800240e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800241a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002426:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	4313      	orrs	r3, r2
 8002432:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002438:	2b04      	cmp	r3, #4
 800243a:	d107      	bne.n	800244c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002444:	4313      	orrs	r3, r2
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	4313      	orrs	r3, r2
 800244a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	f023 0307 	bic.w	r3, r3, #7
 8002462:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	4313      	orrs	r3, r2
 800246c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002472:	2b04      	cmp	r3, #4
 8002474:	d117      	bne.n	80024a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247a:	697a      	ldr	r2, [r7, #20]
 800247c:	4313      	orrs	r3, r2
 800247e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00e      	beq.n	80024a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f000 fa0b 	bl	80028a4 <DMA_CheckFifoParam>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d008      	beq.n	80024a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2240      	movs	r2, #64	; 0x40
 8002498:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2201      	movs	r2, #1
 800249e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80024a2:	2301      	movs	r3, #1
 80024a4:	e016      	b.n	80024d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 f9c2 	bl	8002838 <DMA_CalcBaseAndBitshift>
 80024b4:	4603      	mov	r3, r0
 80024b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024bc:	223f      	movs	r2, #63	; 0x3f
 80024be:	409a      	lsls	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3718      	adds	r7, #24
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	f010803f 	.word	0xf010803f

080024e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d004      	beq.n	80024fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2280      	movs	r2, #128	; 0x80
 80024f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00c      	b.n	8002518 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2205      	movs	r2, #5
 8002502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 0201 	bic.w	r2, r2, #1
 8002514:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002530:	4b92      	ldr	r3, [pc, #584]	; (800277c <HAL_DMA_IRQHandler+0x258>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a92      	ldr	r2, [pc, #584]	; (8002780 <HAL_DMA_IRQHandler+0x25c>)
 8002536:	fba2 2303 	umull	r2, r3, r2, r3
 800253a:	0a9b      	lsrs	r3, r3, #10
 800253c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002542:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800254e:	2208      	movs	r2, #8
 8002550:	409a      	lsls	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	4013      	ands	r3, r2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d01a      	beq.n	8002590 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d013      	beq.n	8002590 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0204 	bic.w	r2, r2, #4
 8002576:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800257c:	2208      	movs	r2, #8
 800257e:	409a      	lsls	r2, r3
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002588:	f043 0201 	orr.w	r2, r3, #1
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002594:	2201      	movs	r2, #1
 8002596:	409a      	lsls	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4013      	ands	r3, r2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d012      	beq.n	80025c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00b      	beq.n	80025c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b2:	2201      	movs	r2, #1
 80025b4:	409a      	lsls	r2, r3
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025be:	f043 0202 	orr.w	r2, r3, #2
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ca:	2204      	movs	r2, #4
 80025cc:	409a      	lsls	r2, r3
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4013      	ands	r3, r2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d012      	beq.n	80025fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0302 	and.w	r3, r3, #2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00b      	beq.n	80025fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025e8:	2204      	movs	r2, #4
 80025ea:	409a      	lsls	r2, r3
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f4:	f043 0204 	orr.w	r2, r3, #4
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002600:	2210      	movs	r2, #16
 8002602:	409a      	lsls	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4013      	ands	r3, r2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d043      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d03c      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800261e:	2210      	movs	r2, #16
 8002620:	409a      	lsls	r2, r3
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d018      	beq.n	8002666 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d108      	bne.n	8002654 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	2b00      	cmp	r3, #0
 8002648:	d024      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	4798      	blx	r3
 8002652:	e01f      	b.n	8002694 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002658:	2b00      	cmp	r3, #0
 800265a:	d01b      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	4798      	blx	r3
 8002664:	e016      	b.n	8002694 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002670:	2b00      	cmp	r3, #0
 8002672:	d107      	bne.n	8002684 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f022 0208 	bic.w	r2, r2, #8
 8002682:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002698:	2220      	movs	r2, #32
 800269a:	409a      	lsls	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4013      	ands	r3, r2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 808e 	beq.w	80027c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0310 	and.w	r3, r3, #16
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f000 8086 	beq.w	80027c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ba:	2220      	movs	r2, #32
 80026bc:	409a      	lsls	r2, r3
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b05      	cmp	r3, #5
 80026cc:	d136      	bne.n	800273c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0216 	bic.w	r2, r2, #22
 80026dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	695a      	ldr	r2, [r3, #20]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d103      	bne.n	80026fe <HAL_DMA_IRQHandler+0x1da>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d007      	beq.n	800270e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 0208 	bic.w	r2, r2, #8
 800270c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002712:	223f      	movs	r2, #63	; 0x3f
 8002714:	409a      	lsls	r2, r3
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800272e:	2b00      	cmp	r3, #0
 8002730:	d07d      	beq.n	800282e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	4798      	blx	r3
        }
        return;
 800273a:	e078      	b.n	800282e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d01c      	beq.n	8002784 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d108      	bne.n	800276a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275c:	2b00      	cmp	r3, #0
 800275e:	d030      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	4798      	blx	r3
 8002768:	e02b      	b.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800276e:	2b00      	cmp	r3, #0
 8002770:	d027      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
 800277a:	e022      	b.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
 800277c:	20000000 	.word	0x20000000
 8002780:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10f      	bne.n	80027b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0210 	bic.w	r2, r2, #16
 80027a0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d032      	beq.n	8002830 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d022      	beq.n	800281c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2205      	movs	r2, #5
 80027da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 0201 	bic.w	r2, r2, #1
 80027ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	3301      	adds	r3, #1
 80027f2:	60bb      	str	r3, [r7, #8]
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d307      	bcc.n	800280a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1f2      	bne.n	80027ee <HAL_DMA_IRQHandler+0x2ca>
 8002808:	e000      	b.n	800280c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800280a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
 800282c:	e000      	b.n	8002830 <HAL_DMA_IRQHandler+0x30c>
        return;
 800282e:	bf00      	nop
    }
  }
}
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop

08002838 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	b2db      	uxtb	r3, r3
 8002846:	3b10      	subs	r3, #16
 8002848:	4a14      	ldr	r2, [pc, #80]	; (800289c <DMA_CalcBaseAndBitshift+0x64>)
 800284a:	fba2 2303 	umull	r2, r3, r2, r3
 800284e:	091b      	lsrs	r3, r3, #4
 8002850:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002852:	4a13      	ldr	r2, [pc, #76]	; (80028a0 <DMA_CalcBaseAndBitshift+0x68>)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4413      	add	r3, r2
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	461a      	mov	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2b03      	cmp	r3, #3
 8002864:	d909      	bls.n	800287a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800286e:	f023 0303 	bic.w	r3, r3, #3
 8002872:	1d1a      	adds	r2, r3, #4
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	659a      	str	r2, [r3, #88]	; 0x58
 8002878:	e007      	b.n	800288a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002882:	f023 0303 	bic.w	r3, r3, #3
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800288e:	4618      	mov	r0, r3
 8002890:	3714      	adds	r7, #20
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	aaaaaaab 	.word	0xaaaaaaab
 80028a0:	080100e4 	.word	0x080100e4

080028a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d11f      	bne.n	80028fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	2b03      	cmp	r3, #3
 80028c2:	d855      	bhi.n	8002970 <DMA_CheckFifoParam+0xcc>
 80028c4:	a201      	add	r2, pc, #4	; (adr r2, 80028cc <DMA_CheckFifoParam+0x28>)
 80028c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ca:	bf00      	nop
 80028cc:	080028dd 	.word	0x080028dd
 80028d0:	080028ef 	.word	0x080028ef
 80028d4:	080028dd 	.word	0x080028dd
 80028d8:	08002971 	.word	0x08002971
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d045      	beq.n	8002974 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028ec:	e042      	b.n	8002974 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028f6:	d13f      	bne.n	8002978 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028fc:	e03c      	b.n	8002978 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002906:	d121      	bne.n	800294c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b03      	cmp	r3, #3
 800290c:	d836      	bhi.n	800297c <DMA_CheckFifoParam+0xd8>
 800290e:	a201      	add	r2, pc, #4	; (adr r2, 8002914 <DMA_CheckFifoParam+0x70>)
 8002910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002914:	08002925 	.word	0x08002925
 8002918:	0800292b 	.word	0x0800292b
 800291c:	08002925 	.word	0x08002925
 8002920:	0800293d 	.word	0x0800293d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	73fb      	strb	r3, [r7, #15]
      break;
 8002928:	e02f      	b.n	800298a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d024      	beq.n	8002980 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800293a:	e021      	b.n	8002980 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002940:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002944:	d11e      	bne.n	8002984 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800294a:	e01b      	b.n	8002984 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b02      	cmp	r3, #2
 8002950:	d902      	bls.n	8002958 <DMA_CheckFifoParam+0xb4>
 8002952:	2b03      	cmp	r3, #3
 8002954:	d003      	beq.n	800295e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002956:	e018      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	73fb      	strb	r3, [r7, #15]
      break;
 800295c:	e015      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002962:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00e      	beq.n	8002988 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	73fb      	strb	r3, [r7, #15]
      break;
 800296e:	e00b      	b.n	8002988 <DMA_CheckFifoParam+0xe4>
      break;
 8002970:	bf00      	nop
 8002972:	e00a      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      break;
 8002974:	bf00      	nop
 8002976:	e008      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      break;
 8002978:	bf00      	nop
 800297a:	e006      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      break;
 800297c:	bf00      	nop
 800297e:	e004      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      break;
 8002980:	bf00      	nop
 8002982:	e002      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      break;   
 8002984:	bf00      	nop
 8002986:	e000      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      break;
 8002988:	bf00      	nop
    }
  } 
  
  return status; 
 800298a:	7bfb      	ldrb	r3, [r7, #15]
}
 800298c:	4618      	mov	r0, r3
 800298e:	3714      	adds	r7, #20
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002998:	b480      	push	{r7}
 800299a:	b089      	sub	sp, #36	; 0x24
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ae:	2300      	movs	r3, #0
 80029b0:	61fb      	str	r3, [r7, #28]
 80029b2:	e16b      	b.n	8002c8c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029b4:	2201      	movs	r2, #1
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4013      	ands	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	f040 815a 	bne.w	8002c86 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d00b      	beq.n	80029f2 <HAL_GPIO_Init+0x5a>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d007      	beq.n	80029f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029e6:	2b11      	cmp	r3, #17
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b12      	cmp	r3, #18
 80029f0:	d130      	bne.n	8002a54 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	2203      	movs	r2, #3
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	4013      	ands	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	091b      	lsrs	r3, r3, #4
 8002a3e:	f003 0201 	and.w	r2, r3, #1
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	2203      	movs	r2, #3
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d003      	beq.n	8002a94 <HAL_GPIO_Init+0xfc>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	2b12      	cmp	r3, #18
 8002a92:	d123      	bne.n	8002adc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	08da      	lsrs	r2, r3, #3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	3208      	adds	r2, #8
 8002a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	220f      	movs	r2, #15
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	691a      	ldr	r2, [r3, #16]
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	08da      	lsrs	r2, r3, #3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	3208      	adds	r2, #8
 8002ad6:	69b9      	ldr	r1, [r7, #24]
 8002ad8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	2203      	movs	r2, #3
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	43db      	mvns	r3, r3
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4013      	ands	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 0203 	and.w	r2, r3, #3
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 80b4 	beq.w	8002c86 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	4b5f      	ldr	r3, [pc, #380]	; (8002ca0 <HAL_GPIO_Init+0x308>)
 8002b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b26:	4a5e      	ldr	r2, [pc, #376]	; (8002ca0 <HAL_GPIO_Init+0x308>)
 8002b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b2e:	4b5c      	ldr	r3, [pc, #368]	; (8002ca0 <HAL_GPIO_Init+0x308>)
 8002b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b3a:	4a5a      	ldr	r2, [pc, #360]	; (8002ca4 <HAL_GPIO_Init+0x30c>)
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	089b      	lsrs	r3, r3, #2
 8002b40:	3302      	adds	r3, #2
 8002b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	220f      	movs	r2, #15
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a51      	ldr	r2, [pc, #324]	; (8002ca8 <HAL_GPIO_Init+0x310>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d02b      	beq.n	8002bbe <HAL_GPIO_Init+0x226>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a50      	ldr	r2, [pc, #320]	; (8002cac <HAL_GPIO_Init+0x314>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d025      	beq.n	8002bba <HAL_GPIO_Init+0x222>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a4f      	ldr	r2, [pc, #316]	; (8002cb0 <HAL_GPIO_Init+0x318>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d01f      	beq.n	8002bb6 <HAL_GPIO_Init+0x21e>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a4e      	ldr	r2, [pc, #312]	; (8002cb4 <HAL_GPIO_Init+0x31c>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d019      	beq.n	8002bb2 <HAL_GPIO_Init+0x21a>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a4d      	ldr	r2, [pc, #308]	; (8002cb8 <HAL_GPIO_Init+0x320>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d013      	beq.n	8002bae <HAL_GPIO_Init+0x216>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a4c      	ldr	r2, [pc, #304]	; (8002cbc <HAL_GPIO_Init+0x324>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d00d      	beq.n	8002baa <HAL_GPIO_Init+0x212>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a4b      	ldr	r2, [pc, #300]	; (8002cc0 <HAL_GPIO_Init+0x328>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d007      	beq.n	8002ba6 <HAL_GPIO_Init+0x20e>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a4a      	ldr	r2, [pc, #296]	; (8002cc4 <HAL_GPIO_Init+0x32c>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d101      	bne.n	8002ba2 <HAL_GPIO_Init+0x20a>
 8002b9e:	2307      	movs	r3, #7
 8002ba0:	e00e      	b.n	8002bc0 <HAL_GPIO_Init+0x228>
 8002ba2:	2308      	movs	r3, #8
 8002ba4:	e00c      	b.n	8002bc0 <HAL_GPIO_Init+0x228>
 8002ba6:	2306      	movs	r3, #6
 8002ba8:	e00a      	b.n	8002bc0 <HAL_GPIO_Init+0x228>
 8002baa:	2305      	movs	r3, #5
 8002bac:	e008      	b.n	8002bc0 <HAL_GPIO_Init+0x228>
 8002bae:	2304      	movs	r3, #4
 8002bb0:	e006      	b.n	8002bc0 <HAL_GPIO_Init+0x228>
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e004      	b.n	8002bc0 <HAL_GPIO_Init+0x228>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	e002      	b.n	8002bc0 <HAL_GPIO_Init+0x228>
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e000      	b.n	8002bc0 <HAL_GPIO_Init+0x228>
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	69fa      	ldr	r2, [r7, #28]
 8002bc2:	f002 0203 	and.w	r2, r2, #3
 8002bc6:	0092      	lsls	r2, r2, #2
 8002bc8:	4093      	lsls	r3, r2
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bd0:	4934      	ldr	r1, [pc, #208]	; (8002ca4 <HAL_GPIO_Init+0x30c>)
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	3302      	adds	r3, #2
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bde:	4b3a      	ldr	r3, [pc, #232]	; (8002cc8 <HAL_GPIO_Init+0x330>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	43db      	mvns	r3, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4013      	ands	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c02:	4a31      	ldr	r2, [pc, #196]	; (8002cc8 <HAL_GPIO_Init+0x330>)
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c08:	4b2f      	ldr	r3, [pc, #188]	; (8002cc8 <HAL_GPIO_Init+0x330>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	43db      	mvns	r3, r3
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4013      	ands	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c2c:	4a26      	ldr	r2, [pc, #152]	; (8002cc8 <HAL_GPIO_Init+0x330>)
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c32:	4b25      	ldr	r3, [pc, #148]	; (8002cc8 <HAL_GPIO_Init+0x330>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c56:	4a1c      	ldr	r2, [pc, #112]	; (8002cc8 <HAL_GPIO_Init+0x330>)
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c5c:	4b1a      	ldr	r3, [pc, #104]	; (8002cc8 <HAL_GPIO_Init+0x330>)
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	43db      	mvns	r3, r3
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d003      	beq.n	8002c80 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c80:	4a11      	ldr	r2, [pc, #68]	; (8002cc8 <HAL_GPIO_Init+0x330>)
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	61fb      	str	r3, [r7, #28]
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	2b0f      	cmp	r3, #15
 8002c90:	f67f ae90 	bls.w	80029b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c94:	bf00      	nop
 8002c96:	3724      	adds	r7, #36	; 0x24
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	40023800 	.word	0x40023800
 8002ca4:	40013800 	.word	0x40013800
 8002ca8:	40020000 	.word	0x40020000
 8002cac:	40020400 	.word	0x40020400
 8002cb0:	40020800 	.word	0x40020800
 8002cb4:	40020c00 	.word	0x40020c00
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	40021400 	.word	0x40021400
 8002cc0:	40021800 	.word	0x40021800
 8002cc4:	40021c00 	.word	0x40021c00
 8002cc8:	40013c00 	.word	0x40013c00

08002ccc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691a      	ldr	r2, [r3, #16]
 8002cdc:	887b      	ldrh	r3, [r7, #2]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d002      	beq.n	8002cea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	73fb      	strb	r3, [r7, #15]
 8002ce8:	e001      	b.n	8002cee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cea:	2300      	movs	r3, #0
 8002cec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	807b      	strh	r3, [r7, #2]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d0c:	787b      	ldrb	r3, [r7, #1]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d12:	887a      	ldrh	r2, [r7, #2]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d18:	e003      	b.n	8002d22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d1a:	887b      	ldrh	r3, [r7, #2]
 8002d1c:	041a      	lsls	r2, r3, #16
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	619a      	str	r2, [r3, #24]
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
	...

08002d30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d3a:	4b08      	ldr	r3, [pc, #32]	; (8002d5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d3c:	695a      	ldr	r2, [r3, #20]
 8002d3e:	88fb      	ldrh	r3, [r7, #6]
 8002d40:	4013      	ands	r3, r2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d006      	beq.n	8002d54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d46:	4a05      	ldr	r2, [pc, #20]	; (8002d5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d48:	88fb      	ldrh	r3, [r7, #6]
 8002d4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d4c:	88fb      	ldrh	r3, [r7, #6]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f000 f806 	bl	8002d60 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d54:	bf00      	nop
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40013c00 	.word	0x40013c00

08002d60 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002d6a:	bf00      	nop
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e11f      	b.n	8002fca <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7fe fdb0 	bl	8001904 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2224      	movs	r2, #36	; 0x24
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0201 	bic.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ddc:	f001 fea2 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8002de0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	4a7b      	ldr	r2, [pc, #492]	; (8002fd4 <HAL_I2C_Init+0x25c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d807      	bhi.n	8002dfc <HAL_I2C_Init+0x84>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4a7a      	ldr	r2, [pc, #488]	; (8002fd8 <HAL_I2C_Init+0x260>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	bf94      	ite	ls
 8002df4:	2301      	movls	r3, #1
 8002df6:	2300      	movhi	r3, #0
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	e006      	b.n	8002e0a <HAL_I2C_Init+0x92>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4a77      	ldr	r2, [pc, #476]	; (8002fdc <HAL_I2C_Init+0x264>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	bf94      	ite	ls
 8002e04:	2301      	movls	r3, #1
 8002e06:	2300      	movhi	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e0db      	b.n	8002fca <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	4a72      	ldr	r2, [pc, #456]	; (8002fe0 <HAL_I2C_Init+0x268>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	0c9b      	lsrs	r3, r3, #18
 8002e1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	4a64      	ldr	r2, [pc, #400]	; (8002fd4 <HAL_I2C_Init+0x25c>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d802      	bhi.n	8002e4c <HAL_I2C_Init+0xd4>
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	e009      	b.n	8002e60 <HAL_I2C_Init+0xe8>
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e52:	fb02 f303 	mul.w	r3, r2, r3
 8002e56:	4a63      	ldr	r2, [pc, #396]	; (8002fe4 <HAL_I2C_Init+0x26c>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	099b      	lsrs	r3, r3, #6
 8002e5e:	3301      	adds	r3, #1
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	430b      	orrs	r3, r1
 8002e66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e72:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	4956      	ldr	r1, [pc, #344]	; (8002fd4 <HAL_I2C_Init+0x25c>)
 8002e7c:	428b      	cmp	r3, r1
 8002e7e:	d80d      	bhi.n	8002e9c <HAL_I2C_Init+0x124>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	1e59      	subs	r1, r3, #1
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e8e:	3301      	adds	r3, #1
 8002e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e94:	2b04      	cmp	r3, #4
 8002e96:	bf38      	it	cc
 8002e98:	2304      	movcc	r3, #4
 8002e9a:	e04f      	b.n	8002f3c <HAL_I2C_Init+0x1c4>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d111      	bne.n	8002ec8 <HAL_I2C_Init+0x150>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1e58      	subs	r0, r3, #1
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6859      	ldr	r1, [r3, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	440b      	add	r3, r1
 8002eb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	bf0c      	ite	eq
 8002ec0:	2301      	moveq	r3, #1
 8002ec2:	2300      	movne	r3, #0
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	e012      	b.n	8002eee <HAL_I2C_Init+0x176>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1e58      	subs	r0, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6859      	ldr	r1, [r3, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	0099      	lsls	r1, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ede:	3301      	adds	r3, #1
 8002ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	bf0c      	ite	eq
 8002ee8:	2301      	moveq	r3, #1
 8002eea:	2300      	movne	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <HAL_I2C_Init+0x17e>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e022      	b.n	8002f3c <HAL_I2C_Init+0x1c4>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10e      	bne.n	8002f1c <HAL_I2C_Init+0x1a4>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	1e58      	subs	r0, r3, #1
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6859      	ldr	r1, [r3, #4]
 8002f06:	460b      	mov	r3, r1
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	440b      	add	r3, r1
 8002f0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f10:	3301      	adds	r3, #1
 8002f12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f1a:	e00f      	b.n	8002f3c <HAL_I2C_Init+0x1c4>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	1e58      	subs	r0, r3, #1
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6859      	ldr	r1, [r3, #4]
 8002f24:	460b      	mov	r3, r1
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	0099      	lsls	r1, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f32:	3301      	adds	r3, #1
 8002f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	6809      	ldr	r1, [r1, #0]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f6a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	6911      	ldr	r1, [r2, #16]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	68d2      	ldr	r2, [r2, #12]
 8002f76:	4311      	orrs	r1, r2
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	695a      	ldr	r2, [r3, #20]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0201 	orr.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	000186a0 	.word	0x000186a0
 8002fd8:	001e847f 	.word	0x001e847f
 8002fdc:	003d08ff 	.word	0x003d08ff
 8002fe0:	431bde83 	.word	0x431bde83
 8002fe4:	10624dd3 	.word	0x10624dd3

08002fe8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fea:	b08f      	sub	sp, #60	; 0x3c
 8002fec:	af0a      	add	r7, sp, #40	; 0x28
 8002fee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e10f      	b.n	800321a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	d106      	bne.n	800301a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f008 fe1f 	bl	800bc58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2203      	movs	r2, #3
 800301e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302a:	2b00      	cmp	r3, #0
 800302c:	d102      	bne.n	8003034 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4618      	mov	r0, r3
 800303a:	f005 fcf2 	bl	8008a22 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	603b      	str	r3, [r7, #0]
 8003044:	687e      	ldr	r6, [r7, #4]
 8003046:	466d      	mov	r5, sp
 8003048:	f106 0410 	add.w	r4, r6, #16
 800304c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800304e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003050:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003052:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003054:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003058:	e885 0003 	stmia.w	r5, {r0, r1}
 800305c:	1d33      	adds	r3, r6, #4
 800305e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003060:	6838      	ldr	r0, [r7, #0]
 8003062:	f005 fbc9 	bl	80087f8 <USB_CoreInit>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d005      	beq.n	8003078 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2202      	movs	r2, #2
 8003070:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e0d0      	b.n	800321a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2100      	movs	r1, #0
 800307e:	4618      	mov	r0, r3
 8003080:	f005 fce0 	bl	8008a44 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003084:	2300      	movs	r3, #0
 8003086:	73fb      	strb	r3, [r7, #15]
 8003088:	e04a      	b.n	8003120 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800308a:	7bfa      	ldrb	r2, [r7, #15]
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	00db      	lsls	r3, r3, #3
 8003092:	1a9b      	subs	r3, r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	440b      	add	r3, r1
 8003098:	333d      	adds	r3, #61	; 0x3d
 800309a:	2201      	movs	r2, #1
 800309c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800309e:	7bfa      	ldrb	r2, [r7, #15]
 80030a0:	6879      	ldr	r1, [r7, #4]
 80030a2:	4613      	mov	r3, r2
 80030a4:	00db      	lsls	r3, r3, #3
 80030a6:	1a9b      	subs	r3, r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	440b      	add	r3, r1
 80030ac:	333c      	adds	r3, #60	; 0x3c
 80030ae:	7bfa      	ldrb	r2, [r7, #15]
 80030b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80030b2:	7bfa      	ldrb	r2, [r7, #15]
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	b298      	uxth	r0, r3
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	3342      	adds	r3, #66	; 0x42
 80030c6:	4602      	mov	r2, r0
 80030c8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80030ca:	7bfa      	ldrb	r2, [r7, #15]
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	4613      	mov	r3, r2
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	1a9b      	subs	r3, r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	440b      	add	r3, r1
 80030d8:	333f      	adds	r3, #63	; 0x3f
 80030da:	2200      	movs	r2, #0
 80030dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80030de:	7bfa      	ldrb	r2, [r7, #15]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	1a9b      	subs	r3, r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	3344      	adds	r3, #68	; 0x44
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80030f2:	7bfa      	ldrb	r2, [r7, #15]
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	3348      	adds	r3, #72	; 0x48
 8003102:	2200      	movs	r2, #0
 8003104:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003106:	7bfa      	ldrb	r2, [r7, #15]
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	4613      	mov	r3, r2
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	1a9b      	subs	r3, r3, r2
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	440b      	add	r3, r1
 8003114:	3350      	adds	r3, #80	; 0x50
 8003116:	2200      	movs	r2, #0
 8003118:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	3301      	adds	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
 8003120:	7bfa      	ldrb	r2, [r7, #15]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	429a      	cmp	r2, r3
 8003128:	d3af      	bcc.n	800308a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800312a:	2300      	movs	r3, #0
 800312c:	73fb      	strb	r3, [r7, #15]
 800312e:	e044      	b.n	80031ba <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003130:	7bfa      	ldrb	r2, [r7, #15]
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003142:	2200      	movs	r2, #0
 8003144:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003146:	7bfa      	ldrb	r2, [r7, #15]
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	440b      	add	r3, r1
 8003154:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003158:	7bfa      	ldrb	r2, [r7, #15]
 800315a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800315c:	7bfa      	ldrb	r2, [r7, #15]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800316e:	2200      	movs	r2, #0
 8003170:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003172:	7bfa      	ldrb	r2, [r7, #15]
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	4613      	mov	r3, r2
 8003178:	00db      	lsls	r3, r3, #3
 800317a:	1a9b      	subs	r3, r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	440b      	add	r3, r1
 8003180:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003184:	2200      	movs	r2, #0
 8003186:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003188:	7bfa      	ldrb	r2, [r7, #15]
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	4613      	mov	r3, r2
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	1a9b      	subs	r3, r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	440b      	add	r3, r1
 8003196:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800319e:	7bfa      	ldrb	r2, [r7, #15]
 80031a0:	6879      	ldr	r1, [r7, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	1a9b      	subs	r3, r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	440b      	add	r3, r1
 80031ac:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80031b0:	2200      	movs	r2, #0
 80031b2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
 80031b6:	3301      	adds	r3, #1
 80031b8:	73fb      	strb	r3, [r7, #15]
 80031ba:	7bfa      	ldrb	r2, [r7, #15]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d3b5      	bcc.n	8003130 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	603b      	str	r3, [r7, #0]
 80031ca:	687e      	ldr	r6, [r7, #4]
 80031cc:	466d      	mov	r5, sp
 80031ce:	f106 0410 	add.w	r4, r6, #16
 80031d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80031de:	e885 0003 	stmia.w	r5, {r0, r1}
 80031e2:	1d33      	adds	r3, r6, #4
 80031e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031e6:	6838      	ldr	r0, [r7, #0]
 80031e8:	f005 fc56 	bl	8008a98 <USB_DevInit>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d005      	beq.n	80031fe <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2202      	movs	r2, #2
 80031f6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e00d      	b.n	800321a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f006 fc4b 	bl	8009aae <USB_DevDisconnect>

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003222 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b084      	sub	sp, #16
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003236:	2b01      	cmp	r3, #1
 8003238:	d101      	bne.n	800323e <HAL_PCD_Start+0x1c>
 800323a:	2302      	movs	r3, #2
 800323c:	e020      	b.n	8003280 <HAL_PCD_Start+0x5e>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324a:	2b01      	cmp	r3, #1
 800324c:	d109      	bne.n	8003262 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003252:	2b01      	cmp	r3, #1
 8003254:	d005      	beq.n	8003262 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800325a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f006 fc09 	bl	8009a7e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4618      	mov	r0, r3
 8003272:	f005 fbc5 	bl	8008a00 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003288:	b590      	push	{r4, r7, lr}
 800328a:	b08d      	sub	sp, #52	; 0x34
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003296:	6a3b      	ldr	r3, [r7, #32]
 8003298:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4618      	mov	r0, r3
 80032a0:	f006 fcb0 	bl	8009c04 <USB_GetMode>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f040 838e 	bne.w	80039c8 <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4618      	mov	r0, r3
 80032b2:	f006 fc14 	bl	8009ade <USB_ReadInterrupts>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 8384 	beq.w	80039c6 <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f006 fc0b 	bl	8009ade <USB_ReadInterrupts>
 80032c8:	4603      	mov	r3, r0
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d107      	bne.n	80032e2 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695a      	ldr	r2, [r3, #20]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f002 0202 	and.w	r2, r2, #2
 80032e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f006 fbf9 	bl	8009ade <USB_ReadInterrupts>
 80032ec:	4603      	mov	r3, r0
 80032ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032f2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80032f6:	d17b      	bne.n	80033f0 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 80032f8:	2300      	movs	r3, #0
 80032fa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4618      	mov	r0, r3
 8003302:	f006 fbff 	bl	8009b04 <USB_ReadDevAllOutEpInterrupt>
 8003306:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003308:	e06f      	b.n	80033ea <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 800330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d064      	beq.n	80033de <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	4611      	mov	r1, r2
 800331e:	4618      	mov	r0, r3
 8003320:	f006 fc24 	bl	8009b6c <USB_ReadDevOutEPInterrupt>
 8003324:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00c      	beq.n	800334a <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003332:	015a      	lsls	r2, r3, #5
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	4413      	add	r3, r2
 8003338:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800333c:	461a      	mov	r2, r3
 800333e:	2301      	movs	r3, #1
 8003340:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003342:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f000 fe0d 	bl	8003f64 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	f003 0308 	and.w	r3, r3, #8
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00c      	beq.n	800336e <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003354:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 ff0c 	bl	8004174 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800335c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335e:	015a      	lsls	r2, r3, #5
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	4413      	add	r3, r2
 8003364:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003368:	461a      	mov	r2, r3
 800336a:	2308      	movs	r3, #8
 800336c:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	f003 0310 	and.w	r3, r3, #16
 8003374:	2b00      	cmp	r3, #0
 8003376:	d008      	beq.n	800338a <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337a:	015a      	lsls	r2, r3, #5
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	4413      	add	r3, r2
 8003380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003384:	461a      	mov	r2, r3
 8003386:	2310      	movs	r3, #16
 8003388:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	f003 0320 	and.w	r3, r3, #32
 8003390:	2b00      	cmp	r3, #0
 8003392:	d015      	beq.n	80033c0 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d108      	bne.n	80033ae <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6818      	ldr	r0, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80033a6:	461a      	mov	r2, r3
 80033a8:	2101      	movs	r1, #1
 80033aa:	f006 fc6f 	bl	8009c8c <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80033ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b0:	015a      	lsls	r2, r3, #5
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	4413      	add	r3, r2
 80033b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033ba:	461a      	mov	r2, r3
 80033bc:	2320      	movs	r3, #32
 80033be:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d009      	beq.n	80033de <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80033ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033cc:	015a      	lsls	r2, r3, #5
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	4413      	add	r3, r2
 80033d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033d6:	461a      	mov	r2, r3
 80033d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033dc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80033de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e0:	3301      	adds	r3, #1
 80033e2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80033e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033e6:	085b      	lsrs	r3, r3, #1
 80033e8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80033ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d18c      	bne.n	800330a <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f006 fb72 	bl	8009ade <USB_ReadInterrupts>
 80033fa:	4603      	mov	r3, r0
 80033fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003400:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003404:	f040 80c4 	bne.w	8003590 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4618      	mov	r0, r3
 800340e:	f006 fb93 	bl	8009b38 <USB_ReadDevAllInEpInterrupt>
 8003412:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003418:	e0b6      	b.n	8003588 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800341a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 80ab 	beq.w	800357c <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800342c:	b2d2      	uxtb	r2, r2
 800342e:	4611      	mov	r1, r2
 8003430:	4618      	mov	r0, r3
 8003432:	f006 fbb9 	bl	8009ba8 <USB_ReadDevInEPInterrupt>
 8003436:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d05b      	beq.n	80034fa <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003444:	f003 030f 	and.w	r3, r3, #15
 8003448:	2201      	movs	r2, #1
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003456:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	43db      	mvns	r3, r3
 800345c:	69f9      	ldr	r1, [r7, #28]
 800345e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003462:	4013      	ands	r3, r2
 8003464:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003468:	015a      	lsls	r2, r3, #5
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	4413      	add	r3, r2
 800346e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003472:	461a      	mov	r2, r3
 8003474:	2301      	movs	r3, #1
 8003476:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d11b      	bne.n	80034b8 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003484:	4613      	mov	r3, r2
 8003486:	00db      	lsls	r3, r3, #3
 8003488:	1a9b      	subs	r3, r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	3348      	adds	r3, #72	; 0x48
 8003490:	6819      	ldr	r1, [r3, #0]
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003496:	4613      	mov	r3, r2
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	1a9b      	subs	r3, r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4403      	add	r3, r0
 80034a0:	3344      	adds	r3, #68	; 0x44
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4419      	add	r1, r3
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034aa:	4613      	mov	r3, r2
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4403      	add	r3, r0
 80034b4:	3348      	adds	r3, #72	; 0x48
 80034b6:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80034b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	4619      	mov	r1, r3
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f008 fc4b 	bl	800bd5a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d116      	bne.n	80034fa <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d113      	bne.n	80034fa <HAL_PCD_IRQHandler+0x272>
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d6:	4613      	mov	r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	1a9b      	subs	r3, r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	440b      	add	r3, r1
 80034e0:	3350      	adds	r3, #80	; 0x50
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d108      	bne.n	80034fa <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6818      	ldr	r0, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80034f2:	461a      	mov	r2, r3
 80034f4:	2101      	movs	r1, #1
 80034f6:	f006 fbc9 	bl	8009c8c <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b00      	cmp	r3, #0
 8003502:	d008      	beq.n	8003516 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003506:	015a      	lsls	r2, r3, #5
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	4413      	add	r3, r2
 800350c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003510:	461a      	mov	r2, r3
 8003512:	2308      	movs	r3, #8
 8003514:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	f003 0310 	and.w	r3, r3, #16
 800351c:	2b00      	cmp	r3, #0
 800351e:	d008      	beq.n	8003532 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003522:	015a      	lsls	r2, r3, #5
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	4413      	add	r3, r2
 8003528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800352c:	461a      	mov	r2, r3
 800352e:	2310      	movs	r3, #16
 8003530:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800353c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353e:	015a      	lsls	r2, r3, #5
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	4413      	add	r3, r2
 8003544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003548:	461a      	mov	r2, r3
 800354a:	2340      	movs	r3, #64	; 0x40
 800354c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d008      	beq.n	800356a <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355a:	015a      	lsls	r2, r3, #5
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	4413      	add	r3, r2
 8003560:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003564:	461a      	mov	r2, r3
 8003566:	2302      	movs	r3, #2
 8003568:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003570:	2b00      	cmp	r3, #0
 8003572:	d003      	beq.n	800357c <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003574:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 fc67 	bl	8003e4a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	3301      	adds	r3, #1
 8003580:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003584:	085b      	lsrs	r3, r3, #1
 8003586:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800358a:	2b00      	cmp	r3, #0
 800358c:	f47f af45 	bne.w	800341a <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4618      	mov	r0, r3
 8003596:	f006 faa2 	bl	8009ade <USB_ReadInterrupts>
 800359a:	4603      	mov	r3, r0
 800359c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80035a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035a4:	d122      	bne.n	80035ec <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035b4:	f023 0301 	bic.w	r3, r3, #1
 80035b8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d108      	bne.n	80035d6 <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80035cc:	2100      	movs	r1, #0
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 fe88 	bl	80042e4 <HAL_PCDEx_LPM_Callback>
 80035d4:	e002      	b.n	80035dc <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f008 fc36 	bl	800be48 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	695a      	ldr	r2, [r3, #20]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80035ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f006 fa74 	bl	8009ade <USB_ReadInterrupts>
 80035f6:	4603      	mov	r3, r0
 80035f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003600:	d112      	bne.n	8003628 <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b01      	cmp	r3, #1
 8003610:	d102      	bne.n	8003618 <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f008 fbf2 	bl	800bdfc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	695a      	ldr	r2, [r3, #20]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003626:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4618      	mov	r0, r3
 800362e:	f006 fa56 	bl	8009ade <USB_ReadInterrupts>
 8003632:	4603      	mov	r3, r0
 8003634:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800363c:	f040 80a7 	bne.w	800378e <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	69fa      	ldr	r2, [r7, #28]
 800364a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800364e:	f023 0301 	bic.w	r3, r3, #1
 8003652:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2110      	movs	r1, #16
 800365a:	4618      	mov	r0, r3
 800365c:	f005 fb8e 	bl	8008d7c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003660:	2300      	movs	r3, #0
 8003662:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003664:	e036      	b.n	80036d4 <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003668:	015a      	lsls	r2, r3, #5
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	4413      	add	r3, r2
 800366e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003672:	461a      	mov	r2, r3
 8003674:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003678:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800367a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800367c:	015a      	lsls	r2, r3, #5
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	4413      	add	r3, r2
 8003682:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800368a:	0151      	lsls	r1, r2, #5
 800368c:	69fa      	ldr	r2, [r7, #28]
 800368e:	440a      	add	r2, r1
 8003690:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003694:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003698:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800369a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369c:	015a      	lsls	r2, r3, #5
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	4413      	add	r3, r2
 80036a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036a6:	461a      	mov	r2, r3
 80036a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80036ac:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80036ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b0:	015a      	lsls	r2, r3, #5
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	4413      	add	r3, r2
 80036b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036be:	0151      	lsls	r1, r2, #5
 80036c0:	69fa      	ldr	r2, [r7, #28]
 80036c2:	440a      	add	r2, r1
 80036c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80036c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80036cc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d0:	3301      	adds	r3, #1
 80036d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036da:	429a      	cmp	r2, r3
 80036dc:	d3c3      	bcc.n	8003666 <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	69fa      	ldr	r2, [r7, #28]
 80036e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80036ec:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80036f0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d016      	beq.n	8003728 <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003700:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003704:	69fa      	ldr	r2, [r7, #28]
 8003706:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800370a:	f043 030b 	orr.w	r3, r3, #11
 800370e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371a:	69fa      	ldr	r2, [r7, #28]
 800371c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003720:	f043 030b 	orr.w	r3, r3, #11
 8003724:	6453      	str	r3, [r2, #68]	; 0x44
 8003726:	e015      	b.n	8003754 <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	69fa      	ldr	r2, [r7, #28]
 8003732:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003736:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800373a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800373e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	69fa      	ldr	r2, [r7, #28]
 800374a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800374e:	f043 030b 	orr.w	r3, r3, #11
 8003752:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	69fa      	ldr	r2, [r7, #28]
 800375e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003762:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003766:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6818      	ldr	r0, [r3, #0]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003778:	461a      	mov	r2, r3
 800377a:	f006 fa87 	bl	8009c8c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	695a      	ldr	r2, [r3, #20]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800378c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f006 f9a3 	bl	8009ade <USB_ReadInterrupts>
 8003798:	4603      	mov	r3, r0
 800379a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800379e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037a2:	d124      	bne.n	80037ee <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f006 fa39 	bl	8009c20 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f005 fb43 	bl	8008e3e <USB_GetDevSpeed>
 80037b8:	4603      	mov	r3, r0
 80037ba:	461a      	mov	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681c      	ldr	r4, [r3, #0]
 80037c4:	f001 f9a2 	bl	8004b0c <HAL_RCC_GetHCLKFreq>
 80037c8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	461a      	mov	r2, r3
 80037d2:	4620      	mov	r0, r4
 80037d4:	f005 f872 	bl	80088bc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f008 fae6 	bl	800bdaa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	695a      	ldr	r2, [r3, #20]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80037ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f006 f973 	bl	8009ade <USB_ReadInterrupts>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f003 0310 	and.w	r3, r3, #16
 80037fe:	2b10      	cmp	r3, #16
 8003800:	d161      	bne.n	80038c6 <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	699a      	ldr	r2, [r3, #24]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 0210 	bic.w	r2, r2, #16
 8003810:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	f003 020f 	and.w	r2, r3, #15
 800381e:	4613      	mov	r3, r2
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	1a9b      	subs	r3, r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	3304      	adds	r3, #4
 8003830:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	0c5b      	lsrs	r3, r3, #17
 8003836:	f003 030f 	and.w	r3, r3, #15
 800383a:	2b02      	cmp	r3, #2
 800383c:	d124      	bne.n	8003888 <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003844:	4013      	ands	r3, r2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d035      	beq.n	80038b6 <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	091b      	lsrs	r3, r3, #4
 8003852:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003854:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003858:	b29b      	uxth	r3, r3
 800385a:	461a      	mov	r2, r3
 800385c:	6a38      	ldr	r0, [r7, #32]
 800385e:	f005 ffeb 	bl	8009838 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	091b      	lsrs	r3, r3, #4
 800386a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800386e:	441a      	add	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	699a      	ldr	r2, [r3, #24]
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	091b      	lsrs	r3, r3, #4
 800387c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003880:	441a      	add	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	619a      	str	r2, [r3, #24]
 8003886:	e016      	b.n	80038b6 <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	0c5b      	lsrs	r3, r3, #17
 800388c:	f003 030f 	and.w	r3, r3, #15
 8003890:	2b06      	cmp	r3, #6
 8003892:	d110      	bne.n	80038b6 <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800389a:	2208      	movs	r2, #8
 800389c:	4619      	mov	r1, r3
 800389e:	6a38      	ldr	r0, [r7, #32]
 80038a0:	f005 ffca 	bl	8009838 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	699a      	ldr	r2, [r3, #24]
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	091b      	lsrs	r3, r3, #4
 80038ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038b0:	441a      	add	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	699a      	ldr	r2, [r3, #24]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f042 0210 	orr.w	r2, r2, #16
 80038c4:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f006 f907 	bl	8009ade <USB_ReadInterrupts>
 80038d0:	4603      	mov	r3, r0
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	2b08      	cmp	r3, #8
 80038d8:	d10a      	bne.n	80038f0 <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f008 fa57 	bl	800bd8e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695a      	ldr	r2, [r3, #20]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f002 0208 	and.w	r2, r2, #8
 80038ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f006 f8f2 	bl	8009ade <USB_ReadInterrupts>
 80038fa:	4603      	mov	r3, r0
 80038fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003900:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003904:	d10f      	bne.n	8003926 <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800390a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390c:	b2db      	uxtb	r3, r3
 800390e:	4619      	mov	r1, r3
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f008 fab9 	bl	800be88 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	695a      	ldr	r2, [r3, #20]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003924:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4618      	mov	r0, r3
 800392c:	f006 f8d7 	bl	8009ade <USB_ReadInterrupts>
 8003930:	4603      	mov	r3, r0
 8003932:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003936:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800393a:	d10f      	bne.n	800395c <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003942:	b2db      	uxtb	r3, r3
 8003944:	4619      	mov	r1, r3
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f008 fa8c 	bl	800be64 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	695a      	ldr	r2, [r3, #20]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800395a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4618      	mov	r0, r3
 8003962:	f006 f8bc 	bl	8009ade <USB_ReadInterrupts>
 8003966:	4603      	mov	r3, r0
 8003968:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800396c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003970:	d10a      	bne.n	8003988 <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f008 fa9a 	bl	800beac <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	695a      	ldr	r2, [r3, #20]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003986:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f006 f8a6 	bl	8009ade <USB_ReadInterrupts>
 8003992:	4603      	mov	r3, r0
 8003994:	f003 0304 	and.w	r3, r3, #4
 8003998:	2b04      	cmp	r3, #4
 800399a:	d115      	bne.n	80039c8 <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	f003 0304 	and.w	r3, r3, #4
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d002      	beq.n	80039b4 <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f008 fa8a 	bl	800bec8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6859      	ldr	r1, [r3, #4]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	605a      	str	r2, [r3, #4]
 80039c4:	e000      	b.n	80039c8 <HAL_PCD_IRQHandler+0x740>
      return;
 80039c6:	bf00      	nop
    }
  }
}
 80039c8:	3734      	adds	r7, #52	; 0x34
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd90      	pop	{r4, r7, pc}

080039ce <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b082      	sub	sp, #8
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
 80039d6:	460b      	mov	r3, r1
 80039d8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d101      	bne.n	80039e8 <HAL_PCD_SetAddress+0x1a>
 80039e4:	2302      	movs	r3, #2
 80039e6:	e013      	b.n	8003a10 <HAL_PCD_SetAddress+0x42>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	78fa      	ldrb	r2, [r7, #3]
 80039f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	78fa      	ldrb	r2, [r7, #3]
 80039fe:	4611      	mov	r1, r2
 8003a00:	4618      	mov	r0, r3
 8003a02:	f006 f816 	bl	8009a32 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	4608      	mov	r0, r1
 8003a22:	4611      	mov	r1, r2
 8003a24:	461a      	mov	r2, r3
 8003a26:	4603      	mov	r3, r0
 8003a28:	70fb      	strb	r3, [r7, #3]
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	803b      	strh	r3, [r7, #0]
 8003a2e:	4613      	mov	r3, r2
 8003a30:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003a32:	2300      	movs	r3, #0
 8003a34:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003a36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	da0f      	bge.n	8003a5e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a3e:	78fb      	ldrb	r3, [r7, #3]
 8003a40:	f003 020f 	and.w	r2, r3, #15
 8003a44:	4613      	mov	r3, r2
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	3338      	adds	r3, #56	; 0x38
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	4413      	add	r3, r2
 8003a52:	3304      	adds	r3, #4
 8003a54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	705a      	strb	r2, [r3, #1]
 8003a5c:	e00f      	b.n	8003a7e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a5e:	78fb      	ldrb	r3, [r7, #3]
 8003a60:	f003 020f 	and.w	r2, r3, #15
 8003a64:	4613      	mov	r3, r2
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	1a9b      	subs	r3, r3, r2
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	4413      	add	r3, r2
 8003a74:	3304      	adds	r3, #4
 8003a76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003a7e:	78fb      	ldrb	r3, [r7, #3]
 8003a80:	f003 030f 	and.w	r3, r3, #15
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003a8a:	883a      	ldrh	r2, [r7, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	78ba      	ldrb	r2, [r7, #2]
 8003a94:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	785b      	ldrb	r3, [r3, #1]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d004      	beq.n	8003aa8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003aa8:	78bb      	ldrb	r3, [r7, #2]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d102      	bne.n	8003ab4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_PCD_EP_Open+0xaa>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e00e      	b.n	8003ae0 <HAL_PCD_EP_Open+0xc8>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68f9      	ldr	r1, [r7, #12]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f005 f9d9 	bl	8008e88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8003ade:	7afb      	ldrb	r3, [r7, #11]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	460b      	mov	r3, r1
 8003af2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003af4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	da0f      	bge.n	8003b1c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003afc:	78fb      	ldrb	r3, [r7, #3]
 8003afe:	f003 020f 	and.w	r2, r3, #15
 8003b02:	4613      	mov	r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	1a9b      	subs	r3, r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	3338      	adds	r3, #56	; 0x38
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	4413      	add	r3, r2
 8003b10:	3304      	adds	r3, #4
 8003b12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2201      	movs	r2, #1
 8003b18:	705a      	strb	r2, [r3, #1]
 8003b1a:	e00f      	b.n	8003b3c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b1c:	78fb      	ldrb	r3, [r7, #3]
 8003b1e:	f003 020f 	and.w	r2, r3, #15
 8003b22:	4613      	mov	r3, r2
 8003b24:	00db      	lsls	r3, r3, #3
 8003b26:	1a9b      	subs	r3, r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	4413      	add	r3, r2
 8003b32:	3304      	adds	r3, #4
 8003b34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003b3c:	78fb      	ldrb	r3, [r7, #3]
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d101      	bne.n	8003b56 <HAL_PCD_EP_Close+0x6e>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e00e      	b.n	8003b74 <HAL_PCD_EP_Close+0x8c>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68f9      	ldr	r1, [r7, #12]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f005 fa17 	bl	8008f98 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	607a      	str	r2, [r7, #4]
 8003b86:	603b      	str	r3, [r7, #0]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b8c:	7afb      	ldrb	r3, [r7, #11]
 8003b8e:	f003 020f 	and.w	r2, r3, #15
 8003b92:	4613      	mov	r3, r2
 8003b94:	00db      	lsls	r3, r3, #3
 8003b96:	1a9b      	subs	r3, r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bbe:	7afb      	ldrb	r3, [r7, #11]
 8003bc0:	f003 030f 	and.w	r3, r3, #15
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d102      	bne.n	8003bd8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003bd8:	7afb      	ldrb	r3, [r7, #11]
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d109      	bne.n	8003bf6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6818      	ldr	r0, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	461a      	mov	r2, r3
 8003bee:	6979      	ldr	r1, [r7, #20]
 8003bf0:	f005 fc9a 	bl	8009528 <USB_EP0StartXfer>
 8003bf4:	e008      	b.n	8003c08 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6818      	ldr	r0, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	461a      	mov	r2, r3
 8003c02:	6979      	ldr	r1, [r7, #20]
 8003c04:	f005 fa4c 	bl	80090a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003c1e:	78fb      	ldrb	r3, [r7, #3]
 8003c20:	f003 020f 	and.w	r2, r3, #15
 8003c24:	6879      	ldr	r1, [r7, #4]
 8003c26:	4613      	mov	r3, r2
 8003c28:	00db      	lsls	r3, r3, #3
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003c34:	681b      	ldr	r3, [r3, #0]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b086      	sub	sp, #24
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	60f8      	str	r0, [r7, #12]
 8003c4a:	607a      	str	r2, [r7, #4]
 8003c4c:	603b      	str	r3, [r7, #0]
 8003c4e:	460b      	mov	r3, r1
 8003c50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c52:	7afb      	ldrb	r3, [r7, #11]
 8003c54:	f003 020f 	and.w	r2, r3, #15
 8003c58:	4613      	mov	r3, r2
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	1a9b      	subs	r3, r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	3338      	adds	r3, #56	; 0x38
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	4413      	add	r3, r2
 8003c66:	3304      	adds	r3, #4
 8003c68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c82:	7afb      	ldrb	r3, [r7, #11]
 8003c84:	f003 030f 	and.w	r3, r3, #15
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d102      	bne.n	8003c9c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c9c:	7afb      	ldrb	r3, [r7, #11]
 8003c9e:	f003 030f 	and.w	r3, r3, #15
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d109      	bne.n	8003cba <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6818      	ldr	r0, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	6979      	ldr	r1, [r7, #20]
 8003cb4:	f005 fc38 	bl	8009528 <USB_EP0StartXfer>
 8003cb8:	e008      	b.n	8003ccc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6818      	ldr	r0, [r3, #0]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	6979      	ldr	r1, [r7, #20]
 8003cc8:	f005 f9ea 	bl	80090a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3718      	adds	r7, #24
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b084      	sub	sp, #16
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
 8003cde:	460b      	mov	r3, r1
 8003ce0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003ce2:	78fb      	ldrb	r3, [r7, #3]
 8003ce4:	f003 020f 	and.w	r2, r3, #15
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d901      	bls.n	8003cf4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e050      	b.n	8003d96 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003cf4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	da0f      	bge.n	8003d1c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cfc:	78fb      	ldrb	r3, [r7, #3]
 8003cfe:	f003 020f 	and.w	r2, r3, #15
 8003d02:	4613      	mov	r3, r2
 8003d04:	00db      	lsls	r3, r3, #3
 8003d06:	1a9b      	subs	r3, r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	3338      	adds	r3, #56	; 0x38
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	4413      	add	r3, r2
 8003d10:	3304      	adds	r3, #4
 8003d12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2201      	movs	r2, #1
 8003d18:	705a      	strb	r2, [r3, #1]
 8003d1a:	e00d      	b.n	8003d38 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003d1c:	78fa      	ldrb	r2, [r7, #3]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	1a9b      	subs	r3, r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	3304      	adds	r3, #4
 8003d30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d3e:	78fb      	ldrb	r3, [r7, #3]
 8003d40:	f003 030f 	and.w	r3, r3, #15
 8003d44:	b2da      	uxtb	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d101      	bne.n	8003d58 <HAL_PCD_EP_SetStall+0x82>
 8003d54:	2302      	movs	r3, #2
 8003d56:	e01e      	b.n	8003d96 <HAL_PCD_EP_SetStall+0xc0>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68f9      	ldr	r1, [r7, #12]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f005 fd8f 	bl	800988a <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003d6c:	78fb      	ldrb	r3, [r7, #3]
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10a      	bne.n	8003d8c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	b2d9      	uxtb	r1, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003d86:	461a      	mov	r2, r3
 8003d88:	f005 ff80 	bl	8009c8c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	460b      	mov	r3, r1
 8003da8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003daa:	78fb      	ldrb	r3, [r7, #3]
 8003dac:	f003 020f 	and.w	r2, r3, #15
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d901      	bls.n	8003dbc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e042      	b.n	8003e42 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003dbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	da0f      	bge.n	8003de4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	f003 020f 	and.w	r2, r3, #15
 8003dca:	4613      	mov	r3, r2
 8003dcc:	00db      	lsls	r3, r3, #3
 8003dce:	1a9b      	subs	r3, r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	3338      	adds	r3, #56	; 0x38
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	3304      	adds	r3, #4
 8003dda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2201      	movs	r2, #1
 8003de0:	705a      	strb	r2, [r3, #1]
 8003de2:	e00f      	b.n	8003e04 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	f003 020f 	and.w	r2, r3, #15
 8003dea:	4613      	mov	r3, r2
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	1a9b      	subs	r3, r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	4413      	add	r3, r2
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e0a:	78fb      	ldrb	r3, [r7, #3]
 8003e0c:	f003 030f 	and.w	r3, r3, #15
 8003e10:	b2da      	uxtb	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d101      	bne.n	8003e24 <HAL_PCD_EP_ClrStall+0x86>
 8003e20:	2302      	movs	r3, #2
 8003e22:	e00e      	b.n	8003e42 <HAL_PCD_EP_ClrStall+0xa4>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68f9      	ldr	r1, [r7, #12]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f005 fd97 	bl	8009966 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b08a      	sub	sp, #40	; 0x28
 8003e4e:	af02      	add	r7, sp, #8
 8003e50:	6078      	str	r0, [r7, #4]
 8003e52:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	4613      	mov	r3, r2
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	3338      	adds	r3, #56	; 0x38
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	3304      	adds	r3, #4
 8003e70:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	699a      	ldr	r2, [r3, #24]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d901      	bls.n	8003e82 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e06c      	b.n	8003f5c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	695a      	ldr	r2, [r3, #20]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	69fa      	ldr	r2, [r7, #28]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d902      	bls.n	8003e9e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	3303      	adds	r3, #3
 8003ea2:	089b      	lsrs	r3, r3, #2
 8003ea4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003ea6:	e02b      	b.n	8003f00 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	695a      	ldr	r2, [r3, #20]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	69fa      	ldr	r2, [r7, #28]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d902      	bls.n	8003ec4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	3303      	adds	r3, #3
 8003ec8:	089b      	lsrs	r3, r3, #2
 8003eca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	68d9      	ldr	r1, [r3, #12]
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	b2da      	uxtb	r2, r3
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	6978      	ldr	r0, [r7, #20]
 8003ee4:	f005 fc73 	bl	80097ce <USB_WritePacket>

    ep->xfer_buff  += len;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	441a      	add	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	699a      	ldr	r2, [r3, #24]
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	441a      	add	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	015a      	lsls	r2, r3, #5
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	4413      	add	r3, r2
 8003f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d809      	bhi.n	8003f2a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	699a      	ldr	r2, [r3, #24]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d203      	bcs.n	8003f2a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1be      	bne.n	8003ea8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	695a      	ldr	r2, [r3, #20]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d811      	bhi.n	8003f5a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	f003 030f 	and.w	r3, r3, #15
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f42:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	6939      	ldr	r1, [r7, #16]
 8003f52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003f56:	4013      	ands	r3, r2
 8003f58:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3720      	adds	r7, #32
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b086      	sub	sp, #24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	333c      	adds	r3, #60	; 0x3c
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	015a      	lsls	r2, r3, #5
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	4413      	add	r3, r2
 8003f8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	f040 80b3 	bne.w	8004102 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d028      	beq.n	8003ff8 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	4a70      	ldr	r2, [pc, #448]	; (800416c <PCD_EP_OutXfrComplete_int+0x208>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d90e      	bls.n	8003fcc <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d009      	beq.n	8003fcc <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	015a      	lsls	r2, r3, #5
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	4413      	add	r3, r2
 8003fc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fca:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f007 fe97 	bl	800bd00 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6818      	ldr	r0, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003fdc:	461a      	mov	r2, r3
 8003fde:	2101      	movs	r1, #1
 8003fe0:	f005 fe54 	bl	8009c8c <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	015a      	lsls	r2, r3, #5
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	4413      	add	r3, r2
 8003fec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	2308      	movs	r3, #8
 8003ff4:	6093      	str	r3, [r2, #8]
 8003ff6:	e0b3      	b.n	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f003 0320 	and.w	r3, r3, #32
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	015a      	lsls	r2, r3, #5
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	4413      	add	r3, r2
 800400a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800400e:	461a      	mov	r2, r3
 8004010:	2320      	movs	r3, #32
 8004012:	6093      	str	r3, [r2, #8]
 8004014:	e0a4      	b.n	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800401c:	2b00      	cmp	r3, #0
 800401e:	f040 809f 	bne.w	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	4a51      	ldr	r2, [pc, #324]	; (800416c <PCD_EP_OutXfrComplete_int+0x208>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d90f      	bls.n	800404a <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00a      	beq.n	800404a <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	015a      	lsls	r2, r3, #5
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	4413      	add	r3, r2
 800403c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004040:	461a      	mov	r2, r3
 8004042:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004046:	6093      	str	r3, [r2, #8]
 8004048:	e08a      	b.n	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800404a:	6879      	ldr	r1, [r7, #4]
 800404c:	683a      	ldr	r2, [r7, #0]
 800404e:	4613      	mov	r3, r2
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	1a9b      	subs	r3, r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800405c:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	0159      	lsls	r1, r3, #5
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	440b      	add	r3, r1
 8004066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004070:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	4613      	mov	r3, r2
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4403      	add	r3, r0
 8004080:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004084:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004086:	6879      	ldr	r1, [r7, #4]
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	4613      	mov	r3, r2
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	1a9b      	subs	r3, r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	440b      	add	r3, r1
 8004094:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004098:	6819      	ldr	r1, [r3, #0]
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	4613      	mov	r3, r2
 80040a0:	00db      	lsls	r3, r3, #3
 80040a2:	1a9b      	subs	r3, r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4403      	add	r3, r0
 80040a8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4419      	add	r1, r3
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	4613      	mov	r3, r2
 80040b6:	00db      	lsls	r3, r3, #3
 80040b8:	1a9b      	subs	r3, r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4403      	add	r3, r0
 80040be:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80040c2:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	4619      	mov	r1, r3
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f007 fe2a 	bl	800bd24 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d144      	bne.n	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
 80040d6:	6879      	ldr	r1, [r7, #4]
 80040d8:	683a      	ldr	r2, [r7, #0]
 80040da:	4613      	mov	r3, r2
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	1a9b      	subs	r3, r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d138      	bne.n	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6818      	ldr	r0, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80040f8:	461a      	mov	r2, r3
 80040fa:	2101      	movs	r1, #1
 80040fc:	f005 fdc6 	bl	8009c8c <USB_EP0_OutStart>
 8004100:	e02e      	b.n	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	4a1a      	ldr	r2, [pc, #104]	; (8004170 <PCD_EP_OutXfrComplete_int+0x20c>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d124      	bne.n	8004154 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00a      	beq.n	800412a <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	015a      	lsls	r2, r3, #5
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	4413      	add	r3, r2
 800411c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004120:	461a      	mov	r2, r3
 8004122:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004126:	6093      	str	r3, [r2, #8]
 8004128:	e01a      	b.n	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	f003 0320 	and.w	r3, r3, #32
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	015a      	lsls	r2, r3, #5
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4413      	add	r3, r2
 800413c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004140:	461a      	mov	r2, r3
 8004142:	2320      	movs	r3, #32
 8004144:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	b2db      	uxtb	r3, r3
 800414a:	4619      	mov	r1, r3
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f007 fde9 	bl	800bd24 <HAL_PCD_DataOutStageCallback>
 8004152:	e005      	b.n	8004160 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	b2db      	uxtb	r3, r3
 8004158:	4619      	mov	r1, r3
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f007 fde2 	bl	800bd24 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	4f54300a 	.word	0x4f54300a
 8004170:	4f54310a 	.word	0x4f54310a

08004174 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	333c      	adds	r3, #60	; 0x3c
 800418c:	3304      	adds	r3, #4
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	015a      	lsls	r2, r3, #5
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	4413      	add	r3, r2
 800419a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d113      	bne.n	80041d2 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	4a1f      	ldr	r2, [pc, #124]	; (800422c <PCD_EP_OutSetupPacket_int+0xb8>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d922      	bls.n	80041f8 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d01d      	beq.n	80041f8 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	015a      	lsls	r2, r3, #5
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	4413      	add	r3, r2
 80041c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041c8:	461a      	mov	r2, r3
 80041ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041ce:	6093      	str	r3, [r2, #8]
 80041d0:	e012      	b.n	80041f8 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	4a16      	ldr	r2, [pc, #88]	; (8004230 <PCD_EP_OutSetupPacket_int+0xbc>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d10e      	bne.n	80041f8 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d009      	beq.n	80041f8 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	015a      	lsls	r2, r3, #5
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	4413      	add	r3, r2
 80041ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041f0:	461a      	mov	r2, r3
 80041f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f007 fd81 	bl	800bd00 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	4a0a      	ldr	r2, [pc, #40]	; (800422c <PCD_EP_OutSetupPacket_int+0xb8>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d90c      	bls.n	8004220 <PCD_EP_OutSetupPacket_int+0xac>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d108      	bne.n	8004220 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6818      	ldr	r0, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004218:	461a      	mov	r2, r3
 800421a:	2101      	movs	r1, #1
 800421c:	f005 fd36 	bl	8009c8c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	4f54300a 	.word	0x4f54300a
 8004230:	4f54310a 	.word	0x4f54310a

08004234 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	460b      	mov	r3, r1
 800423e:	70fb      	strb	r3, [r7, #3]
 8004240:	4613      	mov	r3, r2
 8004242:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800424c:	78fb      	ldrb	r3, [r7, #3]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d107      	bne.n	8004262 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004252:	883b      	ldrh	r3, [r7, #0]
 8004254:	0419      	lsls	r1, r3, #16
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	430a      	orrs	r2, r1
 800425e:	629a      	str	r2, [r3, #40]	; 0x28
 8004260:	e028      	b.n	80042b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004268:	0c1b      	lsrs	r3, r3, #16
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	4413      	add	r3, r2
 800426e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004270:	2300      	movs	r3, #0
 8004272:	73fb      	strb	r3, [r7, #15]
 8004274:	e00d      	b.n	8004292 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	7bfb      	ldrb	r3, [r7, #15]
 800427c:	3340      	adds	r3, #64	; 0x40
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	0c1b      	lsrs	r3, r3, #16
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	4413      	add	r3, r2
 800428a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800428c:	7bfb      	ldrb	r3, [r7, #15]
 800428e:	3301      	adds	r3, #1
 8004290:	73fb      	strb	r3, [r7, #15]
 8004292:	7bfa      	ldrb	r2, [r7, #15]
 8004294:	78fb      	ldrb	r3, [r7, #3]
 8004296:	3b01      	subs	r3, #1
 8004298:	429a      	cmp	r2, r3
 800429a:	d3ec      	bcc.n	8004276 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800429c:	883b      	ldrh	r3, [r7, #0]
 800429e:	0418      	lsls	r0, r3, #16
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6819      	ldr	r1, [r3, #0]
 80042a4:	78fb      	ldrb	r3, [r7, #3]
 80042a6:	3b01      	subs	r3, #1
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	4302      	orrs	r2, r0
 80042ac:	3340      	adds	r3, #64	; 0x40
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80042c2:	b480      	push	{r7}
 80042c4:	b083      	sub	sp, #12
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
 80042ca:	460b      	mov	r3, r1
 80042cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	887a      	ldrh	r2, [r7, #2]
 80042d4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	460b      	mov	r3, r1
 80042ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e25b      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b00      	cmp	r3, #0
 8004318:	d075      	beq.n	8004406 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800431a:	4ba3      	ldr	r3, [pc, #652]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f003 030c 	and.w	r3, r3, #12
 8004322:	2b04      	cmp	r3, #4
 8004324:	d00c      	beq.n	8004340 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004326:	4ba0      	ldr	r3, [pc, #640]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800432e:	2b08      	cmp	r3, #8
 8004330:	d112      	bne.n	8004358 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004332:	4b9d      	ldr	r3, [pc, #628]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800433e:	d10b      	bne.n	8004358 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004340:	4b99      	ldr	r3, [pc, #612]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d05b      	beq.n	8004404 <HAL_RCC_OscConfig+0x108>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d157      	bne.n	8004404 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e236      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004360:	d106      	bne.n	8004370 <HAL_RCC_OscConfig+0x74>
 8004362:	4b91      	ldr	r3, [pc, #580]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a90      	ldr	r2, [pc, #576]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800436c:	6013      	str	r3, [r2, #0]
 800436e:	e01d      	b.n	80043ac <HAL_RCC_OscConfig+0xb0>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004378:	d10c      	bne.n	8004394 <HAL_RCC_OscConfig+0x98>
 800437a:	4b8b      	ldr	r3, [pc, #556]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a8a      	ldr	r2, [pc, #552]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004380:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004384:	6013      	str	r3, [r2, #0]
 8004386:	4b88      	ldr	r3, [pc, #544]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a87      	ldr	r2, [pc, #540]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800438c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	e00b      	b.n	80043ac <HAL_RCC_OscConfig+0xb0>
 8004394:	4b84      	ldr	r3, [pc, #528]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a83      	ldr	r2, [pc, #524]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800439a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	4b81      	ldr	r3, [pc, #516]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a80      	ldr	r2, [pc, #512]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d013      	beq.n	80043dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b4:	f7fd fea6 	bl	8002104 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043bc:	f7fd fea2 	bl	8002104 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b64      	cmp	r3, #100	; 0x64
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e1fb      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ce:	4b76      	ldr	r3, [pc, #472]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0f0      	beq.n	80043bc <HAL_RCC_OscConfig+0xc0>
 80043da:	e014      	b.n	8004406 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fd fe92 	bl	8002104 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043e4:	f7fd fe8e 	bl	8002104 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b64      	cmp	r3, #100	; 0x64
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e1e7      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f6:	4b6c      	ldr	r3, [pc, #432]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1f0      	bne.n	80043e4 <HAL_RCC_OscConfig+0xe8>
 8004402:	e000      	b.n	8004406 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d063      	beq.n	80044da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004412:	4b65      	ldr	r3, [pc, #404]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 030c 	and.w	r3, r3, #12
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800441e:	4b62      	ldr	r3, [pc, #392]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004426:	2b08      	cmp	r3, #8
 8004428:	d11c      	bne.n	8004464 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442a:	4b5f      	ldr	r3, [pc, #380]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d116      	bne.n	8004464 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004436:	4b5c      	ldr	r3, [pc, #368]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d005      	beq.n	800444e <HAL_RCC_OscConfig+0x152>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d001      	beq.n	800444e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e1bb      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444e:	4b56      	ldr	r3, [pc, #344]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	4952      	ldr	r1, [pc, #328]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800445e:	4313      	orrs	r3, r2
 8004460:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004462:	e03a      	b.n	80044da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d020      	beq.n	80044ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800446c:	4b4f      	ldr	r3, [pc, #316]	; (80045ac <HAL_RCC_OscConfig+0x2b0>)
 800446e:	2201      	movs	r2, #1
 8004470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004472:	f7fd fe47 	bl	8002104 <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800447a:	f7fd fe43 	bl	8002104 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e19c      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800448c:	4b46      	ldr	r3, [pc, #280]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0f0      	beq.n	800447a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004498:	4b43      	ldr	r3, [pc, #268]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	00db      	lsls	r3, r3, #3
 80044a6:	4940      	ldr	r1, [pc, #256]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	600b      	str	r3, [r1, #0]
 80044ac:	e015      	b.n	80044da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ae:	4b3f      	ldr	r3, [pc, #252]	; (80045ac <HAL_RCC_OscConfig+0x2b0>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b4:	f7fd fe26 	bl	8002104 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044bc:	f7fd fe22 	bl	8002104 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e17b      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ce:	4b36      	ldr	r3, [pc, #216]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d030      	beq.n	8004548 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d016      	beq.n	800451c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ee:	4b30      	ldr	r3, [pc, #192]	; (80045b0 <HAL_RCC_OscConfig+0x2b4>)
 80044f0:	2201      	movs	r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f4:	f7fd fe06 	bl	8002104 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044fc:	f7fd fe02 	bl	8002104 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e15b      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450e:	4b26      	ldr	r3, [pc, #152]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d0f0      	beq.n	80044fc <HAL_RCC_OscConfig+0x200>
 800451a:	e015      	b.n	8004548 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800451c:	4b24      	ldr	r3, [pc, #144]	; (80045b0 <HAL_RCC_OscConfig+0x2b4>)
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004522:	f7fd fdef 	bl	8002104 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800452a:	f7fd fdeb 	bl	8002104 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e144      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800453c:	4b1a      	ldr	r3, [pc, #104]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800453e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1f0      	bne.n	800452a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0304 	and.w	r3, r3, #4
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 80a0 	beq.w	8004696 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004556:	2300      	movs	r3, #0
 8004558:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800455a:	4b13      	ldr	r3, [pc, #76]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10f      	bne.n	8004586 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004566:	2300      	movs	r3, #0
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800456c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456e:	4a0e      	ldr	r2, [pc, #56]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004574:	6413      	str	r3, [r2, #64]	; 0x40
 8004576:	4b0c      	ldr	r3, [pc, #48]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800457e:	60bb      	str	r3, [r7, #8]
 8004580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004582:	2301      	movs	r3, #1
 8004584:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004586:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458e:	2b00      	cmp	r3, #0
 8004590:	d121      	bne.n	80045d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004592:	4b08      	ldr	r3, [pc, #32]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a07      	ldr	r2, [pc, #28]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800459c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800459e:	f7fd fdb1 	bl	8002104 <HAL_GetTick>
 80045a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a4:	e011      	b.n	80045ca <HAL_RCC_OscConfig+0x2ce>
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800
 80045ac:	42470000 	.word	0x42470000
 80045b0:	42470e80 	.word	0x42470e80
 80045b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045b8:	f7fd fda4 	bl	8002104 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e0fd      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ca:	4b81      	ldr	r3, [pc, #516]	; (80047d0 <HAL_RCC_OscConfig+0x4d4>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0f0      	beq.n	80045b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d106      	bne.n	80045ec <HAL_RCC_OscConfig+0x2f0>
 80045de:	4b7d      	ldr	r3, [pc, #500]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80045e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e2:	4a7c      	ldr	r2, [pc, #496]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80045e4:	f043 0301 	orr.w	r3, r3, #1
 80045e8:	6713      	str	r3, [r2, #112]	; 0x70
 80045ea:	e01c      	b.n	8004626 <HAL_RCC_OscConfig+0x32a>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b05      	cmp	r3, #5
 80045f2:	d10c      	bne.n	800460e <HAL_RCC_OscConfig+0x312>
 80045f4:	4b77      	ldr	r3, [pc, #476]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80045f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f8:	4a76      	ldr	r2, [pc, #472]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80045fa:	f043 0304 	orr.w	r3, r3, #4
 80045fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004600:	4b74      	ldr	r3, [pc, #464]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004604:	4a73      	ldr	r2, [pc, #460]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004606:	f043 0301 	orr.w	r3, r3, #1
 800460a:	6713      	str	r3, [r2, #112]	; 0x70
 800460c:	e00b      	b.n	8004626 <HAL_RCC_OscConfig+0x32a>
 800460e:	4b71      	ldr	r3, [pc, #452]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004612:	4a70      	ldr	r2, [pc, #448]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004614:	f023 0301 	bic.w	r3, r3, #1
 8004618:	6713      	str	r3, [r2, #112]	; 0x70
 800461a:	4b6e      	ldr	r3, [pc, #440]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800461c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461e:	4a6d      	ldr	r2, [pc, #436]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004620:	f023 0304 	bic.w	r3, r3, #4
 8004624:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d015      	beq.n	800465a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462e:	f7fd fd69 	bl	8002104 <HAL_GetTick>
 8004632:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004634:	e00a      	b.n	800464c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004636:	f7fd fd65 	bl	8002104 <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	f241 3288 	movw	r2, #5000	; 0x1388
 8004644:	4293      	cmp	r3, r2
 8004646:	d901      	bls.n	800464c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e0bc      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800464c:	4b61      	ldr	r3, [pc, #388]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800464e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0ee      	beq.n	8004636 <HAL_RCC_OscConfig+0x33a>
 8004658:	e014      	b.n	8004684 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800465a:	f7fd fd53 	bl	8002104 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004660:	e00a      	b.n	8004678 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004662:	f7fd fd4f 	bl	8002104 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004670:	4293      	cmp	r3, r2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e0a6      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004678:	4b56      	ldr	r3, [pc, #344]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800467a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1ee      	bne.n	8004662 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d105      	bne.n	8004696 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800468a:	4b52      	ldr	r3, [pc, #328]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	4a51      	ldr	r2, [pc, #324]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004690:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004694:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	2b00      	cmp	r3, #0
 800469c:	f000 8092 	beq.w	80047c4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046a0:	4b4c      	ldr	r3, [pc, #304]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 030c 	and.w	r3, r3, #12
 80046a8:	2b08      	cmp	r3, #8
 80046aa:	d05c      	beq.n	8004766 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d141      	bne.n	8004738 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b4:	4b48      	ldr	r3, [pc, #288]	; (80047d8 <HAL_RCC_OscConfig+0x4dc>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ba:	f7fd fd23 	bl	8002104 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c0:	e008      	b.n	80046d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c2:	f7fd fd1f 	bl	8002104 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e078      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d4:	4b3f      	ldr	r3, [pc, #252]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1f0      	bne.n	80046c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	431a      	orrs	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ee:	019b      	lsls	r3, r3, #6
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f6:	085b      	lsrs	r3, r3, #1
 80046f8:	3b01      	subs	r3, #1
 80046fa:	041b      	lsls	r3, r3, #16
 80046fc:	431a      	orrs	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004702:	061b      	lsls	r3, r3, #24
 8004704:	4933      	ldr	r1, [pc, #204]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004706:	4313      	orrs	r3, r2
 8004708:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800470a:	4b33      	ldr	r3, [pc, #204]	; (80047d8 <HAL_RCC_OscConfig+0x4dc>)
 800470c:	2201      	movs	r2, #1
 800470e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004710:	f7fd fcf8 	bl	8002104 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004718:	f7fd fcf4 	bl	8002104 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e04d      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472a:	4b2a      	ldr	r3, [pc, #168]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0f0      	beq.n	8004718 <HAL_RCC_OscConfig+0x41c>
 8004736:	e045      	b.n	80047c4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004738:	4b27      	ldr	r3, [pc, #156]	; (80047d8 <HAL_RCC_OscConfig+0x4dc>)
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473e:	f7fd fce1 	bl	8002104 <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004746:	f7fd fcdd 	bl	8002104 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e036      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004758:	4b1e      	ldr	r3, [pc, #120]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1f0      	bne.n	8004746 <HAL_RCC_OscConfig+0x44a>
 8004764:	e02e      	b.n	80047c4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e029      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004772:	4b18      	ldr	r3, [pc, #96]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	429a      	cmp	r2, r3
 8004784:	d11c      	bne.n	80047c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004790:	429a      	cmp	r2, r3
 8004792:	d115      	bne.n	80047c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800479a:	4013      	ands	r3, r2
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d10d      	bne.n	80047c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d106      	bne.n	80047c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047bc:	429a      	cmp	r2, r3
 80047be:	d001      	beq.n	80047c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e000      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3718      	adds	r7, #24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	40007000 	.word	0x40007000
 80047d4:	40023800 	.word	0x40023800
 80047d8:	42470060 	.word	0x42470060

080047dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d101      	bne.n	80047f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e0cc      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047f0:	4b68      	ldr	r3, [pc, #416]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 030f 	and.w	r3, r3, #15
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d90c      	bls.n	8004818 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047fe:	4b65      	ldr	r3, [pc, #404]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	b2d2      	uxtb	r2, r2
 8004804:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004806:	4b63      	ldr	r3, [pc, #396]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	429a      	cmp	r2, r3
 8004812:	d001      	beq.n	8004818 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e0b8      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d020      	beq.n	8004866 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b00      	cmp	r3, #0
 800482e:	d005      	beq.n	800483c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004830:	4b59      	ldr	r3, [pc, #356]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	4a58      	ldr	r2, [pc, #352]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004836:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800483a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004848:	4b53      	ldr	r3, [pc, #332]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	4a52      	ldr	r2, [pc, #328]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800484e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004852:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004854:	4b50      	ldr	r3, [pc, #320]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	494d      	ldr	r1, [pc, #308]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	4313      	orrs	r3, r2
 8004864:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d044      	beq.n	80048fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d107      	bne.n	800488a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487a:	4b47      	ldr	r3, [pc, #284]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d119      	bne.n	80048ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e07f      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b02      	cmp	r3, #2
 8004890:	d003      	beq.n	800489a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004896:	2b03      	cmp	r3, #3
 8004898:	d107      	bne.n	80048aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800489a:	4b3f      	ldr	r3, [pc, #252]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d109      	bne.n	80048ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e06f      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048aa:	4b3b      	ldr	r3, [pc, #236]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e067      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ba:	4b37      	ldr	r3, [pc, #220]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f023 0203 	bic.w	r2, r3, #3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	4934      	ldr	r1, [pc, #208]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048cc:	f7fd fc1a 	bl	8002104 <HAL_GetTick>
 80048d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048d2:	e00a      	b.n	80048ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048d4:	f7fd fc16 	bl	8002104 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e04f      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ea:	4b2b      	ldr	r3, [pc, #172]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f003 020c 	and.w	r2, r3, #12
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d1eb      	bne.n	80048d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048fc:	4b25      	ldr	r3, [pc, #148]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d20c      	bcs.n	8004924 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800490a:	4b22      	ldr	r3, [pc, #136]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 800490c:	683a      	ldr	r2, [r7, #0]
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004912:	4b20      	ldr	r3, [pc, #128]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	429a      	cmp	r2, r3
 800491e:	d001      	beq.n	8004924 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e032      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d008      	beq.n	8004942 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004930:	4b19      	ldr	r3, [pc, #100]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	4916      	ldr	r1, [pc, #88]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	4313      	orrs	r3, r2
 8004940:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d009      	beq.n	8004962 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800494e:	4b12      	ldr	r3, [pc, #72]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	490e      	ldr	r1, [pc, #56]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800495e:	4313      	orrs	r3, r2
 8004960:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004962:	f000 f821 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8004966:	4601      	mov	r1, r0
 8004968:	4b0b      	ldr	r3, [pc, #44]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	091b      	lsrs	r3, r3, #4
 800496e:	f003 030f 	and.w	r3, r3, #15
 8004972:	4a0a      	ldr	r2, [pc, #40]	; (800499c <HAL_RCC_ClockConfig+0x1c0>)
 8004974:	5cd3      	ldrb	r3, [r2, r3]
 8004976:	fa21 f303 	lsr.w	r3, r1, r3
 800497a:	4a09      	ldr	r2, [pc, #36]	; (80049a0 <HAL_RCC_ClockConfig+0x1c4>)
 800497c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800497e:	4b09      	ldr	r3, [pc, #36]	; (80049a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4618      	mov	r0, r3
 8004984:	f7fd fb7a 	bl	800207c <HAL_InitTick>

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	40023c00 	.word	0x40023c00
 8004998:	40023800 	.word	0x40023800
 800499c:	080100cc 	.word	0x080100cc
 80049a0:	20000000 	.word	0x20000000
 80049a4:	20000004 	.word	0x20000004

080049a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	607b      	str	r3, [r7, #4]
 80049b2:	2300      	movs	r3, #0
 80049b4:	60fb      	str	r3, [r7, #12]
 80049b6:	2300      	movs	r3, #0
 80049b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049be:	4b50      	ldr	r3, [pc, #320]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 030c 	and.w	r3, r3, #12
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d007      	beq.n	80049da <HAL_RCC_GetSysClockFreq+0x32>
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d008      	beq.n	80049e0 <HAL_RCC_GetSysClockFreq+0x38>
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f040 808d 	bne.w	8004aee <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049d4:	4b4b      	ldr	r3, [pc, #300]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x15c>)
 80049d6:	60bb      	str	r3, [r7, #8]
       break;
 80049d8:	e08c      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049da:	4b4b      	ldr	r3, [pc, #300]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x160>)
 80049dc:	60bb      	str	r3, [r7, #8]
      break;
 80049de:	e089      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049e0:	4b47      	ldr	r3, [pc, #284]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049ea:	4b45      	ldr	r3, [pc, #276]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d023      	beq.n	8004a3e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049f6:	4b42      	ldr	r3, [pc, #264]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	099b      	lsrs	r3, r3, #6
 80049fc:	f04f 0400 	mov.w	r4, #0
 8004a00:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	ea03 0501 	and.w	r5, r3, r1
 8004a0c:	ea04 0602 	and.w	r6, r4, r2
 8004a10:	4a3d      	ldr	r2, [pc, #244]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a12:	fb02 f106 	mul.w	r1, r2, r6
 8004a16:	2200      	movs	r2, #0
 8004a18:	fb02 f205 	mul.w	r2, r2, r5
 8004a1c:	440a      	add	r2, r1
 8004a1e:	493a      	ldr	r1, [pc, #232]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a20:	fba5 0101 	umull	r0, r1, r5, r1
 8004a24:	1853      	adds	r3, r2, r1
 8004a26:	4619      	mov	r1, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f04f 0400 	mov.w	r4, #0
 8004a2e:	461a      	mov	r2, r3
 8004a30:	4623      	mov	r3, r4
 8004a32:	f7fc f929 	bl	8000c88 <__aeabi_uldivmod>
 8004a36:	4603      	mov	r3, r0
 8004a38:	460c      	mov	r4, r1
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	e049      	b.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a3e:	4b30      	ldr	r3, [pc, #192]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	099b      	lsrs	r3, r3, #6
 8004a44:	f04f 0400 	mov.w	r4, #0
 8004a48:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	ea03 0501 	and.w	r5, r3, r1
 8004a54:	ea04 0602 	and.w	r6, r4, r2
 8004a58:	4629      	mov	r1, r5
 8004a5a:	4632      	mov	r2, r6
 8004a5c:	f04f 0300 	mov.w	r3, #0
 8004a60:	f04f 0400 	mov.w	r4, #0
 8004a64:	0154      	lsls	r4, r2, #5
 8004a66:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004a6a:	014b      	lsls	r3, r1, #5
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	4622      	mov	r2, r4
 8004a70:	1b49      	subs	r1, r1, r5
 8004a72:	eb62 0206 	sbc.w	r2, r2, r6
 8004a76:	f04f 0300 	mov.w	r3, #0
 8004a7a:	f04f 0400 	mov.w	r4, #0
 8004a7e:	0194      	lsls	r4, r2, #6
 8004a80:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004a84:	018b      	lsls	r3, r1, #6
 8004a86:	1a5b      	subs	r3, r3, r1
 8004a88:	eb64 0402 	sbc.w	r4, r4, r2
 8004a8c:	f04f 0100 	mov.w	r1, #0
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	00e2      	lsls	r2, r4, #3
 8004a96:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004a9a:	00d9      	lsls	r1, r3, #3
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	4614      	mov	r4, r2
 8004aa0:	195b      	adds	r3, r3, r5
 8004aa2:	eb44 0406 	adc.w	r4, r4, r6
 8004aa6:	f04f 0100 	mov.w	r1, #0
 8004aaa:	f04f 0200 	mov.w	r2, #0
 8004aae:	02a2      	lsls	r2, r4, #10
 8004ab0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004ab4:	0299      	lsls	r1, r3, #10
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	4614      	mov	r4, r2
 8004aba:	4618      	mov	r0, r3
 8004abc:	4621      	mov	r1, r4
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f04f 0400 	mov.w	r4, #0
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	4623      	mov	r3, r4
 8004ac8:	f7fc f8de 	bl	8000c88 <__aeabi_uldivmod>
 8004acc:	4603      	mov	r3, r0
 8004ace:	460c      	mov	r4, r1
 8004ad0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ad2:	4b0b      	ldr	r3, [pc, #44]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	0c1b      	lsrs	r3, r3, #16
 8004ad8:	f003 0303 	and.w	r3, r3, #3
 8004adc:	3301      	adds	r3, #1
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aea:	60bb      	str	r3, [r7, #8]
      break;
 8004aec:	e002      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004aee:	4b05      	ldr	r3, [pc, #20]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004af0:	60bb      	str	r3, [r7, #8]
      break;
 8004af2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004af4:	68bb      	ldr	r3, [r7, #8]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004afe:	bf00      	nop
 8004b00:	40023800 	.word	0x40023800
 8004b04:	00f42400 	.word	0x00f42400
 8004b08:	00b71b00 	.word	0x00b71b00

08004b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b10:	4b03      	ldr	r3, [pc, #12]	; (8004b20 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b12:	681b      	ldr	r3, [r3, #0]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	20000000 	.word	0x20000000

08004b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b28:	f7ff fff0 	bl	8004b0c <HAL_RCC_GetHCLKFreq>
 8004b2c:	4601      	mov	r1, r0
 8004b2e:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	0a9b      	lsrs	r3, r3, #10
 8004b34:	f003 0307 	and.w	r3, r3, #7
 8004b38:	4a03      	ldr	r2, [pc, #12]	; (8004b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b3a:	5cd3      	ldrb	r3, [r2, r3]
 8004b3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	40023800 	.word	0x40023800
 8004b48:	080100dc 	.word	0x080100dc

08004b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b50:	f7ff ffdc 	bl	8004b0c <HAL_RCC_GetHCLKFreq>
 8004b54:	4601      	mov	r1, r0
 8004b56:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	0b5b      	lsrs	r3, r3, #13
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	4a03      	ldr	r2, [pc, #12]	; (8004b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b62:	5cd3      	ldrb	r3, [r2, r3]
 8004b64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	080100dc 	.word	0x080100dc

08004b74 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b086      	sub	sp, #24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d105      	bne.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d035      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b9c:	4b62      	ldr	r3, [pc, #392]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ba2:	f7fd faaf 	bl	8002104 <HAL_GetTick>
 8004ba6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004baa:	f7fd faab 	bl	8002104 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e0b0      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bbc:	4b5b      	ldr	r3, [pc, #364]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1f0      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	019a      	lsls	r2, r3, #6
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	071b      	lsls	r3, r3, #28
 8004bd4:	4955      	ldr	r1, [pc, #340]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004bdc:	4b52      	ldr	r3, [pc, #328]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004bde:	2201      	movs	r2, #1
 8004be0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004be2:	f7fd fa8f 	bl	8002104 <HAL_GetTick>
 8004be6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004be8:	e008      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004bea:	f7fd fa8b 	bl	8002104 <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d901      	bls.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e090      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bfc:	4b4b      	ldr	r3, [pc, #300]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0f0      	beq.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0302 	and.w	r3, r3, #2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 8083 	beq.w	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c16:	2300      	movs	r3, #0
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	4b44      	ldr	r3, [pc, #272]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	4a43      	ldr	r2, [pc, #268]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c24:	6413      	str	r3, [r2, #64]	; 0x40
 8004c26:	4b41      	ldr	r3, [pc, #260]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c2e:	60fb      	str	r3, [r7, #12]
 8004c30:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004c32:	4b3f      	ldr	r3, [pc, #252]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a3e      	ldr	r2, [pc, #248]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c3c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c3e:	f7fd fa61 	bl	8002104 <HAL_GetTick>
 8004c42:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c44:	e008      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004c46:	f7fd fa5d 	bl	8002104 <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d901      	bls.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e062      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c58:	4b35      	ldr	r3, [pc, #212]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d0f0      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c64:	4b31      	ldr	r3, [pc, #196]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c6c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d02f      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d028      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c82:	4b2a      	ldr	r3, [pc, #168]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c8a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c8c:	4b29      	ldr	r3, [pc, #164]	; (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c8e:	2201      	movs	r2, #1
 8004c90:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c92:	4b28      	ldr	r3, [pc, #160]	; (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004c98:	4a24      	ldr	r2, [pc, #144]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c9e:	4b23      	ldr	r3, [pc, #140]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d114      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004caa:	f7fd fa2b 	bl	8002104 <HAL_GetTick>
 8004cae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb0:	e00a      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cb2:	f7fd fa27 	bl	8002104 <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e02a      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cc8:	4b18      	ldr	r3, [pc, #96]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ccc:	f003 0302 	and.w	r3, r3, #2
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d0ee      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cdc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ce0:	d10d      	bne.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004ce2:	4b12      	ldr	r3, [pc, #72]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cf6:	490d      	ldr	r1, [pc, #52]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	608b      	str	r3, [r1, #8]
 8004cfc:	e005      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004cfe:	4b0b      	ldr	r3, [pc, #44]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	4a0a      	ldr	r2, [pc, #40]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d04:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004d08:	6093      	str	r3, [r2, #8]
 8004d0a:	4b08      	ldr	r3, [pc, #32]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d16:	4905      	ldr	r1, [pc, #20]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	42470068 	.word	0x42470068
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	40007000 	.word	0x40007000
 8004d34:	42470e40 	.word	0x42470e40

08004d38 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d101      	bne.n	8004d4a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e083      	b.n	8004e52 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	7f5b      	ldrb	r3, [r3, #29]
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d105      	bne.n	8004d60 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f7fc fe1a 	bl	8001994 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2202      	movs	r2, #2
 8004d64:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	22ca      	movs	r2, #202	; 0xca
 8004d6c:	625a      	str	r2, [r3, #36]	; 0x24
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2253      	movs	r2, #83	; 0x53
 8004d74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f897 	bl	8004eaa <RTC_EnterInitMode>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d008      	beq.n	8004d94 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	22ff      	movs	r2, #255	; 0xff
 8004d88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2204      	movs	r2, #4
 8004d8e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e05e      	b.n	8004e52 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	6812      	ldr	r2, [r2, #0]
 8004d9e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004da2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004da6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6899      	ldr	r1, [r3, #8]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685a      	ldr	r2, [r3, #4]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	431a      	orrs	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	68d2      	ldr	r2, [r2, #12]
 8004dce:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6919      	ldr	r1, [r3, #16]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	041a      	lsls	r2, r3, #16
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	430a      	orrs	r2, r1
 8004de2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68da      	ldr	r2, [r3, #12]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004df2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 0320 	and.w	r3, r3, #32
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10e      	bne.n	8004e20 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 f829 	bl	8004e5a <HAL_RTC_WaitForSynchro>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d008      	beq.n	8004e20 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	22ff      	movs	r2, #255	; 0xff
 8004e14:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2204      	movs	r2, #4
 8004e1a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e018      	b.n	8004e52 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e2e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699a      	ldr	r2, [r3, #24]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	22ff      	movs	r2, #255	; 0xff
 8004e48:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004e50:	2300      	movs	r3, #0
  }
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3708      	adds	r7, #8
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}

08004e5a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b084      	sub	sp, #16
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e74:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e76:	f7fd f945 	bl	8002104 <HAL_GetTick>
 8004e7a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004e7c:	e009      	b.n	8004e92 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004e7e:	f7fd f941 	bl	8002104 <HAL_GetTick>
 8004e82:	4602      	mov	r2, r0
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e8c:	d901      	bls.n	8004e92 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e007      	b.n	8004ea2 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f003 0320 	and.w	r3, r3, #32
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d0ee      	beq.n	8004e7e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b084      	sub	sp, #16
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d119      	bne.n	8004ef8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ecc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ece:	f7fd f919 	bl	8002104 <HAL_GetTick>
 8004ed2:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004ed4:	e009      	b.n	8004eea <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004ed6:	f7fd f915 	bl	8002104 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ee4:	d901      	bls.n	8004eea <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e007      	b.n	8004efa <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0ee      	beq.n	8004ed6 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b082      	sub	sp, #8
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e022      	b.n	8004f5a <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d105      	bne.n	8004f2c <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7fc fd4a 	bl	80019c0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2203      	movs	r2, #3
 8004f30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f815 	bl	8004f64 <HAL_SD_InitCard>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e00a      	b.n	8004f5a <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3708      	adds	r7, #8
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004f64:	b5b0      	push	{r4, r5, r7, lr}
 8004f66:	b08e      	sub	sp, #56	; 0x38
 8004f68:	af04      	add	r7, sp, #16
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004f70:	2300      	movs	r3, #0
 8004f72:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004f74:	2300      	movs	r3, #0
 8004f76:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004f80:	2376      	movs	r3, #118	; 0x76
 8004f82:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681d      	ldr	r5, [r3, #0]
 8004f88:	466c      	mov	r4, sp
 8004f8a:	f107 0314 	add.w	r3, r7, #20
 8004f8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f96:	f107 0308 	add.w	r3, r7, #8
 8004f9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f9c:	4628      	mov	r0, r5
 8004f9e:	f002 fec7 	bl	8007d30 <SDIO_Init>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d001      	beq.n	8004fb4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e031      	b.n	8005018 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004fb4:	4b1a      	ldr	r3, [pc, #104]	; (8005020 <HAL_SD_InitCard+0xbc>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f002 feff 	bl	8007dc2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004fc4:	4b16      	ldr	r3, [pc, #88]	; (8005020 <HAL_SD_InitCard+0xbc>)
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f001 f91c 	bl	8006208 <SD_PowerON>
 8004fd0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fd2:	6a3b      	ldr	r3, [r7, #32]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00b      	beq.n	8004ff0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e013      	b.n	8005018 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f001 f83b 	bl	800606c <SD_InitCard>
 8004ff6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00b      	beq.n	8005016 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800500a:	6a3b      	ldr	r3, [r7, #32]
 800500c:	431a      	orrs	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e000      	b.n	8005018 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	3728      	adds	r7, #40	; 0x28
 800501c:	46bd      	mov	sp, r7
 800501e:	bdb0      	pop	{r4, r5, r7, pc}
 8005020:	422580a0 	.word	0x422580a0

08005024 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b092      	sub	sp, #72	; 0x48
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005032:	f7fd f867 	bl	8002104 <HAL_GetTick>
 8005036:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d107      	bne.n	8005056 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e1d9      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b01      	cmp	r3, #1
 8005060:	f040 81cc 	bne.w	80053fc <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800506a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	441a      	add	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005074:	429a      	cmp	r2, r3
 8005076:	d907      	bls.n	8005088 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e1c0      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2203      	movs	r2, #3
 800508c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2200      	movs	r2, #0
 8005096:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509c:	2b01      	cmp	r3, #1
 800509e:	d002      	beq.n	80050a6 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80050a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a2:	025b      	lsls	r3, r3, #9
 80050a4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80050ae:	4618      	mov	r0, r3
 80050b0:	f002 ff1a 	bl	8007ee8 <SDMMC_CmdBlockLength>
 80050b4:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80050b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00f      	beq.n	80050dc <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a9b      	ldr	r2, [pc, #620]	; (8005330 <HAL_SD_ReadBlocks+0x30c>)
 80050c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050ca:	431a      	orrs	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e196      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80050dc:	f04f 33ff 	mov.w	r3, #4294967295
 80050e0:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	025b      	lsls	r3, r3, #9
 80050e6:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80050e8:	2390      	movs	r3, #144	; 0x90
 80050ea:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80050ec:	2302      	movs	r3, #2
 80050ee:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80050f0:	2300      	movs	r3, #0
 80050f2:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80050f4:	2301      	movs	r3, #1
 80050f6:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f107 0214 	add.w	r2, r7, #20
 8005100:	4611      	mov	r1, r2
 8005102:	4618      	mov	r0, r3
 8005104:	f002 fec4 	bl	8007e90 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d90a      	bls.n	8005124 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2202      	movs	r2, #2
 8005112:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800511a:	4618      	mov	r0, r3
 800511c:	f002 ff28 	bl	8007f70 <SDMMC_CmdReadMultiBlock>
 8005120:	6478      	str	r0, [r7, #68]	; 0x44
 8005122:	e009      	b.n	8005138 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2201      	movs	r2, #1
 8005128:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005130:	4618      	mov	r0, r3
 8005132:	f002 fefb 	bl	8007f2c <SDMMC_CmdReadSingleBlock>
 8005136:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005138:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800513a:	2b00      	cmp	r3, #0
 800513c:	d012      	beq.n	8005164 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a7b      	ldr	r2, [pc, #492]	; (8005330 <HAL_SD_ReadBlocks+0x30c>)
 8005144:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800514a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800514c:	431a      	orrs	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e152      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005168:	e061      	b.n	800522e <HAL_SD_ReadBlocks+0x20a>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005170:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d03c      	beq.n	80051f2 <HAL_SD_ReadBlocks+0x1ce>
 8005178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800517a:	2b00      	cmp	r3, #0
 800517c:	d039      	beq.n	80051f2 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800517e:	2300      	movs	r3, #0
 8005180:	643b      	str	r3, [r7, #64]	; 0x40
 8005182:	e033      	b.n	80051ec <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4618      	mov	r0, r3
 800518a:	f002 fdfc 	bl	8007d86 <SDIO_ReadFIFO>
 800518e:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8005190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005192:	b2da      	uxtb	r2, r3
 8005194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005196:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800519a:	3301      	adds	r3, #1
 800519c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800519e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051a0:	3b01      	subs	r3, #1
 80051a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80051a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a6:	0a1b      	lsrs	r3, r3, #8
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051ac:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80051ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051b0:	3301      	adds	r3, #1
 80051b2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80051b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051b6:	3b01      	subs	r3, #1
 80051b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80051ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051bc:	0c1b      	lsrs	r3, r3, #16
 80051be:	b2da      	uxtb	r2, r3
 80051c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051c2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80051c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051c6:	3301      	adds	r3, #1
 80051c8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80051ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051cc:	3b01      	subs	r3, #1
 80051ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80051d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d2:	0e1b      	lsrs	r3, r3, #24
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051d8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80051da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051dc:	3301      	adds	r3, #1
 80051de:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80051e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051e2:	3b01      	subs	r3, #1
 80051e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80051e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051e8:	3301      	adds	r3, #1
 80051ea:	643b      	str	r3, [r7, #64]	; 0x40
 80051ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051ee:	2b07      	cmp	r3, #7
 80051f0:	d9c8      	bls.n	8005184 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80051f2:	f7fc ff87 	bl	8002104 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80051fe:	429a      	cmp	r2, r3
 8005200:	d902      	bls.n	8005208 <HAL_SD_ReadBlocks+0x1e4>
 8005202:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005204:	2b00      	cmp	r3, #0
 8005206:	d112      	bne.n	800522e <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a48      	ldr	r2, [pc, #288]	; (8005330 <HAL_SD_ReadBlocks+0x30c>)
 800520e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005214:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e0ed      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005234:	f240 332a 	movw	r3, #810	; 0x32a
 8005238:	4013      	ands	r3, r2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d095      	beq.n	800516a <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005248:	2b00      	cmp	r3, #0
 800524a:	d022      	beq.n	8005292 <HAL_SD_ReadBlocks+0x26e>
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d91f      	bls.n	8005292 <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005256:	2b03      	cmp	r3, #3
 8005258:	d01b      	beq.n	8005292 <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4618      	mov	r0, r3
 8005260:	f002 feec 	bl	800803c <SDMMC_CmdStopTransfer>
 8005264:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005266:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005268:	2b00      	cmp	r3, #0
 800526a:	d012      	beq.n	8005292 <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a2f      	ldr	r2, [pc, #188]	; (8005330 <HAL_SD_ReadBlocks+0x30c>)
 8005272:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005278:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800527a:	431a      	orrs	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e0bb      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005298:	f003 0308 	and.w	r3, r3, #8
 800529c:	2b00      	cmp	r3, #0
 800529e:	d012      	beq.n	80052c6 <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a22      	ldr	r2, [pc, #136]	; (8005330 <HAL_SD_ReadBlocks+0x30c>)
 80052a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ac:	f043 0208 	orr.w	r2, r3, #8
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e0a1      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d012      	beq.n	80052fa <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a15      	ldr	r2, [pc, #84]	; (8005330 <HAL_SD_ReadBlocks+0x30c>)
 80052da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e0:	f043 0202 	orr.w	r2, r3, #2
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e087      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005300:	f003 0320 	and.w	r3, r3, #32
 8005304:	2b00      	cmp	r3, #0
 8005306:	d064      	beq.n	80053d2 <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a08      	ldr	r2, [pc, #32]	; (8005330 <HAL_SD_ReadBlocks+0x30c>)
 800530e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005314:	f043 0220 	orr.w	r2, r3, #32
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e06d      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
 800532e:	bf00      	nop
 8005330:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4618      	mov	r0, r3
 800533a:	f002 fd24 	bl	8007d86 <SDIO_ReadFIFO>
 800533e:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8005340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005342:	b2da      	uxtb	r2, r3
 8005344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005346:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800534a:	3301      	adds	r3, #1
 800534c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800534e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005350:	3b01      	subs	r3, #1
 8005352:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005356:	0a1b      	lsrs	r3, r3, #8
 8005358:	b2da      	uxtb	r2, r3
 800535a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800535c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800535e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005360:	3301      	adds	r3, #1
 8005362:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005364:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005366:	3b01      	subs	r3, #1
 8005368:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800536a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800536c:	0c1b      	lsrs	r3, r3, #16
 800536e:	b2da      	uxtb	r2, r3
 8005370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005372:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005376:	3301      	adds	r3, #1
 8005378:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800537a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800537c:	3b01      	subs	r3, #1
 800537e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005382:	0e1b      	lsrs	r3, r3, #24
 8005384:	b2da      	uxtb	r2, r3
 8005386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005388:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800538a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800538c:	3301      	adds	r3, #1
 800538e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005390:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005392:	3b01      	subs	r3, #1
 8005394:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005396:	f7fc feb5 	bl	8002104 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d902      	bls.n	80053ac <HAL_SD_ReadBlocks+0x388>
 80053a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d112      	bne.n	80053d2 <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a18      	ldr	r2, [pc, #96]	; (8005414 <HAL_SD_ReadBlocks+0x3f0>)
 80053b2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e01b      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d002      	beq.n	80053e6 <HAL_SD_ReadBlocks+0x3c2>
 80053e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1a6      	bne.n	8005334 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f240 523a 	movw	r2, #1338	; 0x53a
 80053ee:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80053f8:	2300      	movs	r3, #0
 80053fa:	e006      	b.n	800540a <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005400:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
  }
}
 800540a:	4618      	mov	r0, r3
 800540c:	3748      	adds	r7, #72	; 0x48
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	004005ff 	.word	0x004005ff

08005418 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b092      	sub	sp, #72	; 0x48
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	607a      	str	r2, [r7, #4]
 8005424:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005426:	f7fc fe6d 	bl	8002104 <HAL_GetTick>
 800542a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d107      	bne.n	800544a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e184      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b01      	cmp	r3, #1
 8005454:	f040 8177 	bne.w	8005746 <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800545e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	441a      	add	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005468:	429a      	cmp	r2, r3
 800546a:	d907      	bls.n	800547c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005470:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e16b      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2203      	movs	r2, #3
 8005480:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2200      	movs	r2, #0
 800548a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005490:	2b01      	cmp	r3, #1
 8005492:	d002      	beq.n	800549a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005496:	025b      	lsls	r3, r3, #9
 8005498:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054a2:	4618      	mov	r0, r3
 80054a4:	f002 fd20 	bl	8007ee8 <SDMMC_CmdBlockLength>
 80054a8:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80054aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00f      	beq.n	80054d0 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a9d      	ldr	r2, [pc, #628]	; (800572c <HAL_SD_WriteBlocks+0x314>)
 80054b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054be:	431a      	orrs	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e141      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80054d0:	f04f 33ff 	mov.w	r3, #4294967295
 80054d4:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	025b      	lsls	r3, r3, #9
 80054da:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80054dc:	2390      	movs	r3, #144	; 0x90
 80054de:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80054e0:	2300      	movs	r3, #0
 80054e2:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80054e4:	2300      	movs	r3, #0
 80054e6:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80054e8:	2301      	movs	r3, #1
 80054ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f107 0218 	add.w	r2, r7, #24
 80054f4:	4611      	mov	r1, r2
 80054f6:	4618      	mov	r0, r3
 80054f8:	f002 fcca 	bl	8007e90 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d90a      	bls.n	8005518 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2220      	movs	r2, #32
 8005506:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800550e:	4618      	mov	r0, r3
 8005510:	f002 fd72 	bl	8007ff8 <SDMMC_CmdWriteMultiBlock>
 8005514:	6478      	str	r0, [r7, #68]	; 0x44
 8005516:	e009      	b.n	800552c <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2210      	movs	r2, #16
 800551c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005524:	4618      	mov	r0, r3
 8005526:	f002 fd45 	bl	8007fb4 <SDMMC_CmdWriteSingleBlock>
 800552a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800552c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800552e:	2b00      	cmp	r3, #0
 8005530:	d012      	beq.n	8005558 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a7d      	ldr	r2, [pc, #500]	; (800572c <HAL_SD_WriteBlocks+0x314>)
 8005538:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800553e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005540:	431a      	orrs	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2201      	movs	r2, #1
 800554a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e0fd      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800555c:	e065      	b.n	800562a <HAL_SD_WriteBlocks+0x212>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005564:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d040      	beq.n	80055ee <HAL_SD_WriteBlocks+0x1d6>
 800556c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800556e:	2b00      	cmp	r3, #0
 8005570:	d03d      	beq.n	80055ee <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8005572:	2300      	movs	r3, #0
 8005574:	643b      	str	r3, [r7, #64]	; 0x40
 8005576:	e037      	b.n	80055e8 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8005578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800557e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005580:	3301      	adds	r3, #1
 8005582:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005586:	3b01      	subs	r3, #1
 8005588:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800558a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	021a      	lsls	r2, r3, #8
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	4313      	orrs	r3, r2
 8005594:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005598:	3301      	adds	r3, #1
 800559a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800559c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800559e:	3b01      	subs	r3, #1
 80055a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80055a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	041a      	lsls	r2, r3, #16
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80055ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055b0:	3301      	adds	r3, #1
 80055b2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80055b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b6:	3b01      	subs	r3, #1
 80055b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80055ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	061a      	lsls	r2, r3, #24
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80055c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055c8:	3301      	adds	r3, #1
 80055ca:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80055cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055ce:	3b01      	subs	r3, #1
 80055d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f107 0214 	add.w	r2, r7, #20
 80055da:	4611      	mov	r1, r2
 80055dc:	4618      	mov	r0, r3
 80055de:	f002 fbdf 	bl	8007da0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80055e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055e4:	3301      	adds	r3, #1
 80055e6:	643b      	str	r3, [r7, #64]	; 0x40
 80055e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055ea:	2b07      	cmp	r3, #7
 80055ec:	d9c4      	bls.n	8005578 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80055ee:	f7fc fd89 	bl	8002104 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d902      	bls.n	8005604 <HAL_SD_WriteBlocks+0x1ec>
 80055fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005600:	2b00      	cmp	r3, #0
 8005602:	d112      	bne.n	800562a <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a48      	ldr	r2, [pc, #288]	; (800572c <HAL_SD_WriteBlocks+0x314>)
 800560a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005610:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005612:	431a      	orrs	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e094      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005630:	f240 331a 	movw	r3, #794	; 0x31a
 8005634:	4013      	ands	r3, r2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d091      	beq.n	800555e <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005644:	2b00      	cmp	r3, #0
 8005646:	d022      	beq.n	800568e <HAL_SD_WriteBlocks+0x276>
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	2b01      	cmp	r3, #1
 800564c:	d91f      	bls.n	800568e <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005652:	2b03      	cmp	r3, #3
 8005654:	d01b      	beq.n	800568e <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4618      	mov	r0, r3
 800565c:	f002 fcee 	bl	800803c <SDMMC_CmdStopTransfer>
 8005660:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005662:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005664:	2b00      	cmp	r3, #0
 8005666:	d012      	beq.n	800568e <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a2f      	ldr	r2, [pc, #188]	; (800572c <HAL_SD_WriteBlocks+0x314>)
 800566e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005674:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005676:	431a      	orrs	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e062      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005694:	f003 0308 	and.w	r3, r3, #8
 8005698:	2b00      	cmp	r3, #0
 800569a:	d012      	beq.n	80056c2 <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a22      	ldr	r2, [pc, #136]	; (800572c <HAL_SD_WriteBlocks+0x314>)
 80056a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a8:	f043 0208 	orr.w	r2, r3, #8
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e048      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d012      	beq.n	80056f6 <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a15      	ldr	r2, [pc, #84]	; (800572c <HAL_SD_WriteBlocks+0x314>)
 80056d6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056dc:	f043 0202 	orr.w	r2, r3, #2
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e02e      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056fc:	f003 0310 	and.w	r3, r3, #16
 8005700:	2b00      	cmp	r3, #0
 8005702:	d015      	beq.n	8005730 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a08      	ldr	r2, [pc, #32]	; (800572c <HAL_SD_WriteBlocks+0x314>)
 800570a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005710:	f043 0210 	orr.w	r2, r3, #16
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e014      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
 800572a:	bf00      	nop
 800572c:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f240 523a 	movw	r2, #1338	; 0x53a
 8005738:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005742:	2300      	movs	r3, #0
 8005744:	e006      	b.n	8005754 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
  }
}
 8005754:	4618      	mov	r0, r3
 8005756:	3748      	adds	r7, #72	; 0x48
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005768:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005770:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d008      	beq.n	800578a <HAL_SD_IRQHandler+0x2e>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f003 0308 	and.w	r3, r3, #8
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 ff56 	bl	8006634 <SD_Read_IT>
 8005788:	e165      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 808f 	beq.w	80058b8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057a2:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	6812      	ldr	r2, [r2, #0]
 80057ae:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 80057b2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80057b6:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0201 	bic.w	r2, r2, #1
 80057c6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f003 0308 	and.w	r3, r3, #8
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d039      	beq.n	8005846 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d104      	bne.n	80057e6 <HAL_SD_IRQHandler+0x8a>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f003 0320 	and.w	r3, r3, #32
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d011      	beq.n	800580a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f002 fc26 	bl	800803c <SDMMC_CmdStopTransfer>
 80057f0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d008      	beq.n	800580a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	431a      	orrs	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f943 	bl	8005a90 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f240 523a 	movw	r2, #1338	; 0x53a
 8005812:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b00      	cmp	r3, #0
 800582a:	d104      	bne.n	8005836 <HAL_SD_IRQHandler+0xda>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f003 0302 	and.w	r3, r3, #2
 8005832:	2b00      	cmp	r3, #0
 8005834:	d003      	beq.n	800583e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 f920 	bl	8005a7c <HAL_SD_RxCpltCallback>
 800583c:	e10b      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 f912 	bl	8005a68 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005844:	e107      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584c:	2b00      	cmp	r3, #0
 800584e:	f000 8102 	beq.w	8005a56 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f003 0320 	and.w	r3, r3, #32
 8005858:	2b00      	cmp	r3, #0
 800585a:	d011      	beq.n	8005880 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4618      	mov	r0, r3
 8005862:	f002 fbeb 	bl	800803c <SDMMC_CmdStopTransfer>
 8005866:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d008      	beq.n	8005880 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	431a      	orrs	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f908 	bl	8005a90 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b00      	cmp	r3, #0
 8005888:	f040 80e5 	bne.w	8005a56 <HAL_SD_IRQHandler+0x2fa>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f003 0302 	and.w	r3, r3, #2
 8005892:	2b00      	cmp	r3, #0
 8005894:	f040 80df 	bne.w	8005a56 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 0208 	bic.w	r2, r2, #8
 80058a6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f8d9 	bl	8005a68 <HAL_SD_TxCpltCallback>
}
 80058b6:	e0ce      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d008      	beq.n	80058d8 <HAL_SD_IRQHandler+0x17c>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f003 0308 	and.w	r3, r3, #8
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d003      	beq.n	80058d8 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 ff00 	bl	80066d6 <SD_Write_IT>
 80058d6:	e0be      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058de:	f240 233a 	movw	r3, #570	; 0x23a
 80058e2:	4013      	ands	r3, r2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 80b6 	beq.w	8005a56 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d005      	beq.n	8005904 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fc:	f043 0202 	orr.w	r2, r3, #2
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800590a:	f003 0308 	and.w	r3, r3, #8
 800590e:	2b00      	cmp	r3, #0
 8005910:	d005      	beq.n	800591e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005916:	f043 0208 	orr.w	r2, r3, #8
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005924:	f003 0320 	and.w	r3, r3, #32
 8005928:	2b00      	cmp	r3, #0
 800592a:	d005      	beq.n	8005938 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005930:	f043 0220 	orr.w	r2, r3, #32
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800593e:	f003 0310 	and.w	r3, r3, #16
 8005942:	2b00      	cmp	r3, #0
 8005944:	d005      	beq.n	8005952 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594a:	f043 0210 	orr.w	r2, r3, #16
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005958:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800595c:	2b00      	cmp	r3, #0
 800595e:	d005      	beq.n	800596c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005964:	f043 0208 	orr.w	r2, r3, #8
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f240 723a 	movw	r2, #1850	; 0x73a
 8005974:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6812      	ldr	r2, [r2, #0]
 8005980:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005984:	f023 0302 	bic.w	r3, r3, #2
 8005988:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4618      	mov	r0, r3
 8005990:	f002 fb54 	bl	800803c <SDMMC_CmdStopTransfer>
 8005994:	4602      	mov	r2, r0
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599a:	431a      	orrs	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f003 0308 	and.w	r3, r3, #8
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f869 	bl	8005a90 <HAL_SD_ErrorCallback>
}
 80059be:	e04a      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d045      	beq.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f003 0310 	and.w	r3, r3, #16
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d104      	bne.n	80059de <HAL_SD_IRQHandler+0x282>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f003 0320 	and.w	r3, r3, #32
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d011      	beq.n	8005a02 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059e2:	4a1f      	ldr	r2, [pc, #124]	; (8005a60 <HAL_SD_IRQHandler+0x304>)
 80059e4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7fc fd78 	bl	80024e0 <HAL_DMA_Abort_IT>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d02f      	beq.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 fac8 	bl	8005f90 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005a00:	e029      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f003 0301 	and.w	r3, r3, #1
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d104      	bne.n	8005a16 <HAL_SD_IRQHandler+0x2ba>
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d011      	beq.n	8005a3a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	4a12      	ldr	r2, [pc, #72]	; (8005a64 <HAL_SD_IRQHandler+0x308>)
 8005a1c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fc fd5c 	bl	80024e0 <HAL_DMA_Abort_IT>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d013      	beq.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 fae3 	bl	8005ffe <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005a38:	e00d      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f828 	bl	8005aa4 <HAL_SD_AbortCallback>
}
 8005a54:	e7ff      	b.n	8005a56 <HAL_SD_IRQHandler+0x2fa>
 8005a56:	bf00      	nop
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	08005f91 	.word	0x08005f91
 8005a64:	08005fff 	.word	0x08005fff

08005a68 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: Pointer to SD handle
  * @retval None
  */
__weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ac6:	0f9b      	lsrs	r3, r3, #30
 8005ac8:	b2da      	uxtb	r2, r3
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ad2:	0e9b      	lsrs	r3, r3, #26
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	b2da      	uxtb	r2, r3
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ae4:	0e1b      	lsrs	r3, r3, #24
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	f003 0303 	and.w	r3, r3, #3
 8005aec:	b2da      	uxtb	r2, r3
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005af6:	0c1b      	lsrs	r3, r3, #16
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b02:	0a1b      	lsrs	r3, r3, #8
 8005b04:	b2da      	uxtb	r2, r3
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b0e:	b2da      	uxtb	r2, r3
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b18:	0d1b      	lsrs	r3, r3, #20
 8005b1a:	b29a      	uxth	r2, r3
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b24:	0c1b      	lsrs	r3, r3, #16
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	f003 030f 	and.w	r3, r3, #15
 8005b2c:	b2da      	uxtb	r2, r3
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b36:	0bdb      	lsrs	r3, r3, #15
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	f003 0301 	and.w	r3, r3, #1
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b48:	0b9b      	lsrs	r3, r3, #14
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	f003 0301 	and.w	r3, r3, #1
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b5a:	0b5b      	lsrs	r3, r3, #13
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	b2da      	uxtb	r2, r3
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b6c:	0b1b      	lsrs	r3, r3, #12
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	b2da      	uxtb	r2, r3
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d163      	bne.n	8005c50 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b8c:	009a      	lsls	r2, r3, #2
 8005b8e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005b92:	4013      	ands	r3, r2
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005b98:	0f92      	lsrs	r2, r2, #30
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ba4:	0edb      	lsrs	r3, r3, #27
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	f003 0307 	and.w	r3, r3, #7
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bb6:	0e1b      	lsrs	r3, r3, #24
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	f003 0307 	and.w	r3, r3, #7
 8005bbe:	b2da      	uxtb	r2, r3
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bc8:	0d5b      	lsrs	r3, r3, #21
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	f003 0307 	and.w	r3, r3, #7
 8005bd0:	b2da      	uxtb	r2, r3
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bda:	0c9b      	lsrs	r3, r3, #18
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	f003 0307 	and.w	r3, r3, #7
 8005be2:	b2da      	uxtb	r2, r3
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bec:	0bdb      	lsrs	r3, r3, #15
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	f003 0307 	and.w	r3, r3, #7
 8005bf4:	b2da      	uxtb	r2, r3
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	1c5a      	adds	r2, r3, #1
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	7e1b      	ldrb	r3, [r3, #24]
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	f003 0307 	and.w	r3, r3, #7
 8005c0e:	3302      	adds	r3, #2
 8005c10:	2201      	movs	r2, #1
 8005c12:	fa02 f303 	lsl.w	r3, r2, r3
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005c1a:	fb02 f203 	mul.w	r2, r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	7a1b      	ldrb	r3, [r3, #8]
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	f003 030f 	and.w	r3, r3, #15
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	409a      	lsls	r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005c3c:	0a52      	lsrs	r2, r2, #9
 8005c3e:	fb02 f203 	mul.w	r2, r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c4c:	661a      	str	r2, [r3, #96]	; 0x60
 8005c4e:	e031      	b.n	8005cb4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d11d      	bne.n	8005c94 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c5c:	041b      	lsls	r3, r3, #16
 8005c5e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c66:	0c1b      	lsrs	r3, r3, #16
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	3301      	adds	r3, #1
 8005c74:	029a      	lsls	r2, r3, #10
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c88:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	661a      	str	r2, [r3, #96]	; 0x60
 8005c92:	e00f      	b.n	8005cb4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a58      	ldr	r2, [pc, #352]	; (8005dfc <HAL_SD_GetCardCSD+0x344>)
 8005c9a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e09d      	b.n	8005df0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cb8:	0b9b      	lsrs	r3, r3, #14
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	b2da      	uxtb	r2, r3
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cca:	09db      	lsrs	r3, r3, #7
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cd2:	b2da      	uxtb	r2, r3
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ce2:	b2da      	uxtb	r2, r3
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cec:	0fdb      	lsrs	r3, r3, #31
 8005cee:	b2da      	uxtb	r2, r3
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf8:	0f5b      	lsrs	r3, r3, #29
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	f003 0303 	and.w	r3, r3, #3
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d0a:	0e9b      	lsrs	r3, r3, #26
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	f003 0307 	and.w	r3, r3, #7
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d1c:	0d9b      	lsrs	r3, r3, #22
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	f003 030f 	and.w	r3, r3, #15
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d2e:	0d5b      	lsrs	r3, r3, #21
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	f003 0301 	and.w	r3, r3, #1
 8005d36:	b2da      	uxtb	r2, r3
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d4a:	0c1b      	lsrs	r3, r3, #16
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d5e:	0bdb      	lsrs	r3, r3, #15
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	f003 0301 	and.w	r3, r3, #1
 8005d66:	b2da      	uxtb	r2, r3
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d72:	0b9b      	lsrs	r3, r3, #14
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	b2da      	uxtb	r2, r3
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d86:	0b5b      	lsrs	r3, r3, #13
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d9a:	0b1b      	lsrs	r3, r3, #12
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	f003 0301 	and.w	r3, r3, #1
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dae:	0a9b      	lsrs	r3, r3, #10
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	f003 0303 	and.w	r3, r3, #3
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc2:	0a1b      	lsrs	r3, r3, #8
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	f003 0303 	and.w	r3, r3, #3
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dd6:	085b      	lsrs	r3, r3, #1
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005dee:	2300      	movs	r3, #0
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr
 8005dfc:	004005ff 	.word	0x004005ff

08005e00 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005e58:	b5b0      	push	{r4, r5, r7, lr}
 8005e5a:	b08e      	sub	sp, #56	; 0x38
 8005e5c:	af04      	add	r7, sp, #16
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2203      	movs	r2, #3
 8005e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e6e:	2b03      	cmp	r3, #3
 8005e70:	d02e      	beq.n	8005ed0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e78:	d106      	bne.n	8005e88 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	639a      	str	r2, [r3, #56]	; 0x38
 8005e86:	e029      	b.n	8005edc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e8e:	d10a      	bne.n	8005ea6 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 fa6f 	bl	8006374 <SD_WideBus_Enable>
 8005e96:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	639a      	str	r2, [r3, #56]	; 0x38
 8005ea4:	e01a      	b.n	8005edc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10a      	bne.n	8005ec2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 faac 	bl	800640a <SD_WideBus_Disable>
 8005eb2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	639a      	str	r2, [r3, #56]	; 0x38
 8005ec0:	e00c      	b.n	8005edc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	639a      	str	r2, [r3, #56]	; 0x38
 8005ece:	e005      	b.n	8005edc <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ed4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d009      	beq.n	8005ef8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a18      	ldr	r2, [pc, #96]	; (8005f4c <HAL_SD_ConfigWideBusOperation+0xf4>)
 8005eea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e024      	b.n	8005f42 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681d      	ldr	r5, [r3, #0]
 8005f1e:	466c      	mov	r4, sp
 8005f20:	f107 0318 	add.w	r3, r7, #24
 8005f24:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005f28:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005f2c:	f107 030c 	add.w	r3, r7, #12
 8005f30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f32:	4628      	mov	r0, r5
 8005f34:	f001 fefc 	bl	8007d30 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3728      	adds	r7, #40	; 0x28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bdb0      	pop	{r4, r5, r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	004005ff 	.word	0x004005ff

08005f50 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005f5c:	f107 030c 	add.w	r3, r7, #12
 8005f60:	4619      	mov	r1, r3
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f9de 	bl	8006324 <SD_SendStatus>
 8005f68:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d005      	beq.n	8005f7c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	431a      	orrs	r2, r3
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	0a5b      	lsrs	r3, r3, #9
 8005f80:	f003 030f 	and.w	r3, r3, #15
 8005f84:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005f86:	693b      	ldr	r3, [r7, #16]
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3718      	adds	r7, #24
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f240 523a 	movw	r2, #1338	; 0x53a
 8005fa6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f7ff ffd1 	bl	8005f50 <HAL_SD_GetCardState>
 8005fae:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	2b06      	cmp	r3, #6
 8005fc2:	d002      	beq.n	8005fca <SD_DMATxAbort+0x3a>
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	2b05      	cmp	r3, #5
 8005fc8:	d10a      	bne.n	8005fe0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f002 f834 	bl	800803c <SDMMC_CmdStopTransfer>
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fda:	431a      	orrs	r2, r3
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d103      	bne.n	8005ff0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f7ff fd5b 	bl	8005aa4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005fee:	e002      	b.n	8005ff6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7ff fd4d 	bl	8005a90 <HAL_SD_ErrorCallback>
}
 8005ff6:	bf00      	nop
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800600a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f240 523a 	movw	r2, #1338	; 0x53a
 8006014:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f7ff ff9a 	bl	8005f50 <HAL_SD_GetCardState>
 800601c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2201      	movs	r2, #1
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	2b06      	cmp	r3, #6
 8006030:	d002      	beq.n	8006038 <SD_DMARxAbort+0x3a>
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2b05      	cmp	r3, #5
 8006036:	d10a      	bne.n	800604e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4618      	mov	r0, r3
 800603e:	f001 fffd 	bl	800803c <SDMMC_CmdStopTransfer>
 8006042:	4602      	mov	r2, r0
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006048:	431a      	orrs	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006052:	2b00      	cmp	r3, #0
 8006054:	d103      	bne.n	800605e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f7ff fd24 	bl	8005aa4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800605c:	e002      	b.n	8006064 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f7ff fd16 	bl	8005a90 <HAL_SD_ErrorCallback>
}
 8006064:	bf00      	nop
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800606c:	b5b0      	push	{r4, r5, r7, lr}
 800606e:	b094      	sub	sp, #80	; 0x50
 8006070:	af04      	add	r7, sp, #16
 8006072:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006074:	2301      	movs	r3, #1
 8006076:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4618      	mov	r0, r3
 800607e:	f001 feaf 	bl	8007de0 <SDIO_GetPowerState>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d102      	bne.n	800608e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006088:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800608c:	e0b7      	b.n	80061fe <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006092:	2b03      	cmp	r3, #3
 8006094:	d02f      	beq.n	80060f6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4618      	mov	r0, r3
 800609c:	f002 f8d8 	bl	8008250 <SDMMC_CmdSendCID>
 80060a0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80060a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d001      	beq.n	80060ac <SD_InitCard+0x40>
    {
      return errorstate;
 80060a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060aa:	e0a8      	b.n	80061fe <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2100      	movs	r1, #0
 80060b2:	4618      	mov	r0, r3
 80060b4:	f001 fed9 	bl	8007e6a <SDIO_GetResponse>
 80060b8:	4602      	mov	r2, r0
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2104      	movs	r1, #4
 80060c4:	4618      	mov	r0, r3
 80060c6:	f001 fed0 	bl	8007e6a <SDIO_GetResponse>
 80060ca:	4602      	mov	r2, r0
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2108      	movs	r1, #8
 80060d6:	4618      	mov	r0, r3
 80060d8:	f001 fec7 	bl	8007e6a <SDIO_GetResponse>
 80060dc:	4602      	mov	r2, r0
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	210c      	movs	r1, #12
 80060e8:	4618      	mov	r0, r3
 80060ea:	f001 febe 	bl	8007e6a <SDIO_GetResponse>
 80060ee:	4602      	mov	r2, r0
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060fa:	2b03      	cmp	r3, #3
 80060fc:	d00d      	beq.n	800611a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f107 020e 	add.w	r2, r7, #14
 8006106:	4611      	mov	r1, r2
 8006108:	4618      	mov	r0, r3
 800610a:	f002 f8de 	bl	80082ca <SDMMC_CmdSetRelAdd>
 800610e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <SD_InitCard+0xae>
    {
      return errorstate;
 8006116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006118:	e071      	b.n	80061fe <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800611e:	2b03      	cmp	r3, #3
 8006120:	d036      	beq.n	8006190 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006122:	89fb      	ldrh	r3, [r7, #14]
 8006124:	461a      	mov	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006132:	041b      	lsls	r3, r3, #16
 8006134:	4619      	mov	r1, r3
 8006136:	4610      	mov	r0, r2
 8006138:	f002 f8a8 	bl	800828c <SDMMC_CmdSendCSD>
 800613c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800613e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006146:	e05a      	b.n	80061fe <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2100      	movs	r1, #0
 800614e:	4618      	mov	r0, r3
 8006150:	f001 fe8b 	bl	8007e6a <SDIO_GetResponse>
 8006154:	4602      	mov	r2, r0
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2104      	movs	r1, #4
 8006160:	4618      	mov	r0, r3
 8006162:	f001 fe82 	bl	8007e6a <SDIO_GetResponse>
 8006166:	4602      	mov	r2, r0
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2108      	movs	r1, #8
 8006172:	4618      	mov	r0, r3
 8006174:	f001 fe79 	bl	8007e6a <SDIO_GetResponse>
 8006178:	4602      	mov	r2, r0
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	210c      	movs	r1, #12
 8006184:	4618      	mov	r0, r3
 8006186:	f001 fe70 	bl	8007e6a <SDIO_GetResponse>
 800618a:	4602      	mov	r2, r0
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2104      	movs	r1, #4
 8006196:	4618      	mov	r0, r3
 8006198:	f001 fe67 	bl	8007e6a <SDIO_GetResponse>
 800619c:	4603      	mov	r3, r0
 800619e:	0d1a      	lsrs	r2, r3, #20
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80061a4:	f107 0310 	add.w	r3, r7, #16
 80061a8:	4619      	mov	r1, r3
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f7ff fc84 	bl	8005ab8 <HAL_SD_GetCardCSD>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d002      	beq.n	80061bc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80061b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80061ba:	e020      	b.n	80061fe <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6819      	ldr	r1, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061c4:	041b      	lsls	r3, r3, #16
 80061c6:	f04f 0400 	mov.w	r4, #0
 80061ca:	461a      	mov	r2, r3
 80061cc:	4623      	mov	r3, r4
 80061ce:	4608      	mov	r0, r1
 80061d0:	f001 ff56 	bl	8008080 <SDMMC_CmdSelDesel>
 80061d4:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80061d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d001      	beq.n	80061e0 <SD_InitCard+0x174>
  {
    return errorstate;
 80061dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061de:	e00e      	b.n	80061fe <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681d      	ldr	r5, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	466c      	mov	r4, sp
 80061e8:	f103 0210 	add.w	r2, r3, #16
 80061ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80061ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80061f2:	3304      	adds	r3, #4
 80061f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061f6:	4628      	mov	r0, r5
 80061f8:	f001 fd9a 	bl	8007d30 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3740      	adds	r7, #64	; 0x40
 8006202:	46bd      	mov	sp, r7
 8006204:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006208 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b086      	sub	sp, #24
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006210:	2300      	movs	r3, #0
 8006212:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	617b      	str	r3, [r7, #20]
 8006218:	2300      	movs	r3, #0
 800621a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4618      	mov	r0, r3
 8006222:	f001 ff50 	bl	80080c6 <SDMMC_CmdGoIdleState>
 8006226:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <SD_PowerON+0x2a>
  {
    return errorstate;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	e072      	b.n	8006318 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4618      	mov	r0, r3
 8006238:	f001 ff63 	bl	8008102 <SDMMC_CmdOperCond>
 800623c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00d      	beq.n	8006260 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4618      	mov	r0, r3
 8006250:	f001 ff39 	bl	80080c6 <SDMMC_CmdGoIdleState>
 8006254:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d004      	beq.n	8006266 <SD_PowerON+0x5e>
    {
      return errorstate;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	e05b      	b.n	8006318 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800626a:	2b01      	cmp	r3, #1
 800626c:	d137      	bne.n	80062de <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2100      	movs	r1, #0
 8006274:	4618      	mov	r0, r3
 8006276:	f001 ff63 	bl	8008140 <SDMMC_CmdAppCommand>
 800627a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d02d      	beq.n	80062de <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006282:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006286:	e047      	b.n	8006318 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2100      	movs	r1, #0
 800628e:	4618      	mov	r0, r3
 8006290:	f001 ff56 	bl	8008140 <SDMMC_CmdAppCommand>
 8006294:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d001      	beq.n	80062a0 <SD_PowerON+0x98>
    {
      return errorstate;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	e03b      	b.n	8006318 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	491e      	ldr	r1, [pc, #120]	; (8006320 <SD_PowerON+0x118>)
 80062a6:	4618      	mov	r0, r3
 80062a8:	f001 ff6c 	bl	8008184 <SDMMC_CmdAppOperCommand>
 80062ac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d002      	beq.n	80062ba <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80062b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80062b8:	e02e      	b.n	8006318 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	2100      	movs	r1, #0
 80062c0:	4618      	mov	r0, r3
 80062c2:	f001 fdd2 	bl	8007e6a <SDIO_GetResponse>
 80062c6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	0fdb      	lsrs	r3, r3, #31
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d101      	bne.n	80062d4 <SD_PowerON+0xcc>
 80062d0:	2301      	movs	r3, #1
 80062d2:	e000      	b.n	80062d6 <SD_PowerON+0xce>
 80062d4:	2300      	movs	r3, #0
 80062d6:	613b      	str	r3, [r7, #16]

    count++;
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	3301      	adds	r3, #1
 80062dc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d802      	bhi.n	80062ee <SD_PowerON+0xe6>
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d0cc      	beq.n	8006288 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d902      	bls.n	80062fe <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80062f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80062fc:	e00c      	b.n	8006318 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006304:	2b00      	cmp	r3, #0
 8006306:	d003      	beq.n	8006310 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	645a      	str	r2, [r3, #68]	; 0x44
 800630e:	e002      	b.n	8006316 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006316:	2300      	movs	r3, #0
}
 8006318:	4618      	mov	r0, r3
 800631a:	3718      	adds	r7, #24
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}
 8006320:	c1100000 	.word	0xc1100000

08006324 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d102      	bne.n	800633a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006334:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006338:	e018      	b.n	800636c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006342:	041b      	lsls	r3, r3, #16
 8006344:	4619      	mov	r1, r3
 8006346:	4610      	mov	r0, r2
 8006348:	f001 ffe0 	bl	800830c <SDMMC_CmdSendStatus>
 800634c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d001      	beq.n	8006358 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	e009      	b.n	800636c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2100      	movs	r1, #0
 800635e:	4618      	mov	r0, r3
 8006360:	f001 fd83 	bl	8007e6a <SDIO_GetResponse>
 8006364:	4602      	mov	r2, r0
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b086      	sub	sp, #24
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800637c:	2300      	movs	r3, #0
 800637e:	60fb      	str	r3, [r7, #12]
 8006380:	2300      	movs	r3, #0
 8006382:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2100      	movs	r1, #0
 800638a:	4618      	mov	r0, r3
 800638c:	f001 fd6d 	bl	8007e6a <SDIO_GetResponse>
 8006390:	4603      	mov	r3, r0
 8006392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006396:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800639a:	d102      	bne.n	80063a2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800639c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80063a0:	e02f      	b.n	8006402 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80063a2:	f107 030c 	add.w	r3, r7, #12
 80063a6:	4619      	mov	r1, r3
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 f879 	bl	80064a0 <SD_FindSCR>
 80063ae:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d001      	beq.n	80063ba <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	e023      	b.n	8006402 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d01c      	beq.n	80063fe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063cc:	041b      	lsls	r3, r3, #16
 80063ce:	4619      	mov	r1, r3
 80063d0:	4610      	mov	r0, r2
 80063d2:	f001 feb5 	bl	8008140 <SDMMC_CmdAppCommand>
 80063d6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d001      	beq.n	80063e2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	e00f      	b.n	8006402 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2102      	movs	r1, #2
 80063e8:	4618      	mov	r0, r3
 80063ea:	f001 feee 	bl	80081ca <SDMMC_CmdBusWidth>
 80063ee:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	e003      	b.n	8006402 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80063fa:	2300      	movs	r3, #0
 80063fc:	e001      	b.n	8006402 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80063fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006402:	4618      	mov	r0, r3
 8006404:	3718      	adds	r7, #24
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}

0800640a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b086      	sub	sp, #24
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006412:	2300      	movs	r3, #0
 8006414:	60fb      	str	r3, [r7, #12]
 8006416:	2300      	movs	r3, #0
 8006418:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2100      	movs	r1, #0
 8006420:	4618      	mov	r0, r3
 8006422:	f001 fd22 	bl	8007e6a <SDIO_GetResponse>
 8006426:	4603      	mov	r3, r0
 8006428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800642c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006430:	d102      	bne.n	8006438 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006432:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006436:	e02f      	b.n	8006498 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006438:	f107 030c 	add.w	r3, r7, #12
 800643c:	4619      	mov	r1, r3
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f82e 	bl	80064a0 <SD_FindSCR>
 8006444:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d001      	beq.n	8006450 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	e023      	b.n	8006498 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d01c      	beq.n	8006494 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006462:	041b      	lsls	r3, r3, #16
 8006464:	4619      	mov	r1, r3
 8006466:	4610      	mov	r0, r2
 8006468:	f001 fe6a 	bl	8008140 <SDMMC_CmdAppCommand>
 800646c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d001      	beq.n	8006478 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	e00f      	b.n	8006498 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2100      	movs	r1, #0
 800647e:	4618      	mov	r0, r3
 8006480:	f001 fea3 	bl	80081ca <SDMMC_CmdBusWidth>
 8006484:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d001      	beq.n	8006490 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	e003      	b.n	8006498 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006490:	2300      	movs	r3, #0
 8006492:	e001      	b.n	8006498 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006494:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006498:	4618      	mov	r0, r3
 800649a:	3718      	adds	r7, #24
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80064a0:	b590      	push	{r4, r7, lr}
 80064a2:	b08f      	sub	sp, #60	; 0x3c
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80064aa:	f7fb fe2b 	bl	8002104 <HAL_GetTick>
 80064ae:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80064b4:	2300      	movs	r3, #0
 80064b6:	60bb      	str	r3, [r7, #8]
 80064b8:	2300      	movs	r3, #0
 80064ba:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2108      	movs	r1, #8
 80064c6:	4618      	mov	r0, r3
 80064c8:	f001 fd0e 	bl	8007ee8 <SDMMC_CmdBlockLength>
 80064cc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80064ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80064d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d6:	e0a9      	b.n	800662c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064e0:	041b      	lsls	r3, r3, #16
 80064e2:	4619      	mov	r1, r3
 80064e4:	4610      	mov	r0, r2
 80064e6:	f001 fe2b 	bl	8008140 <SDMMC_CmdAppCommand>
 80064ea:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80064ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d001      	beq.n	80064f6 <SD_FindSCR+0x56>
  {
    return errorstate;
 80064f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f4:	e09a      	b.n	800662c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80064f6:	f04f 33ff 	mov.w	r3, #4294967295
 80064fa:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80064fc:	2308      	movs	r3, #8
 80064fe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006500:	2330      	movs	r3, #48	; 0x30
 8006502:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006504:	2302      	movs	r3, #2
 8006506:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006508:	2300      	movs	r3, #0
 800650a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800650c:	2301      	movs	r3, #1
 800650e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f107 0210 	add.w	r2, r7, #16
 8006518:	4611      	mov	r1, r2
 800651a:	4618      	mov	r0, r3
 800651c:	f001 fcb8 	bl	8007e90 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4618      	mov	r0, r3
 8006526:	f001 fe72 	bl	800820e <SDMMC_CmdSendSCR>
 800652a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800652c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800652e:	2b00      	cmp	r3, #0
 8006530:	d022      	beq.n	8006578 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8006532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006534:	e07a      	b.n	800662c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800653c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00e      	beq.n	8006562 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6819      	ldr	r1, [r3, #0]
 8006548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	f107 0208 	add.w	r2, r7, #8
 8006550:	18d4      	adds	r4, r2, r3
 8006552:	4608      	mov	r0, r1
 8006554:	f001 fc17 	bl	8007d86 <SDIO_ReadFIFO>
 8006558:	4603      	mov	r3, r0
 800655a:	6023      	str	r3, [r4, #0]
      index++;
 800655c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800655e:	3301      	adds	r3, #1
 8006560:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006562:	f7fb fdcf 	bl	8002104 <HAL_GetTick>
 8006566:	4602      	mov	r2, r0
 8006568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006570:	d102      	bne.n	8006578 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006572:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006576:	e059      	b.n	800662c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800657e:	f240 432a 	movw	r3, #1066	; 0x42a
 8006582:	4013      	ands	r3, r2
 8006584:	2b00      	cmp	r3, #0
 8006586:	d0d6      	beq.n	8006536 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800658e:	f003 0308 	and.w	r3, r3, #8
 8006592:	2b00      	cmp	r3, #0
 8006594:	d005      	beq.n	80065a2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2208      	movs	r2, #8
 800659c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800659e:	2308      	movs	r3, #8
 80065a0:	e044      	b.n	800662c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d005      	beq.n	80065bc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2202      	movs	r2, #2
 80065b6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80065b8:	2302      	movs	r3, #2
 80065ba:	e037      	b.n	800662c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c2:	f003 0320 	and.w	r3, r3, #32
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d005      	beq.n	80065d6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2220      	movs	r2, #32
 80065d0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80065d2:	2320      	movs	r3, #32
 80065d4:	e02a      	b.n	800662c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f240 523a 	movw	r2, #1338	; 0x53a
 80065de:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	061a      	lsls	r2, r3, #24
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	021b      	lsls	r3, r3, #8
 80065e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80065ec:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	0a1b      	lsrs	r3, r3, #8
 80065f2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80065f6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	0e1b      	lsrs	r3, r3, #24
 80065fc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80065fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006600:	601a      	str	r2, [r3, #0]
    scr++;
 8006602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006604:	3304      	adds	r3, #4
 8006606:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	061a      	lsls	r2, r3, #24
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	021b      	lsls	r3, r3, #8
 8006610:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006614:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	0a1b      	lsrs	r3, r3, #8
 800661a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800661e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	0e1b      	lsrs	r3, r3, #24
 8006624:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006628:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	373c      	adds	r7, #60	; 0x3c
 8006630:	46bd      	mov	sp, r7
 8006632:	bd90      	pop	{r4, r7, pc}

08006634 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b086      	sub	sp, #24
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006640:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006646:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d03f      	beq.n	80066ce <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800664e:	2300      	movs	r3, #0
 8006650:	617b      	str	r3, [r7, #20]
 8006652:	e033      	b.n	80066bc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4618      	mov	r0, r3
 800665a:	f001 fb94 	bl	8007d86 <SDIO_ReadFIFO>
 800665e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	b2da      	uxtb	r2, r3
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	3301      	adds	r3, #1
 800666c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	3b01      	subs	r3, #1
 8006672:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	0a1b      	lsrs	r3, r3, #8
 8006678:	b2da      	uxtb	r2, r3
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	3301      	adds	r3, #1
 8006682:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	3b01      	subs	r3, #1
 8006688:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	0c1b      	lsrs	r3, r3, #16
 800668e:	b2da      	uxtb	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	3301      	adds	r3, #1
 8006698:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	3b01      	subs	r3, #1
 800669e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	0e1b      	lsrs	r3, r3, #24
 80066a4:	b2da      	uxtb	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	3301      	adds	r3, #1
 80066ae:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	3b01      	subs	r3, #1
 80066b4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	3301      	adds	r3, #1
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	2b07      	cmp	r3, #7
 80066c0:	d9c8      	bls.n	8006654 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80066ce:	bf00      	nop
 80066d0:	3718      	adds	r7, #24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b086      	sub	sp, #24
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d043      	beq.n	8006778 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80066f0:	2300      	movs	r3, #0
 80066f2:	617b      	str	r3, [r7, #20]
 80066f4:	e037      	b.n	8006766 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	60bb      	str	r3, [r7, #8]
      tmp++;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	3301      	adds	r3, #1
 8006700:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	3b01      	subs	r3, #1
 8006706:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	781b      	ldrb	r3, [r3, #0]
 800670c:	021a      	lsls	r2, r3, #8
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	4313      	orrs	r3, r2
 8006712:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	3301      	adds	r3, #1
 8006718:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	3b01      	subs	r3, #1
 800671e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	041a      	lsls	r2, r3, #16
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	4313      	orrs	r3, r2
 800672a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	3301      	adds	r3, #1
 8006730:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	3b01      	subs	r3, #1
 8006736:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	061a      	lsls	r2, r3, #24
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	4313      	orrs	r3, r2
 8006742:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	3301      	adds	r3, #1
 8006748:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	3b01      	subs	r3, #1
 800674e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f107 0208 	add.w	r2, r7, #8
 8006758:	4611      	mov	r1, r2
 800675a:	4618      	mov	r0, r3
 800675c:	f001 fb20 	bl	8007da0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	3301      	adds	r3, #1
 8006764:	617b      	str	r3, [r7, #20]
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2b07      	cmp	r3, #7
 800676a:	d9c4      	bls.n	80066f6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8006778:	bf00      	nop
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d101      	bne.n	8006792 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e056      	b.n	8006840 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d106      	bne.n	80067b2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f7fb fa07 	bl	8001bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2202      	movs	r2, #2
 80067b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067c8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685a      	ldr	r2, [r3, #4]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	431a      	orrs	r2, r3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	68db      	ldr	r3, [r3, #12]
 80067d8:	431a      	orrs	r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	431a      	orrs	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	431a      	orrs	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067ee:	431a      	orrs	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	69db      	ldr	r3, [r3, #28]
 80067f4:	431a      	orrs	r2, r3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	ea42 0103 	orr.w	r1, r2, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	430a      	orrs	r2, r1
 8006808:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	0c1b      	lsrs	r3, r3, #16
 8006810:	f003 0104 	and.w	r1, r3, #4
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	430a      	orrs	r2, r1
 800681e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	69da      	ldr	r2, [r3, #28]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800682e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3708      	adds	r7, #8
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b088      	sub	sp, #32
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	099b      	lsrs	r3, r3, #6
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10f      	bne.n	800688c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00a      	beq.n	800688c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006876:	69fb      	ldr	r3, [r7, #28]
 8006878:	099b      	lsrs	r3, r3, #6
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b00      	cmp	r3, #0
 8006880:	d004      	beq.n	800688c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	4798      	blx	r3
    return;
 800688a:	e0d8      	b.n	8006a3e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	085b      	lsrs	r3, r3, #1
 8006890:	f003 0301 	and.w	r3, r3, #1
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00a      	beq.n	80068ae <HAL_SPI_IRQHandler+0x66>
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	09db      	lsrs	r3, r3, #7
 800689c:	f003 0301 	and.w	r3, r3, #1
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d004      	beq.n	80068ae <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	4798      	blx	r3
    return;
 80068ac:	e0c7      	b.n	8006a3e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	095b      	lsrs	r3, r3, #5
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10c      	bne.n	80068d4 <HAL_SPI_IRQHandler+0x8c>
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	099b      	lsrs	r3, r3, #6
 80068be:	f003 0301 	and.w	r3, r3, #1
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d106      	bne.n	80068d4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	0a1b      	lsrs	r3, r3, #8
 80068ca:	f003 0301 	and.w	r3, r3, #1
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f000 80b5 	beq.w	8006a3e <HAL_SPI_IRQHandler+0x1f6>
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	095b      	lsrs	r3, r3, #5
 80068d8:	f003 0301 	and.w	r3, r3, #1
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f000 80ae 	beq.w	8006a3e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	099b      	lsrs	r3, r3, #6
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d023      	beq.n	8006936 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b03      	cmp	r3, #3
 80068f8:	d011      	beq.n	800691e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068fe:	f043 0204 	orr.w	r2, r3, #4
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006906:	2300      	movs	r3, #0
 8006908:	617b      	str	r3, [r7, #20]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	617b      	str	r3, [r7, #20]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	617b      	str	r3, [r7, #20]
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	e00b      	b.n	8006936 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800691e:	2300      	movs	r3, #0
 8006920:	613b      	str	r3, [r7, #16]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	613b      	str	r3, [r7, #16]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	613b      	str	r3, [r7, #16]
 8006932:	693b      	ldr	r3, [r7, #16]
        return;
 8006934:	e083      	b.n	8006a3e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	095b      	lsrs	r3, r3, #5
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b00      	cmp	r3, #0
 8006940:	d014      	beq.n	800696c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006946:	f043 0201 	orr.w	r2, r3, #1
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800694e:	2300      	movs	r3, #0
 8006950:	60fb      	str	r3, [r7, #12]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	60fb      	str	r3, [r7, #12]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006968:	601a      	str	r2, [r3, #0]
 800696a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	0a1b      	lsrs	r3, r3, #8
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00c      	beq.n	8006992 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800697c:	f043 0208 	orr.w	r2, r3, #8
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006984:	2300      	movs	r3, #0
 8006986:	60bb      	str	r3, [r7, #8]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	60bb      	str	r3, [r7, #8]
 8006990:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006996:	2b00      	cmp	r3, #0
 8006998:	d050      	beq.n	8006a3c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	685a      	ldr	r2, [r3, #4]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80069a8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	f003 0302 	and.w	r3, r3, #2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d104      	bne.n	80069c6 <HAL_SPI_IRQHandler+0x17e>
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	f003 0301 	and.w	r3, r3, #1
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d034      	beq.n	8006a30 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	685a      	ldr	r2, [r3, #4]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f022 0203 	bic.w	r2, r2, #3
 80069d4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d011      	beq.n	8006a02 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e2:	4a18      	ldr	r2, [pc, #96]	; (8006a44 <HAL_SPI_IRQHandler+0x1fc>)
 80069e4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7fb fd78 	bl	80024e0 <HAL_DMA_Abort_IT>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d005      	beq.n	8006a02 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d016      	beq.n	8006a38 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a0e:	4a0d      	ldr	r2, [pc, #52]	; (8006a44 <HAL_SPI_IRQHandler+0x1fc>)
 8006a10:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7fb fd62 	bl	80024e0 <HAL_DMA_Abort_IT>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00a      	beq.n	8006a38 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a26:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006a2e:	e003      	b.n	8006a38 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 f809 	bl	8006a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006a36:	e000      	b.n	8006a3a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006a38:	bf00      	nop
    return;
 8006a3a:	bf00      	nop
 8006a3c:	bf00      	nop
  }
}
 8006a3e:	3720      	adds	r7, #32
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	08006a5d 	.word	0x08006a5d

08006a48 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006a50:	bf00      	nop
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a68:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006a76:	68f8      	ldr	r0, [r7, #12]
 8006a78:	f7ff ffe6 	bl	8006a48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a7c:	bf00      	nop
 8006a7e:	3710      	adds	r7, #16
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b082      	sub	sp, #8
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d101      	bne.n	8006a96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e01d      	b.n	8006ad2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d106      	bne.n	8006ab0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f7fb f93c 	bl	8001d28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2202      	movs	r2, #2
 8006ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	3304      	adds	r3, #4
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	4610      	mov	r0, r2
 8006ac4:	f000 fa04 	bl	8006ed0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006ada:	b480      	push	{r7}
 8006adc:	b085      	sub	sp, #20
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f003 0307 	and.w	r3, r3, #7
 8006af4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2b06      	cmp	r3, #6
 8006afa:	d007      	beq.n	8006b0c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f042 0201 	orr.w	r2, r2, #1
 8006b0a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3714      	adds	r7, #20
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr

08006b22 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b085      	sub	sp, #20
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	68da      	ldr	r2, [r3, #12]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f042 0201 	orr.w	r2, r2, #1
 8006b38:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f003 0307 	and.w	r3, r3, #7
 8006b44:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2b06      	cmp	r3, #6
 8006b4a:	d007      	beq.n	8006b5c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f042 0201 	orr.w	r2, r2, #1
 8006b5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3714      	adds	r7, #20
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr

08006b6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006b6a:	b580      	push	{r7, lr}
 8006b6c:	b082      	sub	sp, #8
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d101      	bne.n	8006b7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e01d      	b.n	8006bb8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d106      	bne.n	8006b96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f000 f815 	bl	8006bc0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2202      	movs	r2, #2
 8006b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	3304      	adds	r3, #4
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	4610      	mov	r0, r2
 8006baa:	f000 f991 	bl	8006ed0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006bb6:	2300      	movs	r3, #0
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3708      	adds	r7, #8
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	60b9      	str	r1, [r7, #8]
 8006bde:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d101      	bne.n	8006bee <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006bea:	2302      	movs	r3, #2
 8006bec:	e0b4      	b.n	8006d58 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2202      	movs	r2, #2
 8006bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2b0c      	cmp	r3, #12
 8006c02:	f200 809f 	bhi.w	8006d44 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006c06:	a201      	add	r2, pc, #4	; (adr r2, 8006c0c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c0c:	08006c41 	.word	0x08006c41
 8006c10:	08006d45 	.word	0x08006d45
 8006c14:	08006d45 	.word	0x08006d45
 8006c18:	08006d45 	.word	0x08006d45
 8006c1c:	08006c81 	.word	0x08006c81
 8006c20:	08006d45 	.word	0x08006d45
 8006c24:	08006d45 	.word	0x08006d45
 8006c28:	08006d45 	.word	0x08006d45
 8006c2c:	08006cc3 	.word	0x08006cc3
 8006c30:	08006d45 	.word	0x08006d45
 8006c34:	08006d45 	.word	0x08006d45
 8006c38:	08006d45 	.word	0x08006d45
 8006c3c:	08006d03 	.word	0x08006d03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	68b9      	ldr	r1, [r7, #8]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f000 f9e2 	bl	8007010 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	699a      	ldr	r2, [r3, #24]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f042 0208 	orr.w	r2, r2, #8
 8006c5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	699a      	ldr	r2, [r3, #24]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f022 0204 	bic.w	r2, r2, #4
 8006c6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6999      	ldr	r1, [r3, #24]
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	691a      	ldr	r2, [r3, #16]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	619a      	str	r2, [r3, #24]
      break;
 8006c7e:	e062      	b.n	8006d46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68b9      	ldr	r1, [r7, #8]
 8006c86:	4618      	mov	r0, r3
 8006c88:	f000 fa32 	bl	80070f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	699a      	ldr	r2, [r3, #24]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	699a      	ldr	r2, [r3, #24]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006caa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	6999      	ldr	r1, [r3, #24]
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	021a      	lsls	r2, r3, #8
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	430a      	orrs	r2, r1
 8006cbe:	619a      	str	r2, [r3, #24]
      break;
 8006cc0:	e041      	b.n	8006d46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68b9      	ldr	r1, [r7, #8]
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f000 fa87 	bl	80071dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	69da      	ldr	r2, [r3, #28]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f042 0208 	orr.w	r2, r2, #8
 8006cdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	69da      	ldr	r2, [r3, #28]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f022 0204 	bic.w	r2, r2, #4
 8006cec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	69d9      	ldr	r1, [r3, #28]
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	691a      	ldr	r2, [r3, #16]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	61da      	str	r2, [r3, #28]
      break;
 8006d00:	e021      	b.n	8006d46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68b9      	ldr	r1, [r7, #8]
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f000 fadb 	bl	80072c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	69da      	ldr	r2, [r3, #28]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	69da      	ldr	r2, [r3, #28]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	69d9      	ldr	r1, [r3, #28]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	021a      	lsls	r2, r3, #8
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	61da      	str	r2, [r3, #28]
      break;
 8006d42:	e000      	b.n	8006d46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006d44:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2201      	movs	r2, #1
 8006d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d56:	2300      	movs	r3, #0
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3710      	adds	r7, #16
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d101      	bne.n	8006d78 <HAL_TIM_ConfigClockSource+0x18>
 8006d74:	2302      	movs	r3, #2
 8006d76:	e0a6      	b.n	8006ec6 <HAL_TIM_ConfigClockSource+0x166>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2202      	movs	r2, #2
 8006d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	68fa      	ldr	r2, [r7, #12]
 8006da6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b40      	cmp	r3, #64	; 0x40
 8006dae:	d067      	beq.n	8006e80 <HAL_TIM_ConfigClockSource+0x120>
 8006db0:	2b40      	cmp	r3, #64	; 0x40
 8006db2:	d80b      	bhi.n	8006dcc <HAL_TIM_ConfigClockSource+0x6c>
 8006db4:	2b10      	cmp	r3, #16
 8006db6:	d073      	beq.n	8006ea0 <HAL_TIM_ConfigClockSource+0x140>
 8006db8:	2b10      	cmp	r3, #16
 8006dba:	d802      	bhi.n	8006dc2 <HAL_TIM_ConfigClockSource+0x62>
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d06f      	beq.n	8006ea0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006dc0:	e078      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006dc2:	2b20      	cmp	r3, #32
 8006dc4:	d06c      	beq.n	8006ea0 <HAL_TIM_ConfigClockSource+0x140>
 8006dc6:	2b30      	cmp	r3, #48	; 0x30
 8006dc8:	d06a      	beq.n	8006ea0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006dca:	e073      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006dcc:	2b70      	cmp	r3, #112	; 0x70
 8006dce:	d00d      	beq.n	8006dec <HAL_TIM_ConfigClockSource+0x8c>
 8006dd0:	2b70      	cmp	r3, #112	; 0x70
 8006dd2:	d804      	bhi.n	8006dde <HAL_TIM_ConfigClockSource+0x7e>
 8006dd4:	2b50      	cmp	r3, #80	; 0x50
 8006dd6:	d033      	beq.n	8006e40 <HAL_TIM_ConfigClockSource+0xe0>
 8006dd8:	2b60      	cmp	r3, #96	; 0x60
 8006dda:	d041      	beq.n	8006e60 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006ddc:	e06a      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006dde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006de2:	d066      	beq.n	8006eb2 <HAL_TIM_ConfigClockSource+0x152>
 8006de4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006de8:	d017      	beq.n	8006e1a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006dea:	e063      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6818      	ldr	r0, [r3, #0]
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	6899      	ldr	r1, [r3, #8]
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	685a      	ldr	r2, [r3, #4]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f000 fb32 	bl	8007464 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e0e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	609a      	str	r2, [r3, #8]
      break;
 8006e18:	e04c      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6818      	ldr	r0, [r3, #0]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	6899      	ldr	r1, [r3, #8]
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	685a      	ldr	r2, [r3, #4]
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	f000 fb1b 	bl	8007464 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e3c:	609a      	str	r2, [r3, #8]
      break;
 8006e3e:	e039      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6818      	ldr	r0, [r3, #0]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	6859      	ldr	r1, [r3, #4]
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	f000 fa8f 	bl	8007370 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2150      	movs	r1, #80	; 0x50
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f000 fae8 	bl	800742e <TIM_ITRx_SetConfig>
      break;
 8006e5e:	e029      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6818      	ldr	r0, [r3, #0]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	6859      	ldr	r1, [r3, #4]
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	f000 faae 	bl	80073ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2160      	movs	r1, #96	; 0x60
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f000 fad8 	bl	800742e <TIM_ITRx_SetConfig>
      break;
 8006e7e:	e019      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6818      	ldr	r0, [r3, #0]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	6859      	ldr	r1, [r3, #4]
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	f000 fa6f 	bl	8007370 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2140      	movs	r1, #64	; 0x40
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f000 fac8 	bl	800742e <TIM_ITRx_SetConfig>
      break;
 8006e9e:	e009      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	4610      	mov	r0, r2
 8006eac:	f000 fabf 	bl	800742e <TIM_ITRx_SetConfig>
      break;
 8006eb0:	e000      	b.n	8006eb4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006eb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
	...

08006ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4a40      	ldr	r2, [pc, #256]	; (8006fe4 <TIM_Base_SetConfig+0x114>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d013      	beq.n	8006f10 <TIM_Base_SetConfig+0x40>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eee:	d00f      	beq.n	8006f10 <TIM_Base_SetConfig+0x40>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a3d      	ldr	r2, [pc, #244]	; (8006fe8 <TIM_Base_SetConfig+0x118>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d00b      	beq.n	8006f10 <TIM_Base_SetConfig+0x40>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a3c      	ldr	r2, [pc, #240]	; (8006fec <TIM_Base_SetConfig+0x11c>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d007      	beq.n	8006f10 <TIM_Base_SetConfig+0x40>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a3b      	ldr	r2, [pc, #236]	; (8006ff0 <TIM_Base_SetConfig+0x120>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d003      	beq.n	8006f10 <TIM_Base_SetConfig+0x40>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a3a      	ldr	r2, [pc, #232]	; (8006ff4 <TIM_Base_SetConfig+0x124>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d108      	bne.n	8006f22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a2f      	ldr	r2, [pc, #188]	; (8006fe4 <TIM_Base_SetConfig+0x114>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d02b      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f30:	d027      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a2c      	ldr	r2, [pc, #176]	; (8006fe8 <TIM_Base_SetConfig+0x118>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d023      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a2b      	ldr	r2, [pc, #172]	; (8006fec <TIM_Base_SetConfig+0x11c>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d01f      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a2a      	ldr	r2, [pc, #168]	; (8006ff0 <TIM_Base_SetConfig+0x120>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d01b      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a29      	ldr	r2, [pc, #164]	; (8006ff4 <TIM_Base_SetConfig+0x124>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d017      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a28      	ldr	r2, [pc, #160]	; (8006ff8 <TIM_Base_SetConfig+0x128>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d013      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a27      	ldr	r2, [pc, #156]	; (8006ffc <TIM_Base_SetConfig+0x12c>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d00f      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a26      	ldr	r2, [pc, #152]	; (8007000 <TIM_Base_SetConfig+0x130>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d00b      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a25      	ldr	r2, [pc, #148]	; (8007004 <TIM_Base_SetConfig+0x134>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d007      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a24      	ldr	r2, [pc, #144]	; (8007008 <TIM_Base_SetConfig+0x138>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d003      	beq.n	8006f82 <TIM_Base_SetConfig+0xb2>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a23      	ldr	r2, [pc, #140]	; (800700c <TIM_Base_SetConfig+0x13c>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d108      	bne.n	8006f94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	68fa      	ldr	r2, [r7, #12]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	68fa      	ldr	r2, [r7, #12]
 8006fa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	689a      	ldr	r2, [r3, #8]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a0a      	ldr	r2, [pc, #40]	; (8006fe4 <TIM_Base_SetConfig+0x114>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d003      	beq.n	8006fc8 <TIM_Base_SetConfig+0xf8>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a0c      	ldr	r2, [pc, #48]	; (8006ff4 <TIM_Base_SetConfig+0x124>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d103      	bne.n	8006fd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	691a      	ldr	r2, [r3, #16]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	615a      	str	r2, [r3, #20]
}
 8006fd6:	bf00      	nop
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	40010000 	.word	0x40010000
 8006fe8:	40000400 	.word	0x40000400
 8006fec:	40000800 	.word	0x40000800
 8006ff0:	40000c00 	.word	0x40000c00
 8006ff4:	40010400 	.word	0x40010400
 8006ff8:	40014000 	.word	0x40014000
 8006ffc:	40014400 	.word	0x40014400
 8007000:	40014800 	.word	0x40014800
 8007004:	40001800 	.word	0x40001800
 8007008:	40001c00 	.word	0x40001c00
 800700c:	40002000 	.word	0x40002000

08007010 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007010:	b480      	push	{r7}
 8007012:	b087      	sub	sp, #28
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	f023 0201 	bic.w	r2, r3, #1
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6a1b      	ldr	r3, [r3, #32]
 800702a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	699b      	ldr	r3, [r3, #24]
 8007036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800703e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f023 0303 	bic.w	r3, r3, #3
 8007046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	4313      	orrs	r3, r2
 8007050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	f023 0302 	bic.w	r3, r3, #2
 8007058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	4313      	orrs	r3, r2
 8007062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a20      	ldr	r2, [pc, #128]	; (80070e8 <TIM_OC1_SetConfig+0xd8>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d003      	beq.n	8007074 <TIM_OC1_SetConfig+0x64>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a1f      	ldr	r2, [pc, #124]	; (80070ec <TIM_OC1_SetConfig+0xdc>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d10c      	bne.n	800708e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f023 0308 	bic.w	r3, r3, #8
 800707a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	697a      	ldr	r2, [r7, #20]
 8007082:	4313      	orrs	r3, r2
 8007084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f023 0304 	bic.w	r3, r3, #4
 800708c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a15      	ldr	r2, [pc, #84]	; (80070e8 <TIM_OC1_SetConfig+0xd8>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d003      	beq.n	800709e <TIM_OC1_SetConfig+0x8e>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a14      	ldr	r2, [pc, #80]	; (80070ec <TIM_OC1_SetConfig+0xdc>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d111      	bne.n	80070c2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	693a      	ldr	r2, [r7, #16]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	693a      	ldr	r2, [r7, #16]
 80070be:	4313      	orrs	r3, r2
 80070c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685a      	ldr	r2, [r3, #4]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	621a      	str	r2, [r3, #32]
}
 80070dc:	bf00      	nop
 80070de:	371c      	adds	r7, #28
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr
 80070e8:	40010000 	.word	0x40010000
 80070ec:	40010400 	.word	0x40010400

080070f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b087      	sub	sp, #28
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	f023 0210 	bic.w	r2, r3, #16
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6a1b      	ldr	r3, [r3, #32]
 800710a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800711e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007126:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	021b      	lsls	r3, r3, #8
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	4313      	orrs	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	f023 0320 	bic.w	r3, r3, #32
 800713a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	011b      	lsls	r3, r3, #4
 8007142:	697a      	ldr	r2, [r7, #20]
 8007144:	4313      	orrs	r3, r2
 8007146:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a22      	ldr	r2, [pc, #136]	; (80071d4 <TIM_OC2_SetConfig+0xe4>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d003      	beq.n	8007158 <TIM_OC2_SetConfig+0x68>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a21      	ldr	r2, [pc, #132]	; (80071d8 <TIM_OC2_SetConfig+0xe8>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d10d      	bne.n	8007174 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800715e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	011b      	lsls	r3, r3, #4
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	4313      	orrs	r3, r2
 800716a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007172:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a17      	ldr	r2, [pc, #92]	; (80071d4 <TIM_OC2_SetConfig+0xe4>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d003      	beq.n	8007184 <TIM_OC2_SetConfig+0x94>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a16      	ldr	r2, [pc, #88]	; (80071d8 <TIM_OC2_SetConfig+0xe8>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d113      	bne.n	80071ac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800718a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007192:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	695b      	ldr	r3, [r3, #20]
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	4313      	orrs	r3, r2
 800719e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	68fa      	ldr	r2, [r7, #12]
 80071b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	685a      	ldr	r2, [r3, #4]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	697a      	ldr	r2, [r7, #20]
 80071c4:	621a      	str	r2, [r3, #32]
}
 80071c6:	bf00      	nop
 80071c8:	371c      	adds	r7, #28
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	40010000 	.word	0x40010000
 80071d8:	40010400 	.word	0x40010400

080071dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071dc:	b480      	push	{r7}
 80071de:	b087      	sub	sp, #28
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a1b      	ldr	r3, [r3, #32]
 80071ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	69db      	ldr	r3, [r3, #28]
 8007202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800720a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f023 0303 	bic.w	r3, r3, #3
 8007212:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	4313      	orrs	r3, r2
 800721c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007224:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	021b      	lsls	r3, r3, #8
 800722c:	697a      	ldr	r2, [r7, #20]
 800722e:	4313      	orrs	r3, r2
 8007230:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a21      	ldr	r2, [pc, #132]	; (80072bc <TIM_OC3_SetConfig+0xe0>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d003      	beq.n	8007242 <TIM_OC3_SetConfig+0x66>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a20      	ldr	r2, [pc, #128]	; (80072c0 <TIM_OC3_SetConfig+0xe4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d10d      	bne.n	800725e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007248:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	021b      	lsls	r3, r3, #8
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	4313      	orrs	r3, r2
 8007254:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800725c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a16      	ldr	r2, [pc, #88]	; (80072bc <TIM_OC3_SetConfig+0xe0>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d003      	beq.n	800726e <TIM_OC3_SetConfig+0x92>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a15      	ldr	r2, [pc, #84]	; (80072c0 <TIM_OC3_SetConfig+0xe4>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d113      	bne.n	8007296 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007274:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800727c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	695b      	ldr	r3, [r3, #20]
 8007282:	011b      	lsls	r3, r3, #4
 8007284:	693a      	ldr	r2, [r7, #16]
 8007286:	4313      	orrs	r3, r2
 8007288:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	699b      	ldr	r3, [r3, #24]
 800728e:	011b      	lsls	r3, r3, #4
 8007290:	693a      	ldr	r2, [r7, #16]
 8007292:	4313      	orrs	r3, r2
 8007294:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	68fa      	ldr	r2, [r7, #12]
 80072a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	685a      	ldr	r2, [r3, #4]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	697a      	ldr	r2, [r7, #20]
 80072ae:	621a      	str	r2, [r3, #32]
}
 80072b0:	bf00      	nop
 80072b2:	371c      	adds	r7, #28
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr
 80072bc:	40010000 	.word	0x40010000
 80072c0:	40010400 	.word	0x40010400

080072c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b087      	sub	sp, #28
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a1b      	ldr	r3, [r3, #32]
 80072d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a1b      	ldr	r3, [r3, #32]
 80072de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	69db      	ldr	r3, [r3, #28]
 80072ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	021b      	lsls	r3, r3, #8
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	4313      	orrs	r3, r2
 8007306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800730e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	031b      	lsls	r3, r3, #12
 8007316:	693a      	ldr	r2, [r7, #16]
 8007318:	4313      	orrs	r3, r2
 800731a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a12      	ldr	r2, [pc, #72]	; (8007368 <TIM_OC4_SetConfig+0xa4>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d003      	beq.n	800732c <TIM_OC4_SetConfig+0x68>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	4a11      	ldr	r2, [pc, #68]	; (800736c <TIM_OC4_SetConfig+0xa8>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d109      	bne.n	8007340 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007332:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	695b      	ldr	r3, [r3, #20]
 8007338:	019b      	lsls	r3, r3, #6
 800733a:	697a      	ldr	r2, [r7, #20]
 800733c:	4313      	orrs	r3, r2
 800733e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	685a      	ldr	r2, [r3, #4]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	621a      	str	r2, [r3, #32]
}
 800735a:	bf00      	nop
 800735c:	371c      	adds	r7, #28
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	40010000 	.word	0x40010000
 800736c:	40010400 	.word	0x40010400

08007370 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007370:	b480      	push	{r7}
 8007372:	b087      	sub	sp, #28
 8007374:	af00      	add	r7, sp, #0
 8007376:	60f8      	str	r0, [r7, #12]
 8007378:	60b9      	str	r1, [r7, #8]
 800737a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6a1b      	ldr	r3, [r3, #32]
 8007386:	f023 0201 	bic.w	r2, r3, #1
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800739a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	011b      	lsls	r3, r3, #4
 80073a0:	693a      	ldr	r2, [r7, #16]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	f023 030a 	bic.w	r3, r3, #10
 80073ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	697a      	ldr	r2, [r7, #20]
 80073c0:	621a      	str	r2, [r3, #32]
}
 80073c2:	bf00      	nop
 80073c4:	371c      	adds	r7, #28
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr

080073ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073ce:	b480      	push	{r7}
 80073d0:	b087      	sub	sp, #28
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	60f8      	str	r0, [r7, #12]
 80073d6:	60b9      	str	r1, [r7, #8]
 80073d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6a1b      	ldr	r3, [r3, #32]
 80073de:	f023 0210 	bic.w	r2, r3, #16
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6a1b      	ldr	r3, [r3, #32]
 80073f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	031b      	lsls	r3, r3, #12
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	4313      	orrs	r3, r2
 8007402:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800740a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	011b      	lsls	r3, r3, #4
 8007410:	693a      	ldr	r2, [r7, #16]
 8007412:	4313      	orrs	r3, r2
 8007414:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	621a      	str	r2, [r3, #32]
}
 8007422:	bf00      	nop
 8007424:	371c      	adds	r7, #28
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr

0800742e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800742e:	b480      	push	{r7}
 8007430:	b085      	sub	sp, #20
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
 8007436:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007444:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007446:	683a      	ldr	r2, [r7, #0]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	4313      	orrs	r3, r2
 800744c:	f043 0307 	orr.w	r3, r3, #7
 8007450:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68fa      	ldr	r2, [r7, #12]
 8007456:	609a      	str	r2, [r3, #8]
}
 8007458:	bf00      	nop
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007464:	b480      	push	{r7}
 8007466:	b087      	sub	sp, #28
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	607a      	str	r2, [r7, #4]
 8007470:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800747e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	021a      	lsls	r2, r3, #8
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	431a      	orrs	r2, r3
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	4313      	orrs	r3, r2
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	4313      	orrs	r3, r2
 8007490:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	697a      	ldr	r2, [r7, #20]
 8007496:	609a      	str	r2, [r3, #8]
}
 8007498:	bf00      	nop
 800749a:	371c      	adds	r7, #28
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b085      	sub	sp, #20
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d101      	bne.n	80074bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074b8:	2302      	movs	r3, #2
 80074ba:	e05a      	b.n	8007572 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2202      	movs	r2, #2
 80074c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a21      	ldr	r2, [pc, #132]	; (8007580 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d022      	beq.n	8007546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007508:	d01d      	beq.n	8007546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a1d      	ldr	r2, [pc, #116]	; (8007584 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d018      	beq.n	8007546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a1b      	ldr	r2, [pc, #108]	; (8007588 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d013      	beq.n	8007546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a1a      	ldr	r2, [pc, #104]	; (800758c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d00e      	beq.n	8007546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a18      	ldr	r2, [pc, #96]	; (8007590 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d009      	beq.n	8007546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a17      	ldr	r2, [pc, #92]	; (8007594 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d004      	beq.n	8007546 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a15      	ldr	r2, [pc, #84]	; (8007598 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d10c      	bne.n	8007560 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800754c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	4313      	orrs	r3, r2
 8007556:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68ba      	ldr	r2, [r7, #8]
 800755e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007570:	2300      	movs	r3, #0
}
 8007572:	4618      	mov	r0, r3
 8007574:	3714      	adds	r7, #20
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr
 800757e:	bf00      	nop
 8007580:	40010000 	.word	0x40010000
 8007584:	40000400 	.word	0x40000400
 8007588:	40000800 	.word	0x40000800
 800758c:	40000c00 	.word	0x40000c00
 8007590:	40010400 	.word	0x40010400
 8007594:	40014000 	.word	0x40014000
 8007598:	40001800 	.word	0x40001800

0800759c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b082      	sub	sp, #8
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e03f      	b.n	800762e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d106      	bne.n	80075c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f7fa fc34 	bl	8001e30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2224      	movs	r2, #36	; 0x24
 80075cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68da      	ldr	r2, [r3, #12]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80075de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 f829 	bl	8007638 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	691a      	ldr	r2, [r3, #16]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	695a      	ldr	r2, [r3, #20]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007604:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68da      	ldr	r2, [r3, #12]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007614:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2220      	movs	r2, #32
 8007620:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2220      	movs	r2, #32
 8007628:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	3708      	adds	r7, #8
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
	...

08007638 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763c:	b085      	sub	sp, #20
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	68da      	ldr	r2, [r3, #12]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	430a      	orrs	r2, r1
 8007656:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	689a      	ldr	r2, [r3, #8]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	431a      	orrs	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	69db      	ldr	r3, [r3, #28]
 800766c:	4313      	orrs	r3, r2
 800766e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800767a:	f023 030c 	bic.w	r3, r3, #12
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	6812      	ldr	r2, [r2, #0]
 8007682:	68f9      	ldr	r1, [r7, #12]
 8007684:	430b      	orrs	r3, r1
 8007686:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	699a      	ldr	r2, [r3, #24]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	430a      	orrs	r2, r1
 800769c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076a6:	f040 818b 	bne.w	80079c0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4ac1      	ldr	r2, [pc, #772]	; (80079b4 <UART_SetConfig+0x37c>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d005      	beq.n	80076c0 <UART_SetConfig+0x88>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4abf      	ldr	r2, [pc, #764]	; (80079b8 <UART_SetConfig+0x380>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	f040 80bd 	bne.w	800783a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80076c0:	f7fd fa44 	bl	8004b4c <HAL_RCC_GetPCLK2Freq>
 80076c4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	461d      	mov	r5, r3
 80076ca:	f04f 0600 	mov.w	r6, #0
 80076ce:	46a8      	mov	r8, r5
 80076d0:	46b1      	mov	r9, r6
 80076d2:	eb18 0308 	adds.w	r3, r8, r8
 80076d6:	eb49 0409 	adc.w	r4, r9, r9
 80076da:	4698      	mov	r8, r3
 80076dc:	46a1      	mov	r9, r4
 80076de:	eb18 0805 	adds.w	r8, r8, r5
 80076e2:	eb49 0906 	adc.w	r9, r9, r6
 80076e6:	f04f 0100 	mov.w	r1, #0
 80076ea:	f04f 0200 	mov.w	r2, #0
 80076ee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80076f2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80076f6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80076fa:	4688      	mov	r8, r1
 80076fc:	4691      	mov	r9, r2
 80076fe:	eb18 0005 	adds.w	r0, r8, r5
 8007702:	eb49 0106 	adc.w	r1, r9, r6
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	461d      	mov	r5, r3
 800770c:	f04f 0600 	mov.w	r6, #0
 8007710:	196b      	adds	r3, r5, r5
 8007712:	eb46 0406 	adc.w	r4, r6, r6
 8007716:	461a      	mov	r2, r3
 8007718:	4623      	mov	r3, r4
 800771a:	f7f9 fab5 	bl	8000c88 <__aeabi_uldivmod>
 800771e:	4603      	mov	r3, r0
 8007720:	460c      	mov	r4, r1
 8007722:	461a      	mov	r2, r3
 8007724:	4ba5      	ldr	r3, [pc, #660]	; (80079bc <UART_SetConfig+0x384>)
 8007726:	fba3 2302 	umull	r2, r3, r3, r2
 800772a:	095b      	lsrs	r3, r3, #5
 800772c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	461d      	mov	r5, r3
 8007734:	f04f 0600 	mov.w	r6, #0
 8007738:	46a9      	mov	r9, r5
 800773a:	46b2      	mov	sl, r6
 800773c:	eb19 0309 	adds.w	r3, r9, r9
 8007740:	eb4a 040a 	adc.w	r4, sl, sl
 8007744:	4699      	mov	r9, r3
 8007746:	46a2      	mov	sl, r4
 8007748:	eb19 0905 	adds.w	r9, r9, r5
 800774c:	eb4a 0a06 	adc.w	sl, sl, r6
 8007750:	f04f 0100 	mov.w	r1, #0
 8007754:	f04f 0200 	mov.w	r2, #0
 8007758:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800775c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007760:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007764:	4689      	mov	r9, r1
 8007766:	4692      	mov	sl, r2
 8007768:	eb19 0005 	adds.w	r0, r9, r5
 800776c:	eb4a 0106 	adc.w	r1, sl, r6
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	461d      	mov	r5, r3
 8007776:	f04f 0600 	mov.w	r6, #0
 800777a:	196b      	adds	r3, r5, r5
 800777c:	eb46 0406 	adc.w	r4, r6, r6
 8007780:	461a      	mov	r2, r3
 8007782:	4623      	mov	r3, r4
 8007784:	f7f9 fa80 	bl	8000c88 <__aeabi_uldivmod>
 8007788:	4603      	mov	r3, r0
 800778a:	460c      	mov	r4, r1
 800778c:	461a      	mov	r2, r3
 800778e:	4b8b      	ldr	r3, [pc, #556]	; (80079bc <UART_SetConfig+0x384>)
 8007790:	fba3 1302 	umull	r1, r3, r3, r2
 8007794:	095b      	lsrs	r3, r3, #5
 8007796:	2164      	movs	r1, #100	; 0x64
 8007798:	fb01 f303 	mul.w	r3, r1, r3
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	00db      	lsls	r3, r3, #3
 80077a0:	3332      	adds	r3, #50	; 0x32
 80077a2:	4a86      	ldr	r2, [pc, #536]	; (80079bc <UART_SetConfig+0x384>)
 80077a4:	fba2 2303 	umull	r2, r3, r2, r3
 80077a8:	095b      	lsrs	r3, r3, #5
 80077aa:	005b      	lsls	r3, r3, #1
 80077ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80077b0:	4498      	add	r8, r3
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	461d      	mov	r5, r3
 80077b6:	f04f 0600 	mov.w	r6, #0
 80077ba:	46a9      	mov	r9, r5
 80077bc:	46b2      	mov	sl, r6
 80077be:	eb19 0309 	adds.w	r3, r9, r9
 80077c2:	eb4a 040a 	adc.w	r4, sl, sl
 80077c6:	4699      	mov	r9, r3
 80077c8:	46a2      	mov	sl, r4
 80077ca:	eb19 0905 	adds.w	r9, r9, r5
 80077ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80077d2:	f04f 0100 	mov.w	r1, #0
 80077d6:	f04f 0200 	mov.w	r2, #0
 80077da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80077e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80077e6:	4689      	mov	r9, r1
 80077e8:	4692      	mov	sl, r2
 80077ea:	eb19 0005 	adds.w	r0, r9, r5
 80077ee:	eb4a 0106 	adc.w	r1, sl, r6
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	461d      	mov	r5, r3
 80077f8:	f04f 0600 	mov.w	r6, #0
 80077fc:	196b      	adds	r3, r5, r5
 80077fe:	eb46 0406 	adc.w	r4, r6, r6
 8007802:	461a      	mov	r2, r3
 8007804:	4623      	mov	r3, r4
 8007806:	f7f9 fa3f 	bl	8000c88 <__aeabi_uldivmod>
 800780a:	4603      	mov	r3, r0
 800780c:	460c      	mov	r4, r1
 800780e:	461a      	mov	r2, r3
 8007810:	4b6a      	ldr	r3, [pc, #424]	; (80079bc <UART_SetConfig+0x384>)
 8007812:	fba3 1302 	umull	r1, r3, r3, r2
 8007816:	095b      	lsrs	r3, r3, #5
 8007818:	2164      	movs	r1, #100	; 0x64
 800781a:	fb01 f303 	mul.w	r3, r1, r3
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	00db      	lsls	r3, r3, #3
 8007822:	3332      	adds	r3, #50	; 0x32
 8007824:	4a65      	ldr	r2, [pc, #404]	; (80079bc <UART_SetConfig+0x384>)
 8007826:	fba2 2303 	umull	r2, r3, r2, r3
 800782a:	095b      	lsrs	r3, r3, #5
 800782c:	f003 0207 	and.w	r2, r3, #7
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4442      	add	r2, r8
 8007836:	609a      	str	r2, [r3, #8]
 8007838:	e26f      	b.n	8007d1a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800783a:	f7fd f973 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 800783e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	461d      	mov	r5, r3
 8007844:	f04f 0600 	mov.w	r6, #0
 8007848:	46a8      	mov	r8, r5
 800784a:	46b1      	mov	r9, r6
 800784c:	eb18 0308 	adds.w	r3, r8, r8
 8007850:	eb49 0409 	adc.w	r4, r9, r9
 8007854:	4698      	mov	r8, r3
 8007856:	46a1      	mov	r9, r4
 8007858:	eb18 0805 	adds.w	r8, r8, r5
 800785c:	eb49 0906 	adc.w	r9, r9, r6
 8007860:	f04f 0100 	mov.w	r1, #0
 8007864:	f04f 0200 	mov.w	r2, #0
 8007868:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800786c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007870:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007874:	4688      	mov	r8, r1
 8007876:	4691      	mov	r9, r2
 8007878:	eb18 0005 	adds.w	r0, r8, r5
 800787c:	eb49 0106 	adc.w	r1, r9, r6
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	461d      	mov	r5, r3
 8007886:	f04f 0600 	mov.w	r6, #0
 800788a:	196b      	adds	r3, r5, r5
 800788c:	eb46 0406 	adc.w	r4, r6, r6
 8007890:	461a      	mov	r2, r3
 8007892:	4623      	mov	r3, r4
 8007894:	f7f9 f9f8 	bl	8000c88 <__aeabi_uldivmod>
 8007898:	4603      	mov	r3, r0
 800789a:	460c      	mov	r4, r1
 800789c:	461a      	mov	r2, r3
 800789e:	4b47      	ldr	r3, [pc, #284]	; (80079bc <UART_SetConfig+0x384>)
 80078a0:	fba3 2302 	umull	r2, r3, r3, r2
 80078a4:	095b      	lsrs	r3, r3, #5
 80078a6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	461d      	mov	r5, r3
 80078ae:	f04f 0600 	mov.w	r6, #0
 80078b2:	46a9      	mov	r9, r5
 80078b4:	46b2      	mov	sl, r6
 80078b6:	eb19 0309 	adds.w	r3, r9, r9
 80078ba:	eb4a 040a 	adc.w	r4, sl, sl
 80078be:	4699      	mov	r9, r3
 80078c0:	46a2      	mov	sl, r4
 80078c2:	eb19 0905 	adds.w	r9, r9, r5
 80078c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80078ca:	f04f 0100 	mov.w	r1, #0
 80078ce:	f04f 0200 	mov.w	r2, #0
 80078d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80078de:	4689      	mov	r9, r1
 80078e0:	4692      	mov	sl, r2
 80078e2:	eb19 0005 	adds.w	r0, r9, r5
 80078e6:	eb4a 0106 	adc.w	r1, sl, r6
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	461d      	mov	r5, r3
 80078f0:	f04f 0600 	mov.w	r6, #0
 80078f4:	196b      	adds	r3, r5, r5
 80078f6:	eb46 0406 	adc.w	r4, r6, r6
 80078fa:	461a      	mov	r2, r3
 80078fc:	4623      	mov	r3, r4
 80078fe:	f7f9 f9c3 	bl	8000c88 <__aeabi_uldivmod>
 8007902:	4603      	mov	r3, r0
 8007904:	460c      	mov	r4, r1
 8007906:	461a      	mov	r2, r3
 8007908:	4b2c      	ldr	r3, [pc, #176]	; (80079bc <UART_SetConfig+0x384>)
 800790a:	fba3 1302 	umull	r1, r3, r3, r2
 800790e:	095b      	lsrs	r3, r3, #5
 8007910:	2164      	movs	r1, #100	; 0x64
 8007912:	fb01 f303 	mul.w	r3, r1, r3
 8007916:	1ad3      	subs	r3, r2, r3
 8007918:	00db      	lsls	r3, r3, #3
 800791a:	3332      	adds	r3, #50	; 0x32
 800791c:	4a27      	ldr	r2, [pc, #156]	; (80079bc <UART_SetConfig+0x384>)
 800791e:	fba2 2303 	umull	r2, r3, r2, r3
 8007922:	095b      	lsrs	r3, r3, #5
 8007924:	005b      	lsls	r3, r3, #1
 8007926:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800792a:	4498      	add	r8, r3
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	461d      	mov	r5, r3
 8007930:	f04f 0600 	mov.w	r6, #0
 8007934:	46a9      	mov	r9, r5
 8007936:	46b2      	mov	sl, r6
 8007938:	eb19 0309 	adds.w	r3, r9, r9
 800793c:	eb4a 040a 	adc.w	r4, sl, sl
 8007940:	4699      	mov	r9, r3
 8007942:	46a2      	mov	sl, r4
 8007944:	eb19 0905 	adds.w	r9, r9, r5
 8007948:	eb4a 0a06 	adc.w	sl, sl, r6
 800794c:	f04f 0100 	mov.w	r1, #0
 8007950:	f04f 0200 	mov.w	r2, #0
 8007954:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007958:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800795c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007960:	4689      	mov	r9, r1
 8007962:	4692      	mov	sl, r2
 8007964:	eb19 0005 	adds.w	r0, r9, r5
 8007968:	eb4a 0106 	adc.w	r1, sl, r6
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	461d      	mov	r5, r3
 8007972:	f04f 0600 	mov.w	r6, #0
 8007976:	196b      	adds	r3, r5, r5
 8007978:	eb46 0406 	adc.w	r4, r6, r6
 800797c:	461a      	mov	r2, r3
 800797e:	4623      	mov	r3, r4
 8007980:	f7f9 f982 	bl	8000c88 <__aeabi_uldivmod>
 8007984:	4603      	mov	r3, r0
 8007986:	460c      	mov	r4, r1
 8007988:	461a      	mov	r2, r3
 800798a:	4b0c      	ldr	r3, [pc, #48]	; (80079bc <UART_SetConfig+0x384>)
 800798c:	fba3 1302 	umull	r1, r3, r3, r2
 8007990:	095b      	lsrs	r3, r3, #5
 8007992:	2164      	movs	r1, #100	; 0x64
 8007994:	fb01 f303 	mul.w	r3, r1, r3
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	00db      	lsls	r3, r3, #3
 800799c:	3332      	adds	r3, #50	; 0x32
 800799e:	4a07      	ldr	r2, [pc, #28]	; (80079bc <UART_SetConfig+0x384>)
 80079a0:	fba2 2303 	umull	r2, r3, r2, r3
 80079a4:	095b      	lsrs	r3, r3, #5
 80079a6:	f003 0207 	and.w	r2, r3, #7
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4442      	add	r2, r8
 80079b0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80079b2:	e1b2      	b.n	8007d1a <UART_SetConfig+0x6e2>
 80079b4:	40011000 	.word	0x40011000
 80079b8:	40011400 	.word	0x40011400
 80079bc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4ad7      	ldr	r2, [pc, #860]	; (8007d24 <UART_SetConfig+0x6ec>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d005      	beq.n	80079d6 <UART_SetConfig+0x39e>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4ad6      	ldr	r2, [pc, #856]	; (8007d28 <UART_SetConfig+0x6f0>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	f040 80d1 	bne.w	8007b78 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80079d6:	f7fd f8b9 	bl	8004b4c <HAL_RCC_GetPCLK2Freq>
 80079da:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	469a      	mov	sl, r3
 80079e0:	f04f 0b00 	mov.w	fp, #0
 80079e4:	46d0      	mov	r8, sl
 80079e6:	46d9      	mov	r9, fp
 80079e8:	eb18 0308 	adds.w	r3, r8, r8
 80079ec:	eb49 0409 	adc.w	r4, r9, r9
 80079f0:	4698      	mov	r8, r3
 80079f2:	46a1      	mov	r9, r4
 80079f4:	eb18 080a 	adds.w	r8, r8, sl
 80079f8:	eb49 090b 	adc.w	r9, r9, fp
 80079fc:	f04f 0100 	mov.w	r1, #0
 8007a00:	f04f 0200 	mov.w	r2, #0
 8007a04:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007a08:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007a0c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007a10:	4688      	mov	r8, r1
 8007a12:	4691      	mov	r9, r2
 8007a14:	eb1a 0508 	adds.w	r5, sl, r8
 8007a18:	eb4b 0609 	adc.w	r6, fp, r9
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	4619      	mov	r1, r3
 8007a22:	f04f 0200 	mov.w	r2, #0
 8007a26:	f04f 0300 	mov.w	r3, #0
 8007a2a:	f04f 0400 	mov.w	r4, #0
 8007a2e:	0094      	lsls	r4, r2, #2
 8007a30:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a34:	008b      	lsls	r3, r1, #2
 8007a36:	461a      	mov	r2, r3
 8007a38:	4623      	mov	r3, r4
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	4631      	mov	r1, r6
 8007a3e:	f7f9 f923 	bl	8000c88 <__aeabi_uldivmod>
 8007a42:	4603      	mov	r3, r0
 8007a44:	460c      	mov	r4, r1
 8007a46:	461a      	mov	r2, r3
 8007a48:	4bb8      	ldr	r3, [pc, #736]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007a4a:	fba3 2302 	umull	r2, r3, r3, r2
 8007a4e:	095b      	lsrs	r3, r3, #5
 8007a50:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	469b      	mov	fp, r3
 8007a58:	f04f 0c00 	mov.w	ip, #0
 8007a5c:	46d9      	mov	r9, fp
 8007a5e:	46e2      	mov	sl, ip
 8007a60:	eb19 0309 	adds.w	r3, r9, r9
 8007a64:	eb4a 040a 	adc.w	r4, sl, sl
 8007a68:	4699      	mov	r9, r3
 8007a6a:	46a2      	mov	sl, r4
 8007a6c:	eb19 090b 	adds.w	r9, r9, fp
 8007a70:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a74:	f04f 0100 	mov.w	r1, #0
 8007a78:	f04f 0200 	mov.w	r2, #0
 8007a7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a88:	4689      	mov	r9, r1
 8007a8a:	4692      	mov	sl, r2
 8007a8c:	eb1b 0509 	adds.w	r5, fp, r9
 8007a90:	eb4c 060a 	adc.w	r6, ip, sl
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	4619      	mov	r1, r3
 8007a9a:	f04f 0200 	mov.w	r2, #0
 8007a9e:	f04f 0300 	mov.w	r3, #0
 8007aa2:	f04f 0400 	mov.w	r4, #0
 8007aa6:	0094      	lsls	r4, r2, #2
 8007aa8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007aac:	008b      	lsls	r3, r1, #2
 8007aae:	461a      	mov	r2, r3
 8007ab0:	4623      	mov	r3, r4
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	4631      	mov	r1, r6
 8007ab6:	f7f9 f8e7 	bl	8000c88 <__aeabi_uldivmod>
 8007aba:	4603      	mov	r3, r0
 8007abc:	460c      	mov	r4, r1
 8007abe:	461a      	mov	r2, r3
 8007ac0:	4b9a      	ldr	r3, [pc, #616]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007ac2:	fba3 1302 	umull	r1, r3, r3, r2
 8007ac6:	095b      	lsrs	r3, r3, #5
 8007ac8:	2164      	movs	r1, #100	; 0x64
 8007aca:	fb01 f303 	mul.w	r3, r1, r3
 8007ace:	1ad3      	subs	r3, r2, r3
 8007ad0:	011b      	lsls	r3, r3, #4
 8007ad2:	3332      	adds	r3, #50	; 0x32
 8007ad4:	4a95      	ldr	r2, [pc, #596]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8007ada:	095b      	lsrs	r3, r3, #5
 8007adc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007ae0:	4498      	add	r8, r3
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	469b      	mov	fp, r3
 8007ae6:	f04f 0c00 	mov.w	ip, #0
 8007aea:	46d9      	mov	r9, fp
 8007aec:	46e2      	mov	sl, ip
 8007aee:	eb19 0309 	adds.w	r3, r9, r9
 8007af2:	eb4a 040a 	adc.w	r4, sl, sl
 8007af6:	4699      	mov	r9, r3
 8007af8:	46a2      	mov	sl, r4
 8007afa:	eb19 090b 	adds.w	r9, r9, fp
 8007afe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007b02:	f04f 0100 	mov.w	r1, #0
 8007b06:	f04f 0200 	mov.w	r2, #0
 8007b0a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b0e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007b12:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007b16:	4689      	mov	r9, r1
 8007b18:	4692      	mov	sl, r2
 8007b1a:	eb1b 0509 	adds.w	r5, fp, r9
 8007b1e:	eb4c 060a 	adc.w	r6, ip, sl
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	4619      	mov	r1, r3
 8007b28:	f04f 0200 	mov.w	r2, #0
 8007b2c:	f04f 0300 	mov.w	r3, #0
 8007b30:	f04f 0400 	mov.w	r4, #0
 8007b34:	0094      	lsls	r4, r2, #2
 8007b36:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b3a:	008b      	lsls	r3, r1, #2
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	4623      	mov	r3, r4
 8007b40:	4628      	mov	r0, r5
 8007b42:	4631      	mov	r1, r6
 8007b44:	f7f9 f8a0 	bl	8000c88 <__aeabi_uldivmod>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	460c      	mov	r4, r1
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	4b77      	ldr	r3, [pc, #476]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007b50:	fba3 1302 	umull	r1, r3, r3, r2
 8007b54:	095b      	lsrs	r3, r3, #5
 8007b56:	2164      	movs	r1, #100	; 0x64
 8007b58:	fb01 f303 	mul.w	r3, r1, r3
 8007b5c:	1ad3      	subs	r3, r2, r3
 8007b5e:	011b      	lsls	r3, r3, #4
 8007b60:	3332      	adds	r3, #50	; 0x32
 8007b62:	4a72      	ldr	r2, [pc, #456]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007b64:	fba2 2303 	umull	r2, r3, r2, r3
 8007b68:	095b      	lsrs	r3, r3, #5
 8007b6a:	f003 020f 	and.w	r2, r3, #15
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4442      	add	r2, r8
 8007b74:	609a      	str	r2, [r3, #8]
 8007b76:	e0d0      	b.n	8007d1a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007b78:	f7fc ffd4 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8007b7c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	469a      	mov	sl, r3
 8007b82:	f04f 0b00 	mov.w	fp, #0
 8007b86:	46d0      	mov	r8, sl
 8007b88:	46d9      	mov	r9, fp
 8007b8a:	eb18 0308 	adds.w	r3, r8, r8
 8007b8e:	eb49 0409 	adc.w	r4, r9, r9
 8007b92:	4698      	mov	r8, r3
 8007b94:	46a1      	mov	r9, r4
 8007b96:	eb18 080a 	adds.w	r8, r8, sl
 8007b9a:	eb49 090b 	adc.w	r9, r9, fp
 8007b9e:	f04f 0100 	mov.w	r1, #0
 8007ba2:	f04f 0200 	mov.w	r2, #0
 8007ba6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007baa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007bae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007bb2:	4688      	mov	r8, r1
 8007bb4:	4691      	mov	r9, r2
 8007bb6:	eb1a 0508 	adds.w	r5, sl, r8
 8007bba:	eb4b 0609 	adc.w	r6, fp, r9
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	f04f 0200 	mov.w	r2, #0
 8007bc8:	f04f 0300 	mov.w	r3, #0
 8007bcc:	f04f 0400 	mov.w	r4, #0
 8007bd0:	0094      	lsls	r4, r2, #2
 8007bd2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007bd6:	008b      	lsls	r3, r1, #2
 8007bd8:	461a      	mov	r2, r3
 8007bda:	4623      	mov	r3, r4
 8007bdc:	4628      	mov	r0, r5
 8007bde:	4631      	mov	r1, r6
 8007be0:	f7f9 f852 	bl	8000c88 <__aeabi_uldivmod>
 8007be4:	4603      	mov	r3, r0
 8007be6:	460c      	mov	r4, r1
 8007be8:	461a      	mov	r2, r3
 8007bea:	4b50      	ldr	r3, [pc, #320]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007bec:	fba3 2302 	umull	r2, r3, r3, r2
 8007bf0:	095b      	lsrs	r3, r3, #5
 8007bf2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	469b      	mov	fp, r3
 8007bfa:	f04f 0c00 	mov.w	ip, #0
 8007bfe:	46d9      	mov	r9, fp
 8007c00:	46e2      	mov	sl, ip
 8007c02:	eb19 0309 	adds.w	r3, r9, r9
 8007c06:	eb4a 040a 	adc.w	r4, sl, sl
 8007c0a:	4699      	mov	r9, r3
 8007c0c:	46a2      	mov	sl, r4
 8007c0e:	eb19 090b 	adds.w	r9, r9, fp
 8007c12:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007c16:	f04f 0100 	mov.w	r1, #0
 8007c1a:	f04f 0200 	mov.w	r2, #0
 8007c1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c22:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007c26:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007c2a:	4689      	mov	r9, r1
 8007c2c:	4692      	mov	sl, r2
 8007c2e:	eb1b 0509 	adds.w	r5, fp, r9
 8007c32:	eb4c 060a 	adc.w	r6, ip, sl
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	f04f 0200 	mov.w	r2, #0
 8007c40:	f04f 0300 	mov.w	r3, #0
 8007c44:	f04f 0400 	mov.w	r4, #0
 8007c48:	0094      	lsls	r4, r2, #2
 8007c4a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007c4e:	008b      	lsls	r3, r1, #2
 8007c50:	461a      	mov	r2, r3
 8007c52:	4623      	mov	r3, r4
 8007c54:	4628      	mov	r0, r5
 8007c56:	4631      	mov	r1, r6
 8007c58:	f7f9 f816 	bl	8000c88 <__aeabi_uldivmod>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	460c      	mov	r4, r1
 8007c60:	461a      	mov	r2, r3
 8007c62:	4b32      	ldr	r3, [pc, #200]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007c64:	fba3 1302 	umull	r1, r3, r3, r2
 8007c68:	095b      	lsrs	r3, r3, #5
 8007c6a:	2164      	movs	r1, #100	; 0x64
 8007c6c:	fb01 f303 	mul.w	r3, r1, r3
 8007c70:	1ad3      	subs	r3, r2, r3
 8007c72:	011b      	lsls	r3, r3, #4
 8007c74:	3332      	adds	r3, #50	; 0x32
 8007c76:	4a2d      	ldr	r2, [pc, #180]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007c78:	fba2 2303 	umull	r2, r3, r2, r3
 8007c7c:	095b      	lsrs	r3, r3, #5
 8007c7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c82:	4498      	add	r8, r3
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	469b      	mov	fp, r3
 8007c88:	f04f 0c00 	mov.w	ip, #0
 8007c8c:	46d9      	mov	r9, fp
 8007c8e:	46e2      	mov	sl, ip
 8007c90:	eb19 0309 	adds.w	r3, r9, r9
 8007c94:	eb4a 040a 	adc.w	r4, sl, sl
 8007c98:	4699      	mov	r9, r3
 8007c9a:	46a2      	mov	sl, r4
 8007c9c:	eb19 090b 	adds.w	r9, r9, fp
 8007ca0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007ca4:	f04f 0100 	mov.w	r1, #0
 8007ca8:	f04f 0200 	mov.w	r2, #0
 8007cac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007cb0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007cb4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007cb8:	4689      	mov	r9, r1
 8007cba:	4692      	mov	sl, r2
 8007cbc:	eb1b 0509 	adds.w	r5, fp, r9
 8007cc0:	eb4c 060a 	adc.w	r6, ip, sl
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	4619      	mov	r1, r3
 8007cca:	f04f 0200 	mov.w	r2, #0
 8007cce:	f04f 0300 	mov.w	r3, #0
 8007cd2:	f04f 0400 	mov.w	r4, #0
 8007cd6:	0094      	lsls	r4, r2, #2
 8007cd8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007cdc:	008b      	lsls	r3, r1, #2
 8007cde:	461a      	mov	r2, r3
 8007ce0:	4623      	mov	r3, r4
 8007ce2:	4628      	mov	r0, r5
 8007ce4:	4631      	mov	r1, r6
 8007ce6:	f7f8 ffcf 	bl	8000c88 <__aeabi_uldivmod>
 8007cea:	4603      	mov	r3, r0
 8007cec:	460c      	mov	r4, r1
 8007cee:	461a      	mov	r2, r3
 8007cf0:	4b0e      	ldr	r3, [pc, #56]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007cf2:	fba3 1302 	umull	r1, r3, r3, r2
 8007cf6:	095b      	lsrs	r3, r3, #5
 8007cf8:	2164      	movs	r1, #100	; 0x64
 8007cfa:	fb01 f303 	mul.w	r3, r1, r3
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	011b      	lsls	r3, r3, #4
 8007d02:	3332      	adds	r3, #50	; 0x32
 8007d04:	4a09      	ldr	r2, [pc, #36]	; (8007d2c <UART_SetConfig+0x6f4>)
 8007d06:	fba2 2303 	umull	r2, r3, r2, r3
 8007d0a:	095b      	lsrs	r3, r3, #5
 8007d0c:	f003 020f 	and.w	r2, r3, #15
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4442      	add	r2, r8
 8007d16:	609a      	str	r2, [r3, #8]
}
 8007d18:	e7ff      	b.n	8007d1a <UART_SetConfig+0x6e2>
 8007d1a:	bf00      	nop
 8007d1c:	3714      	adds	r7, #20
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d24:	40011000 	.word	0x40011000
 8007d28:	40011400 	.word	0x40011400
 8007d2c:	51eb851f 	.word	0x51eb851f

08007d30 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007d30:	b084      	sub	sp, #16
 8007d32:	b480      	push	{r7}
 8007d34:	b085      	sub	sp, #20
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
 8007d3a:	f107 001c 	add.w	r0, r7, #28
 8007d3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8007d42:	2300      	movs	r3, #0
 8007d44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8007d46:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8007d48:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8007d4a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8007d4e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8007d52:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8007d56:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8007d5a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8007d6a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	431a      	orrs	r2, r3
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3714      	adds	r7, #20
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	b004      	add	sp, #16
 8007d84:	4770      	bx	lr

08007d86 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007d86:	b480      	push	{r7}
 8007d88:	b083      	sub	sp, #12
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	370c      	adds	r7, #12
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b082      	sub	sp, #8
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2203      	movs	r2, #3
 8007dce:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8007dd0:	2002      	movs	r0, #2
 8007dd2:	f7fa f9a3 	bl	800211c <HAL_Delay>
  
  return HAL_OK;
 8007dd6:	2300      	movs	r3, #0
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3708      	adds	r7, #8
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007de0:	b480      	push	{r7}
 8007de2:	b083      	sub	sp, #12
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 0303 	and.w	r3, r3, #3
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	370c      	adds	r7, #12
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007e06:	2300      	movs	r3, #0
 8007e08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007e1a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007e20:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007e26:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007e36:	f023 030f 	bic.w	r3, r3, #15
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	431a      	orrs	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3714      	adds	r7, #20
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b083      	sub	sp, #12
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	691b      	ldr	r3, [r3, #16]
 8007e5c:	b2db      	uxtb	r3, r3
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	370c      	adds	r7, #12
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr

08007e6a <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	b085      	sub	sp, #20
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
 8007e72:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	3314      	adds	r3, #20
 8007e78:	461a      	mov	r2, r3
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
}  
 8007e84:	4618      	mov	r0, r3
 8007e86:	3714      	adds	r7, #20
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	685a      	ldr	r2, [r3, #4]
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007eb6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007ebc:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007ec2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007ec4:	68fa      	ldr	r2, [r7, #12]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ece:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	431a      	orrs	r2, r3
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007eda:	2300      	movs	r3, #0

}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3714      	adds	r7, #20
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b088      	sub	sp, #32
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007ef6:	2310      	movs	r3, #16
 8007ef8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007efa:	2340      	movs	r3, #64	; 0x40
 8007efc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007efe:	2300      	movs	r3, #0
 8007f00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007f02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f06:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007f08:	f107 0308 	add.w	r3, r7, #8
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f7ff ff74 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f18:	2110      	movs	r1, #16
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 fa40 	bl	80083a0 <SDMMC_GetCmdResp1>
 8007f20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f22:	69fb      	ldr	r3, [r7, #28]
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3720      	adds	r7, #32
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b088      	sub	sp, #32
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007f3a:	2311      	movs	r3, #17
 8007f3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007f3e:	2340      	movs	r3, #64	; 0x40
 8007f40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007f42:	2300      	movs	r3, #0
 8007f44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007f4c:	f107 0308 	add.w	r3, r7, #8
 8007f50:	4619      	mov	r1, r3
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f7ff ff52 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f5c:	2111      	movs	r1, #17
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fa1e 	bl	80083a0 <SDMMC_GetCmdResp1>
 8007f64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f66:	69fb      	ldr	r3, [r7, #28]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3720      	adds	r7, #32
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b088      	sub	sp, #32
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007f7e:	2312      	movs	r3, #18
 8007f80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007f82:	2340      	movs	r3, #64	; 0x40
 8007f84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007f86:	2300      	movs	r3, #0
 8007f88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007f8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007f90:	f107 0308 	add.w	r3, r7, #8
 8007f94:	4619      	mov	r1, r3
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f7ff ff30 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fa0:	2112      	movs	r1, #18
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 f9fc 	bl	80083a0 <SDMMC_GetCmdResp1>
 8007fa8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007faa:	69fb      	ldr	r3, [r7, #28]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3720      	adds	r7, #32
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b088      	sub	sp, #32
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007fc2:	2318      	movs	r3, #24
 8007fc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007fc6:	2340      	movs	r3, #64	; 0x40
 8007fc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fd2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007fd4:	f107 0308 	add.w	r3, r7, #8
 8007fd8:	4619      	mov	r1, r3
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f7ff ff0e 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007fe0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fe4:	2118      	movs	r1, #24
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f9da 	bl	80083a0 <SDMMC_GetCmdResp1>
 8007fec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007fee:	69fb      	ldr	r3, [r7, #28]
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3720      	adds	r7, #32
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b088      	sub	sp, #32
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008006:	2319      	movs	r3, #25
 8008008:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800800a:	2340      	movs	r3, #64	; 0x40
 800800c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800800e:	2300      	movs	r3, #0
 8008010:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008012:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008016:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008018:	f107 0308 	add.w	r3, r7, #8
 800801c:	4619      	mov	r1, r3
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f7ff feec 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008024:	f241 3288 	movw	r2, #5000	; 0x1388
 8008028:	2119      	movs	r1, #25
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 f9b8 	bl	80083a0 <SDMMC_GetCmdResp1>
 8008030:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008032:	69fb      	ldr	r3, [r7, #28]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3720      	adds	r7, #32
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b088      	sub	sp, #32
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008044:	2300      	movs	r3, #0
 8008046:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008048:	230c      	movs	r3, #12
 800804a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800804c:	2340      	movs	r3, #64	; 0x40
 800804e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008050:	2300      	movs	r3, #0
 8008052:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008054:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008058:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800805a:	f107 0308 	add.w	r3, r7, #8
 800805e:	4619      	mov	r1, r3
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f7ff fecb 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8008066:	4a05      	ldr	r2, [pc, #20]	; (800807c <SDMMC_CmdStopTransfer+0x40>)
 8008068:	210c      	movs	r1, #12
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 f998 	bl	80083a0 <SDMMC_GetCmdResp1>
 8008070:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008072:	69fb      	ldr	r3, [r7, #28]
}
 8008074:	4618      	mov	r0, r3
 8008076:	3720      	adds	r7, #32
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	05f5e100 	.word	0x05f5e100

08008080 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b08a      	sub	sp, #40	; 0x28
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008090:	2307      	movs	r3, #7
 8008092:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008094:	2340      	movs	r3, #64	; 0x40
 8008096:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008098:	2300      	movs	r3, #0
 800809a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800809c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080a0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80080a2:	f107 0310 	add.w	r3, r7, #16
 80080a6:	4619      	mov	r1, r3
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f7ff fea7 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80080ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80080b2:	2107      	movs	r1, #7
 80080b4:	68f8      	ldr	r0, [r7, #12]
 80080b6:	f000 f973 	bl	80083a0 <SDMMC_GetCmdResp1>
 80080ba:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80080bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3728      	adds	r7, #40	; 0x28
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}

080080c6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80080c6:	b580      	push	{r7, lr}
 80080c8:	b088      	sub	sp, #32
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80080ce:	2300      	movs	r3, #0
 80080d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80080d2:	2300      	movs	r3, #0
 80080d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80080d6:	2300      	movs	r3, #0
 80080d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80080da:	2300      	movs	r3, #0
 80080dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80080de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80080e4:	f107 0308 	add.w	r3, r7, #8
 80080e8:	4619      	mov	r1, r3
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f7ff fe86 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 f92d 	bl	8008350 <SDMMC_GetCmdError>
 80080f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80080f8:	69fb      	ldr	r3, [r7, #28]
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3720      	adds	r7, #32
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b088      	sub	sp, #32
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800810a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800810e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008110:	2308      	movs	r3, #8
 8008112:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008114:	2340      	movs	r3, #64	; 0x40
 8008116:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008118:	2300      	movs	r3, #0
 800811a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800811c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008120:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008122:	f107 0308 	add.w	r3, r7, #8
 8008126:	4619      	mov	r1, r3
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f7ff fe67 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 fb16 	bl	8008760 <SDMMC_GetCmdResp7>
 8008134:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008136:	69fb      	ldr	r3, [r7, #28]
}
 8008138:	4618      	mov	r0, r3
 800813a:	3720      	adds	r7, #32
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b088      	sub	sp, #32
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800814e:	2337      	movs	r3, #55	; 0x37
 8008150:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008152:	2340      	movs	r3, #64	; 0x40
 8008154:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008156:	2300      	movs	r3, #0
 8008158:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800815a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800815e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008160:	f107 0308 	add.w	r3, r7, #8
 8008164:	4619      	mov	r1, r3
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f7ff fe48 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800816c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008170:	2137      	movs	r1, #55	; 0x37
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 f914 	bl	80083a0 <SDMMC_GetCmdResp1>
 8008178:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800817a:	69fb      	ldr	r3, [r7, #28]
}
 800817c:	4618      	mov	r0, r3
 800817e:	3720      	adds	r7, #32
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b088      	sub	sp, #32
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008194:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008198:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800819a:	2329      	movs	r3, #41	; 0x29
 800819c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800819e:	2340      	movs	r3, #64	; 0x40
 80081a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80081a2:	2300      	movs	r3, #0
 80081a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80081a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80081ac:	f107 0308 	add.w	r3, r7, #8
 80081b0:	4619      	mov	r1, r3
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f7ff fe22 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 fa23 	bl	8008604 <SDMMC_GetCmdResp3>
 80081be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80081c0:	69fb      	ldr	r3, [r7, #28]
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3720      	adds	r7, #32
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b088      	sub	sp, #32
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
 80081d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80081d8:	2306      	movs	r3, #6
 80081da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80081dc:	2340      	movs	r3, #64	; 0x40
 80081de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80081e0:	2300      	movs	r3, #0
 80081e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80081e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80081ea:	f107 0308 	add.w	r3, r7, #8
 80081ee:	4619      	mov	r1, r3
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f7ff fe03 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80081f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80081fa:	2106      	movs	r1, #6
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f8cf 	bl	80083a0 <SDMMC_GetCmdResp1>
 8008202:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008204:	69fb      	ldr	r3, [r7, #28]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3720      	adds	r7, #32
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b088      	sub	sp, #32
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008216:	2300      	movs	r3, #0
 8008218:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800821a:	2333      	movs	r3, #51	; 0x33
 800821c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800821e:	2340      	movs	r3, #64	; 0x40
 8008220:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008222:	2300      	movs	r3, #0
 8008224:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008226:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800822a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800822c:	f107 0308 	add.w	r3, r7, #8
 8008230:	4619      	mov	r1, r3
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f7ff fde2 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008238:	f241 3288 	movw	r2, #5000	; 0x1388
 800823c:	2133      	movs	r1, #51	; 0x33
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 f8ae 	bl	80083a0 <SDMMC_GetCmdResp1>
 8008244:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008246:	69fb      	ldr	r3, [r7, #28]
}
 8008248:	4618      	mov	r0, r3
 800824a:	3720      	adds	r7, #32
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b088      	sub	sp, #32
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008258:	2300      	movs	r3, #0
 800825a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800825c:	2302      	movs	r3, #2
 800825e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008260:	23c0      	movs	r3, #192	; 0xc0
 8008262:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008264:	2300      	movs	r3, #0
 8008266:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008268:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800826c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800826e:	f107 0308 	add.w	r3, r7, #8
 8008272:	4619      	mov	r1, r3
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f7ff fdc1 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f97c 	bl	8008578 <SDMMC_GetCmdResp2>
 8008280:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008282:	69fb      	ldr	r3, [r7, #28]
}
 8008284:	4618      	mov	r0, r3
 8008286:	3720      	adds	r7, #32
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b088      	sub	sp, #32
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800829a:	2309      	movs	r3, #9
 800829c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800829e:	23c0      	movs	r3, #192	; 0xc0
 80082a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082a2:	2300      	movs	r3, #0
 80082a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082ac:	f107 0308 	add.w	r3, r7, #8
 80082b0:	4619      	mov	r1, r3
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f7ff fda2 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 f95d 	bl	8008578 <SDMMC_GetCmdResp2>
 80082be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082c0:	69fb      	ldr	r3, [r7, #28]
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3720      	adds	r7, #32
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80082ca:	b580      	push	{r7, lr}
 80082cc:	b088      	sub	sp, #32
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
 80082d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80082d4:	2300      	movs	r3, #0
 80082d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80082d8:	2303      	movs	r3, #3
 80082da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082dc:	2340      	movs	r3, #64	; 0x40
 80082de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082e0:	2300      	movs	r3, #0
 80082e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082ea:	f107 0308 	add.w	r3, r7, #8
 80082ee:	4619      	mov	r1, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f7ff fd83 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80082f6:	683a      	ldr	r2, [r7, #0]
 80082f8:	2103      	movs	r1, #3
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 f9bc 	bl	8008678 <SDMMC_GetCmdResp6>
 8008300:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008302:	69fb      	ldr	r3, [r7, #28]
}
 8008304:	4618      	mov	r0, r3
 8008306:	3720      	adds	r7, #32
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b088      	sub	sp, #32
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800831a:	230d      	movs	r3, #13
 800831c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800831e:	2340      	movs	r3, #64	; 0x40
 8008320:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008322:	2300      	movs	r3, #0
 8008324:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008326:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800832a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800832c:	f107 0308 	add.w	r3, r7, #8
 8008330:	4619      	mov	r1, r3
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7ff fd62 	bl	8007dfc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008338:	f241 3288 	movw	r2, #5000	; 0x1388
 800833c:	210d      	movs	r1, #13
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 f82e 	bl	80083a0 <SDMMC_GetCmdResp1>
 8008344:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008346:	69fb      	ldr	r3, [r7, #28]
}
 8008348:	4618      	mov	r0, r3
 800834a:	3720      	adds	r7, #32
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008350:	b490      	push	{r4, r7}
 8008352:	b082      	sub	sp, #8
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008358:	4b0f      	ldr	r3, [pc, #60]	; (8008398 <SDMMC_GetCmdError+0x48>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a0f      	ldr	r2, [pc, #60]	; (800839c <SDMMC_GetCmdError+0x4c>)
 800835e:	fba2 2303 	umull	r2, r3, r2, r3
 8008362:	0a5b      	lsrs	r3, r3, #9
 8008364:	f241 3288 	movw	r2, #5000	; 0x1388
 8008368:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800836c:	4623      	mov	r3, r4
 800836e:	1e5c      	subs	r4, r3, #1
 8008370:	2b00      	cmp	r3, #0
 8008372:	d102      	bne.n	800837a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008374:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008378:	e009      	b.n	800838e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800837e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008382:	2b00      	cmp	r3, #0
 8008384:	d0f2      	beq.n	800836c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	22c5      	movs	r2, #197	; 0xc5
 800838a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3708      	adds	r7, #8
 8008392:	46bd      	mov	sp, r7
 8008394:	bc90      	pop	{r4, r7}
 8008396:	4770      	bx	lr
 8008398:	20000000 	.word	0x20000000
 800839c:	10624dd3 	.word	0x10624dd3

080083a0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80083a0:	b590      	push	{r4, r7, lr}
 80083a2:	b087      	sub	sp, #28
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	460b      	mov	r3, r1
 80083aa:	607a      	str	r2, [r7, #4]
 80083ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80083ae:	4b6f      	ldr	r3, [pc, #444]	; (800856c <SDMMC_GetCmdResp1+0x1cc>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a6f      	ldr	r2, [pc, #444]	; (8008570 <SDMMC_GetCmdResp1+0x1d0>)
 80083b4:	fba2 2303 	umull	r2, r3, r2, r3
 80083b8:	0a5b      	lsrs	r3, r3, #9
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80083c0:	4623      	mov	r3, r4
 80083c2:	1e5c      	subs	r4, r3, #1
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d102      	bne.n	80083ce <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80083c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80083cc:	e0c9      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083d2:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d0f0      	beq.n	80083c0 <SDMMC_GetCmdResp1+0x20>
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d1eb      	bne.n	80083c0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083ec:	f003 0304 	and.w	r3, r3, #4
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d004      	beq.n	80083fe <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2204      	movs	r2, #4
 80083f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80083fa:	2304      	movs	r3, #4
 80083fc:	e0b1      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008402:	f003 0301 	and.w	r3, r3, #1
 8008406:	2b00      	cmp	r3, #0
 8008408:	d004      	beq.n	8008414 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2201      	movs	r2, #1
 800840e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008410:	2301      	movs	r3, #1
 8008412:	e0a6      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	22c5      	movs	r2, #197	; 0xc5
 8008418:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f7ff fd18 	bl	8007e50 <SDIO_GetCommandResponse>
 8008420:	4603      	mov	r3, r0
 8008422:	461a      	mov	r2, r3
 8008424:	7afb      	ldrb	r3, [r7, #11]
 8008426:	4293      	cmp	r3, r2
 8008428:	d001      	beq.n	800842e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800842a:	2301      	movs	r3, #1
 800842c:	e099      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800842e:	2100      	movs	r1, #0
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	f7ff fd1a 	bl	8007e6a <SDIO_GetResponse>
 8008436:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008438:	693a      	ldr	r2, [r7, #16]
 800843a:	4b4e      	ldr	r3, [pc, #312]	; (8008574 <SDMMC_GetCmdResp1+0x1d4>)
 800843c:	4013      	ands	r3, r2
 800843e:	2b00      	cmp	r3, #0
 8008440:	d101      	bne.n	8008446 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8008442:	2300      	movs	r3, #0
 8008444:	e08d      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	2b00      	cmp	r3, #0
 800844a:	da02      	bge.n	8008452 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800844c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008450:	e087      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008458:	2b00      	cmp	r3, #0
 800845a:	d001      	beq.n	8008460 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800845c:	2340      	movs	r3, #64	; 0x40
 800845e:	e080      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800846a:	2380      	movs	r3, #128	; 0x80
 800846c:	e079      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008474:	2b00      	cmp	r3, #0
 8008476:	d002      	beq.n	800847e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008478:	f44f 7380 	mov.w	r3, #256	; 0x100
 800847c:	e071      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d002      	beq.n	800848e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008488:	f44f 7300 	mov.w	r3, #512	; 0x200
 800848c:	e069      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d002      	beq.n	800849e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008498:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800849c:	e061      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d002      	beq.n	80084ae <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80084a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084ac:	e059      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d002      	beq.n	80084be <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80084b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084bc:	e051      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80084c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80084cc:	e049      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d002      	beq.n	80084de <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80084d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80084dc:	e041      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d002      	beq.n	80084ee <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 80084e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084ec:	e039      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d002      	beq.n	80084fe <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80084f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80084fc:	e031      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d002      	beq.n	800850e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008508:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800850c:	e029      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008514:	2b00      	cmp	r3, #0
 8008516:	d002      	beq.n	800851e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008518:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800851c:	e021      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008524:	2b00      	cmp	r3, #0
 8008526:	d002      	beq.n	800852e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008528:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800852c:	e019      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008534:	2b00      	cmp	r3, #0
 8008536:	d002      	beq.n	800853e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008538:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800853c:	e011      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008544:	2b00      	cmp	r3, #0
 8008546:	d002      	beq.n	800854e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008548:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800854c:	e009      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	f003 0308 	and.w	r3, r3, #8
 8008554:	2b00      	cmp	r3, #0
 8008556:	d002      	beq.n	800855e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008558:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800855c:	e001      	b.n	8008562 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800855e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008562:	4618      	mov	r0, r3
 8008564:	371c      	adds	r7, #28
 8008566:	46bd      	mov	sp, r7
 8008568:	bd90      	pop	{r4, r7, pc}
 800856a:	bf00      	nop
 800856c:	20000000 	.word	0x20000000
 8008570:	10624dd3 	.word	0x10624dd3
 8008574:	fdffe008 	.word	0xfdffe008

08008578 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008578:	b490      	push	{r4, r7}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008580:	4b1e      	ldr	r3, [pc, #120]	; (80085fc <SDMMC_GetCmdResp2+0x84>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a1e      	ldr	r2, [pc, #120]	; (8008600 <SDMMC_GetCmdResp2+0x88>)
 8008586:	fba2 2303 	umull	r2, r3, r2, r3
 800858a:	0a5b      	lsrs	r3, r3, #9
 800858c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008590:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008594:	4623      	mov	r3, r4
 8008596:	1e5c      	subs	r4, r3, #1
 8008598:	2b00      	cmp	r3, #0
 800859a:	d102      	bne.n	80085a2 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800859c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80085a0:	e026      	b.n	80085f0 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085a6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d0f0      	beq.n	8008594 <SDMMC_GetCmdResp2+0x1c>
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d1eb      	bne.n	8008594 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085c0:	f003 0304 	and.w	r3, r3, #4
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d004      	beq.n	80085d2 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2204      	movs	r2, #4
 80085cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80085ce:	2304      	movs	r3, #4
 80085d0:	e00e      	b.n	80085f0 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085d6:	f003 0301 	and.w	r3, r3, #1
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d004      	beq.n	80085e8 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2201      	movs	r2, #1
 80085e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e003      	b.n	80085f0 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	22c5      	movs	r2, #197	; 0xc5
 80085ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3710      	adds	r7, #16
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bc90      	pop	{r4, r7}
 80085f8:	4770      	bx	lr
 80085fa:	bf00      	nop
 80085fc:	20000000 	.word	0x20000000
 8008600:	10624dd3 	.word	0x10624dd3

08008604 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008604:	b490      	push	{r4, r7}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800860c:	4b18      	ldr	r3, [pc, #96]	; (8008670 <SDMMC_GetCmdResp3+0x6c>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a18      	ldr	r2, [pc, #96]	; (8008674 <SDMMC_GetCmdResp3+0x70>)
 8008612:	fba2 2303 	umull	r2, r3, r2, r3
 8008616:	0a5b      	lsrs	r3, r3, #9
 8008618:	f241 3288 	movw	r2, #5000	; 0x1388
 800861c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008620:	4623      	mov	r3, r4
 8008622:	1e5c      	subs	r4, r3, #1
 8008624:	2b00      	cmp	r3, #0
 8008626:	d102      	bne.n	800862e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008628:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800862c:	e01b      	b.n	8008666 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008632:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800863a:	2b00      	cmp	r3, #0
 800863c:	d0f0      	beq.n	8008620 <SDMMC_GetCmdResp3+0x1c>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1eb      	bne.n	8008620 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800864c:	f003 0304 	and.w	r3, r3, #4
 8008650:	2b00      	cmp	r3, #0
 8008652:	d004      	beq.n	800865e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2204      	movs	r2, #4
 8008658:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800865a:	2304      	movs	r3, #4
 800865c:	e003      	b.n	8008666 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	22c5      	movs	r2, #197	; 0xc5
 8008662:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bc90      	pop	{r4, r7}
 800866e:	4770      	bx	lr
 8008670:	20000000 	.word	0x20000000
 8008674:	10624dd3 	.word	0x10624dd3

08008678 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008678:	b590      	push	{r4, r7, lr}
 800867a:	b087      	sub	sp, #28
 800867c:	af00      	add	r7, sp, #0
 800867e:	60f8      	str	r0, [r7, #12]
 8008680:	460b      	mov	r3, r1
 8008682:	607a      	str	r2, [r7, #4]
 8008684:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008686:	4b34      	ldr	r3, [pc, #208]	; (8008758 <SDMMC_GetCmdResp6+0xe0>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a34      	ldr	r2, [pc, #208]	; (800875c <SDMMC_GetCmdResp6+0xe4>)
 800868c:	fba2 2303 	umull	r2, r3, r2, r3
 8008690:	0a5b      	lsrs	r3, r3, #9
 8008692:	f241 3288 	movw	r2, #5000	; 0x1388
 8008696:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800869a:	4623      	mov	r3, r4
 800869c:	1e5c      	subs	r4, r3, #1
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d102      	bne.n	80086a8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80086a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80086a6:	e052      	b.n	800874e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ac:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d0f0      	beq.n	800869a <SDMMC_GetCmdResp6+0x22>
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1eb      	bne.n	800869a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086c6:	f003 0304 	and.w	r3, r3, #4
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d004      	beq.n	80086d8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2204      	movs	r2, #4
 80086d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80086d4:	2304      	movs	r3, #4
 80086d6:	e03a      	b.n	800874e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086dc:	f003 0301 	and.w	r3, r3, #1
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d004      	beq.n	80086ee <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2201      	movs	r2, #1
 80086e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80086ea:	2301      	movs	r3, #1
 80086ec:	e02f      	b.n	800874e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80086ee:	68f8      	ldr	r0, [r7, #12]
 80086f0:	f7ff fbae 	bl	8007e50 <SDIO_GetCommandResponse>
 80086f4:	4603      	mov	r3, r0
 80086f6:	461a      	mov	r2, r3
 80086f8:	7afb      	ldrb	r3, [r7, #11]
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d001      	beq.n	8008702 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80086fe:	2301      	movs	r3, #1
 8008700:	e025      	b.n	800874e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	22c5      	movs	r2, #197	; 0xc5
 8008706:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008708:	2100      	movs	r1, #0
 800870a:	68f8      	ldr	r0, [r7, #12]
 800870c:	f7ff fbad 	bl	8007e6a <SDIO_GetResponse>
 8008710:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008718:	2b00      	cmp	r3, #0
 800871a:	d106      	bne.n	800872a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	0c1b      	lsrs	r3, r3, #16
 8008720:	b29a      	uxth	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008726:	2300      	movs	r3, #0
 8008728:	e011      	b.n	800874e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008730:	2b00      	cmp	r3, #0
 8008732:	d002      	beq.n	800873a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008734:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008738:	e009      	b.n	800874e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008740:	2b00      	cmp	r3, #0
 8008742:	d002      	beq.n	800874a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008748:	e001      	b.n	800874e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800874a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800874e:	4618      	mov	r0, r3
 8008750:	371c      	adds	r7, #28
 8008752:	46bd      	mov	sp, r7
 8008754:	bd90      	pop	{r4, r7, pc}
 8008756:	bf00      	nop
 8008758:	20000000 	.word	0x20000000
 800875c:	10624dd3 	.word	0x10624dd3

08008760 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008760:	b490      	push	{r4, r7}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008768:	4b21      	ldr	r3, [pc, #132]	; (80087f0 <SDMMC_GetCmdResp7+0x90>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a21      	ldr	r2, [pc, #132]	; (80087f4 <SDMMC_GetCmdResp7+0x94>)
 800876e:	fba2 2303 	umull	r2, r3, r2, r3
 8008772:	0a5b      	lsrs	r3, r3, #9
 8008774:	f241 3288 	movw	r2, #5000	; 0x1388
 8008778:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800877c:	4623      	mov	r3, r4
 800877e:	1e5c      	subs	r4, r3, #1
 8008780:	2b00      	cmp	r3, #0
 8008782:	d102      	bne.n	800878a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008784:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008788:	e02c      	b.n	80087e4 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800878e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008796:	2b00      	cmp	r3, #0
 8008798:	d0f0      	beq.n	800877c <SDMMC_GetCmdResp7+0x1c>
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1eb      	bne.n	800877c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087a8:	f003 0304 	and.w	r3, r3, #4
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d004      	beq.n	80087ba <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2204      	movs	r2, #4
 80087b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80087b6:	2304      	movs	r3, #4
 80087b8:	e014      	b.n	80087e4 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087be:	f003 0301 	and.w	r3, r3, #1
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d004      	beq.n	80087d0 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80087cc:	2301      	movs	r3, #1
 80087ce:	e009      	b.n	80087e4 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d002      	beq.n	80087e2 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2240      	movs	r2, #64	; 0x40
 80087e0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80087e2:	2300      	movs	r3, #0
  
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bc90      	pop	{r4, r7}
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	20000000 	.word	0x20000000
 80087f4:	10624dd3 	.word	0x10624dd3

080087f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80087f8:	b084      	sub	sp, #16
 80087fa:	b580      	push	{r7, lr}
 80087fc:	b084      	sub	sp, #16
 80087fe:	af00      	add	r7, sp, #0
 8008800:	6078      	str	r0, [r7, #4]
 8008802:	f107 001c 	add.w	r0, r7, #28
 8008806:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800880a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800880c:	2b01      	cmp	r3, #1
 800880e:	d122      	bne.n	8008856 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008814:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008824:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008838:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800883a:	2b01      	cmp	r3, #1
 800883c:	d105      	bne.n	800884a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	68db      	ldr	r3, [r3, #12]
 8008842:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f001 fa7c 	bl	8009d48 <USB_CoreReset>
 8008850:	4603      	mov	r3, r0
 8008852:	73fb      	strb	r3, [r7, #15]
 8008854:	e01a      	b.n	800888c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	68db      	ldr	r3, [r3, #12]
 800885a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f001 fa70 	bl	8009d48 <USB_CoreReset>
 8008868:	4603      	mov	r3, r0
 800886a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800886c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800886e:	2b00      	cmp	r3, #0
 8008870:	d106      	bne.n	8008880 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008876:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	639a      	str	r2, [r3, #56]	; 0x38
 800887e:	e005      	b.n	800888c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008884:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800888c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800888e:	2b01      	cmp	r3, #1
 8008890:	d10b      	bne.n	80088aa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f043 0206 	orr.w	r2, r3, #6
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	f043 0220 	orr.w	r2, r3, #32
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80088aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	3710      	adds	r7, #16
 80088b0:	46bd      	mov	sp, r7
 80088b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80088b6:	b004      	add	sp, #16
 80088b8:	4770      	bx	lr
	...

080088bc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80088bc:	b480      	push	{r7}
 80088be:	b087      	sub	sp, #28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	4613      	mov	r3, r2
 80088c8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80088ca:	79fb      	ldrb	r3, [r7, #7]
 80088cc:	2b02      	cmp	r3, #2
 80088ce:	d165      	bne.n	800899c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	4a41      	ldr	r2, [pc, #260]	; (80089d8 <USB_SetTurnaroundTime+0x11c>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d906      	bls.n	80088e6 <USB_SetTurnaroundTime+0x2a>
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	4a40      	ldr	r2, [pc, #256]	; (80089dc <USB_SetTurnaroundTime+0x120>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d802      	bhi.n	80088e6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80088e0:	230f      	movs	r3, #15
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	e062      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	4a3c      	ldr	r2, [pc, #240]	; (80089dc <USB_SetTurnaroundTime+0x120>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d906      	bls.n	80088fc <USB_SetTurnaroundTime+0x40>
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	4a3b      	ldr	r2, [pc, #236]	; (80089e0 <USB_SetTurnaroundTime+0x124>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d802      	bhi.n	80088fc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80088f6:	230e      	movs	r3, #14
 80088f8:	617b      	str	r3, [r7, #20]
 80088fa:	e057      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	4a38      	ldr	r2, [pc, #224]	; (80089e0 <USB_SetTurnaroundTime+0x124>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d906      	bls.n	8008912 <USB_SetTurnaroundTime+0x56>
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	4a37      	ldr	r2, [pc, #220]	; (80089e4 <USB_SetTurnaroundTime+0x128>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d802      	bhi.n	8008912 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800890c:	230d      	movs	r3, #13
 800890e:	617b      	str	r3, [r7, #20]
 8008910:	e04c      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	4a33      	ldr	r2, [pc, #204]	; (80089e4 <USB_SetTurnaroundTime+0x128>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d906      	bls.n	8008928 <USB_SetTurnaroundTime+0x6c>
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	4a32      	ldr	r2, [pc, #200]	; (80089e8 <USB_SetTurnaroundTime+0x12c>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d802      	bhi.n	8008928 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008922:	230c      	movs	r3, #12
 8008924:	617b      	str	r3, [r7, #20]
 8008926:	e041      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	4a2f      	ldr	r2, [pc, #188]	; (80089e8 <USB_SetTurnaroundTime+0x12c>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d906      	bls.n	800893e <USB_SetTurnaroundTime+0x82>
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	4a2e      	ldr	r2, [pc, #184]	; (80089ec <USB_SetTurnaroundTime+0x130>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d802      	bhi.n	800893e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008938:	230b      	movs	r3, #11
 800893a:	617b      	str	r3, [r7, #20]
 800893c:	e036      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	4a2a      	ldr	r2, [pc, #168]	; (80089ec <USB_SetTurnaroundTime+0x130>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d906      	bls.n	8008954 <USB_SetTurnaroundTime+0x98>
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	4a29      	ldr	r2, [pc, #164]	; (80089f0 <USB_SetTurnaroundTime+0x134>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d802      	bhi.n	8008954 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800894e:	230a      	movs	r3, #10
 8008950:	617b      	str	r3, [r7, #20]
 8008952:	e02b      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	4a26      	ldr	r2, [pc, #152]	; (80089f0 <USB_SetTurnaroundTime+0x134>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d906      	bls.n	800896a <USB_SetTurnaroundTime+0xae>
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	4a25      	ldr	r2, [pc, #148]	; (80089f4 <USB_SetTurnaroundTime+0x138>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d802      	bhi.n	800896a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008964:	2309      	movs	r3, #9
 8008966:	617b      	str	r3, [r7, #20]
 8008968:	e020      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	4a21      	ldr	r2, [pc, #132]	; (80089f4 <USB_SetTurnaroundTime+0x138>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d906      	bls.n	8008980 <USB_SetTurnaroundTime+0xc4>
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	4a20      	ldr	r2, [pc, #128]	; (80089f8 <USB_SetTurnaroundTime+0x13c>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d802      	bhi.n	8008980 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800897a:	2308      	movs	r3, #8
 800897c:	617b      	str	r3, [r7, #20]
 800897e:	e015      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	4a1d      	ldr	r2, [pc, #116]	; (80089f8 <USB_SetTurnaroundTime+0x13c>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d906      	bls.n	8008996 <USB_SetTurnaroundTime+0xda>
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	4a1c      	ldr	r2, [pc, #112]	; (80089fc <USB_SetTurnaroundTime+0x140>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d802      	bhi.n	8008996 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008990:	2307      	movs	r3, #7
 8008992:	617b      	str	r3, [r7, #20]
 8008994:	e00a      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008996:	2306      	movs	r3, #6
 8008998:	617b      	str	r3, [r7, #20]
 800899a:	e007      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800899c:	79fb      	ldrb	r3, [r7, #7]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d102      	bne.n	80089a8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80089a2:	2309      	movs	r3, #9
 80089a4:	617b      	str	r3, [r7, #20]
 80089a6:	e001      	b.n	80089ac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80089a8:	2309      	movs	r3, #9
 80089aa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	68da      	ldr	r2, [r3, #12]
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	029b      	lsls	r3, r3, #10
 80089c0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80089c4:	431a      	orrs	r2, r3
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80089ca:	2300      	movs	r3, #0
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	371c      	adds	r7, #28
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr
 80089d8:	00d8acbf 	.word	0x00d8acbf
 80089dc:	00e4e1bf 	.word	0x00e4e1bf
 80089e0:	00f423ff 	.word	0x00f423ff
 80089e4:	0106737f 	.word	0x0106737f
 80089e8:	011a499f 	.word	0x011a499f
 80089ec:	01312cff 	.word	0x01312cff
 80089f0:	014ca43f 	.word	0x014ca43f
 80089f4:	016e35ff 	.word	0x016e35ff
 80089f8:	01a6ab1f 	.word	0x01a6ab1f
 80089fc:	01e847ff 	.word	0x01e847ff

08008a00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	f043 0201 	orr.w	r2, r3, #1
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	370c      	adds	r7, #12
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a20:	4770      	bx	lr

08008a22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008a22:	b480      	push	{r7}
 8008a24:	b083      	sub	sp, #12
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	f023 0201 	bic.w	r2, r3, #1
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008a36:	2300      	movs	r3, #0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b082      	sub	sp, #8
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	68db      	ldr	r3, [r3, #12]
 8008a54:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008a5c:	78fb      	ldrb	r3, [r7, #3]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d106      	bne.n	8008a70 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	60da      	str	r2, [r3, #12]
 8008a6e:	e00b      	b.n	8008a88 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008a70:	78fb      	ldrb	r3, [r7, #3]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d106      	bne.n	8008a84 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	60da      	str	r2, [r3, #12]
 8008a82:	e001      	b.n	8008a88 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	e003      	b.n	8008a90 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008a88:	2032      	movs	r0, #50	; 0x32
 8008a8a:	f7f9 fb47 	bl	800211c <HAL_Delay>

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3708      	adds	r7, #8
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}

08008a98 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008a98:	b084      	sub	sp, #16
 8008a9a:	b580      	push	{r7, lr}
 8008a9c:	b086      	sub	sp, #24
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	6078      	str	r0, [r7, #4]
 8008aa2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008aa6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	613b      	str	r3, [r7, #16]
 8008ab6:	e009      	b.n	8008acc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	3340      	adds	r3, #64	; 0x40
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	4413      	add	r3, r2
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	613b      	str	r3, [r7, #16]
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	2b0e      	cmp	r3, #14
 8008ad0:	d9f2      	bls.n	8008ab8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d112      	bne.n	8008afe <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008adc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	639a      	str	r2, [r3, #56]	; 0x38
 8008afc:	e00b      	b.n	8008b16 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	2300      	movs	r3, #0
 8008b20:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b28:	4619      	mov	r1, r3
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b30:	461a      	mov	r2, r3
 8008b32:	680b      	ldr	r3, [r1, #0]
 8008b34:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d10c      	bne.n	8008b56 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d104      	bne.n	8008b4c <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008b42:	2100      	movs	r1, #0
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 f961 	bl	8008e0c <USB_SetDevSpeed>
 8008b4a:	e008      	b.n	8008b5e <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008b4c:	2101      	movs	r1, #1
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 f95c 	bl	8008e0c <USB_SetDevSpeed>
 8008b54:	e003      	b.n	8008b5e <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008b56:	2103      	movs	r1, #3
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 f957 	bl	8008e0c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008b5e:	2110      	movs	r1, #16
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 f90b 	bl	8008d7c <USB_FlushTxFifo>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d001      	beq.n	8008b70 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 f929 	bl	8008dc8 <USB_FlushRxFifo>
 8008b76:	4603      	mov	r3, r0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d001      	beq.n	8008b80 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b86:	461a      	mov	r2, r3
 8008b88:	2300      	movs	r3, #0
 8008b8a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b92:	461a      	mov	r2, r3
 8008b94:	2300      	movs	r3, #0
 8008b96:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	613b      	str	r3, [r7, #16]
 8008ba8:	e043      	b.n	8008c32 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	015a      	lsls	r2, r3, #5
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008bbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008bc0:	d118      	bne.n	8008bf4 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d10a      	bne.n	8008bde <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	015a      	lsls	r2, r3, #5
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	4413      	add	r3, r2
 8008bd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008bda:	6013      	str	r3, [r2, #0]
 8008bdc:	e013      	b.n	8008c06 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	015a      	lsls	r2, r3, #5
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	4413      	add	r3, r2
 8008be6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bea:	461a      	mov	r2, r3
 8008bec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008bf0:	6013      	str	r3, [r2, #0]
 8008bf2:	e008      	b.n	8008c06 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	015a      	lsls	r2, r3, #5
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	4413      	add	r3, r2
 8008bfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c00:	461a      	mov	r2, r3
 8008c02:	2300      	movs	r3, #0
 8008c04:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	015a      	lsls	r2, r3, #5
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c12:	461a      	mov	r2, r3
 8008c14:	2300      	movs	r3, #0
 8008c16:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	015a      	lsls	r2, r3, #5
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	4413      	add	r3, r2
 8008c20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c24:	461a      	mov	r2, r3
 8008c26:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008c2a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	3301      	adds	r3, #1
 8008c30:	613b      	str	r3, [r7, #16]
 8008c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c34:	693a      	ldr	r2, [r7, #16]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d3b7      	bcc.n	8008baa <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	613b      	str	r3, [r7, #16]
 8008c3e:	e043      	b.n	8008cc8 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c56:	d118      	bne.n	8008c8a <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d10a      	bne.n	8008c74 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	015a      	lsls	r2, r3, #5
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	4413      	add	r3, r2
 8008c66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c70:	6013      	str	r3, [r2, #0]
 8008c72:	e013      	b.n	8008c9c <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	015a      	lsls	r2, r3, #5
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	4413      	add	r3, r2
 8008c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c80:	461a      	mov	r2, r3
 8008c82:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008c86:	6013      	str	r3, [r2, #0]
 8008c88:	e008      	b.n	8008c9c <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	015a      	lsls	r2, r3, #5
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	4413      	add	r3, r2
 8008c92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c96:	461a      	mov	r2, r3
 8008c98:	2300      	movs	r3, #0
 8008c9a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ca8:	461a      	mov	r2, r3
 8008caa:	2300      	movs	r3, #0
 8008cac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	015a      	lsls	r2, r3, #5
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cba:	461a      	mov	r2, r3
 8008cbc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008cc0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	613b      	str	r3, [r7, #16]
 8008cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cca:	693a      	ldr	r2, [r7, #16]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d3b7      	bcc.n	8008c40 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cd6:	691b      	ldr	r3, [r3, #16]
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cde:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ce2:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 8008ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d111      	bne.n	8008d0e <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	4b20      	ldr	r3, [pc, #128]	; (8008d74 <USB_DevInit+0x2dc>)
 8008cf4:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d08:	f043 0303 	orr.w	r3, r3, #3
 8008d0c:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008d1a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d105      	bne.n	8008d2e <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	f043 0210 	orr.w	r2, r3, #16
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	699a      	ldr	r2, [r3, #24]
 8008d32:	4b11      	ldr	r3, [pc, #68]	; (8008d78 <USB_DevInit+0x2e0>)
 8008d34:	4313      	orrs	r3, r2
 8008d36:	687a      	ldr	r2, [r7, #4]
 8008d38:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008d3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d005      	beq.n	8008d4c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	f043 0208 	orr.w	r2, r3, #8
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008d4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d107      	bne.n	8008d62 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d5a:	f043 0304 	orr.w	r3, r3, #4
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008d62:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3718      	adds	r7, #24
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d6e:	b004      	add	sp, #16
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	00800100 	.word	0x00800100
 8008d78:	803c3800 	.word	0x803c3800

08008d7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b085      	sub	sp, #20
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008d86:	2300      	movs	r3, #0
 8008d88:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	019b      	lsls	r3, r3, #6
 8008d8e:	f043 0220 	orr.w	r2, r3, #32
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	60fb      	str	r3, [r7, #12]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	4a09      	ldr	r2, [pc, #36]	; (8008dc4 <USB_FlushTxFifo+0x48>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d901      	bls.n	8008da8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008da4:	2303      	movs	r3, #3
 8008da6:	e006      	b.n	8008db6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	f003 0320 	and.w	r3, r3, #32
 8008db0:	2b20      	cmp	r3, #32
 8008db2:	d0f0      	beq.n	8008d96 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3714      	adds	r7, #20
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	00030d40 	.word	0x00030d40

08008dc8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2210      	movs	r2, #16
 8008dd8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	3301      	adds	r3, #1
 8008dde:	60fb      	str	r3, [r7, #12]
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	4a09      	ldr	r2, [pc, #36]	; (8008e08 <USB_FlushRxFifo+0x40>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d901      	bls.n	8008dec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008de8:	2303      	movs	r3, #3
 8008dea:	e006      	b.n	8008dfa <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	691b      	ldr	r3, [r3, #16]
 8008df0:	f003 0310 	and.w	r3, r3, #16
 8008df4:	2b10      	cmp	r3, #16
 8008df6:	d0f0      	beq.n	8008dda <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008df8:	2300      	movs	r3, #0
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3714      	adds	r7, #20
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr
 8008e06:	bf00      	nop
 8008e08:	00030d40 	.word	0x00030d40

08008e0c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	460b      	mov	r3, r1
 8008e16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e22:	681a      	ldr	r2, [r3, #0]
 8008e24:	78fb      	ldrb	r3, [r7, #3]
 8008e26:	68f9      	ldr	r1, [r7, #12]
 8008e28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008e30:	2300      	movs	r3, #0
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3714      	adds	r7, #20
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr

08008e3e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008e3e:	b480      	push	{r7}
 8008e40:	b087      	sub	sp, #28
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	f003 0306 	and.w	r3, r3, #6
 8008e56:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d102      	bne.n	8008e64 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	75fb      	strb	r3, [r7, #23]
 8008e62:	e00a      	b.n	8008e7a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2b02      	cmp	r3, #2
 8008e68:	d002      	beq.n	8008e70 <USB_GetDevSpeed+0x32>
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2b06      	cmp	r3, #6
 8008e6e:	d102      	bne.n	8008e76 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008e70:	2302      	movs	r3, #2
 8008e72:	75fb      	strb	r3, [r7, #23]
 8008e74:	e001      	b.n	8008e7a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008e76:	230f      	movs	r3, #15
 8008e78:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	371c      	adds	r7, #28
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	785b      	ldrb	r3, [r3, #1]
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d13a      	bne.n	8008f1a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eaa:	69da      	ldr	r2, [r3, #28]
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	f003 030f 	and.w	r3, r3, #15
 8008eb4:	2101      	movs	r1, #1
 8008eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	68f9      	ldr	r1, [r7, #12]
 8008ebe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	015a      	lsls	r2, r3, #5
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	4413      	add	r3, r2
 8008ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d155      	bne.n	8008f88 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	015a      	lsls	r2, r3, #5
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	4413      	add	r3, r2
 8008ee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	78db      	ldrb	r3, [r3, #3]
 8008ef6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ef8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	059b      	lsls	r3, r3, #22
 8008efe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008f00:	4313      	orrs	r3, r2
 8008f02:	68ba      	ldr	r2, [r7, #8]
 8008f04:	0151      	lsls	r1, r2, #5
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	440a      	add	r2, r1
 8008f0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f16:	6013      	str	r3, [r2, #0]
 8008f18:	e036      	b.n	8008f88 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f20:	69da      	ldr	r2, [r3, #28]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	781b      	ldrb	r3, [r3, #0]
 8008f26:	f003 030f 	and.w	r3, r3, #15
 8008f2a:	2101      	movs	r1, #1
 8008f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8008f30:	041b      	lsls	r3, r3, #16
 8008f32:	68f9      	ldr	r1, [r7, #12]
 8008f34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	015a      	lsls	r2, r3, #5
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	4413      	add	r3, r2
 8008f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d11a      	bne.n	8008f88 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	015a      	lsls	r2, r3, #5
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	4413      	add	r3, r2
 8008f5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	78db      	ldrb	r3, [r3, #3]
 8008f6c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008f6e:	430b      	orrs	r3, r1
 8008f70:	4313      	orrs	r3, r2
 8008f72:	68ba      	ldr	r2, [r7, #8]
 8008f74:	0151      	lsls	r1, r2, #5
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	440a      	add	r2, r1
 8008f7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f86:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008f88:	2300      	movs	r3, #0
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3714      	adds	r7, #20
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f94:	4770      	bx	lr
	...

08008f98 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	785b      	ldrb	r3, [r3, #1]
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d135      	bne.n	8009020 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	f003 030f 	and.w	r3, r3, #15
 8008fc4:	2101      	movs	r1, #1
 8008fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	43db      	mvns	r3, r3
 8008fce:	68f9      	ldr	r1, [r7, #12]
 8008fd0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fde:	69da      	ldr	r2, [r3, #28]
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	f003 030f 	and.w	r3, r3, #15
 8008fe8:	2101      	movs	r1, #1
 8008fea:	fa01 f303 	lsl.w	r3, r1, r3
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	43db      	mvns	r3, r3
 8008ff2:	68f9      	ldr	r1, [r7, #12]
 8008ff4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ff8:	4013      	ands	r3, r2
 8008ffa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	015a      	lsls	r2, r3, #5
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	4413      	add	r3, r2
 8009004:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	0159      	lsls	r1, r3, #5
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	440b      	add	r3, r1
 8009012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009016:	4619      	mov	r1, r3
 8009018:	4b1f      	ldr	r3, [pc, #124]	; (8009098 <USB_DeactivateEndpoint+0x100>)
 800901a:	4013      	ands	r3, r2
 800901c:	600b      	str	r3, [r1, #0]
 800901e:	e034      	b.n	800908a <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009026:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	f003 030f 	and.w	r3, r3, #15
 8009030:	2101      	movs	r1, #1
 8009032:	fa01 f303 	lsl.w	r3, r1, r3
 8009036:	041b      	lsls	r3, r3, #16
 8009038:	43db      	mvns	r3, r3
 800903a:	68f9      	ldr	r1, [r7, #12]
 800903c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009040:	4013      	ands	r3, r2
 8009042:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800904a:	69da      	ldr	r2, [r3, #28]
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	f003 030f 	and.w	r3, r3, #15
 8009054:	2101      	movs	r1, #1
 8009056:	fa01 f303 	lsl.w	r3, r1, r3
 800905a:	041b      	lsls	r3, r3, #16
 800905c:	43db      	mvns	r3, r3
 800905e:	68f9      	ldr	r1, [r7, #12]
 8009060:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009064:	4013      	ands	r3, r2
 8009066:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	015a      	lsls	r2, r3, #5
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	4413      	add	r3, r2
 8009070:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	0159      	lsls	r1, r3, #5
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	440b      	add	r3, r1
 800907e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009082:	4619      	mov	r1, r3
 8009084:	4b05      	ldr	r3, [pc, #20]	; (800909c <USB_DeactivateEndpoint+0x104>)
 8009086:	4013      	ands	r3, r2
 8009088:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800908a:	2300      	movs	r3, #0
}
 800908c:	4618      	mov	r0, r3
 800908e:	3714      	adds	r7, #20
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr
 8009098:	ec337800 	.word	0xec337800
 800909c:	eff37800 	.word	0xeff37800

080090a0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b08a      	sub	sp, #40	; 0x28
 80090a4:	af02      	add	r7, sp, #8
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	4613      	mov	r3, r2
 80090ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	785b      	ldrb	r3, [r3, #1]
 80090bc:	2b01      	cmp	r3, #1
 80090be:	f040 815c 	bne.w	800937a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	695b      	ldr	r3, [r3, #20]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d132      	bne.n	8009130 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	015a      	lsls	r2, r3, #5
 80090ce:	69fb      	ldr	r3, [r7, #28]
 80090d0:	4413      	add	r3, r2
 80090d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090d6:	691b      	ldr	r3, [r3, #16]
 80090d8:	69ba      	ldr	r2, [r7, #24]
 80090da:	0151      	lsls	r1, r2, #5
 80090dc:	69fa      	ldr	r2, [r7, #28]
 80090de:	440a      	add	r2, r1
 80090e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090e4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80090e8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80090ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80090ee:	69bb      	ldr	r3, [r7, #24]
 80090f0:	015a      	lsls	r2, r3, #5
 80090f2:	69fb      	ldr	r3, [r7, #28]
 80090f4:	4413      	add	r3, r2
 80090f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090fa:	691b      	ldr	r3, [r3, #16]
 80090fc:	69ba      	ldr	r2, [r7, #24]
 80090fe:	0151      	lsls	r1, r2, #5
 8009100:	69fa      	ldr	r2, [r7, #28]
 8009102:	440a      	add	r2, r1
 8009104:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009108:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800910c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800910e:	69bb      	ldr	r3, [r7, #24]
 8009110:	015a      	lsls	r2, r3, #5
 8009112:	69fb      	ldr	r3, [r7, #28]
 8009114:	4413      	add	r3, r2
 8009116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800911a:	691b      	ldr	r3, [r3, #16]
 800911c:	69ba      	ldr	r2, [r7, #24]
 800911e:	0151      	lsls	r1, r2, #5
 8009120:	69fa      	ldr	r2, [r7, #28]
 8009122:	440a      	add	r2, r1
 8009124:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009128:	0cdb      	lsrs	r3, r3, #19
 800912a:	04db      	lsls	r3, r3, #19
 800912c:	6113      	str	r3, [r2, #16]
 800912e:	e074      	b.n	800921a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009130:	69bb      	ldr	r3, [r7, #24]
 8009132:	015a      	lsls	r2, r3, #5
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	4413      	add	r3, r2
 8009138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800913c:	691b      	ldr	r3, [r3, #16]
 800913e:	69ba      	ldr	r2, [r7, #24]
 8009140:	0151      	lsls	r1, r2, #5
 8009142:	69fa      	ldr	r2, [r7, #28]
 8009144:	440a      	add	r2, r1
 8009146:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800914a:	0cdb      	lsrs	r3, r3, #19
 800914c:	04db      	lsls	r3, r3, #19
 800914e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009150:	69bb      	ldr	r3, [r7, #24]
 8009152:	015a      	lsls	r2, r3, #5
 8009154:	69fb      	ldr	r3, [r7, #28]
 8009156:	4413      	add	r3, r2
 8009158:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800915c:	691b      	ldr	r3, [r3, #16]
 800915e:	69ba      	ldr	r2, [r7, #24]
 8009160:	0151      	lsls	r1, r2, #5
 8009162:	69fa      	ldr	r2, [r7, #28]
 8009164:	440a      	add	r2, r1
 8009166:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800916a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800916e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009172:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	015a      	lsls	r2, r3, #5
 8009178:	69fb      	ldr	r3, [r7, #28]
 800917a:	4413      	add	r3, r2
 800917c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009180:	691a      	ldr	r2, [r3, #16]
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	6959      	ldr	r1, [r3, #20]
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	440b      	add	r3, r1
 800918c:	1e59      	subs	r1, r3, #1
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	fbb1 f3f3 	udiv	r3, r1, r3
 8009196:	04d9      	lsls	r1, r3, #19
 8009198:	4b9d      	ldr	r3, [pc, #628]	; (8009410 <USB_EPStartXfer+0x370>)
 800919a:	400b      	ands	r3, r1
 800919c:	69b9      	ldr	r1, [r7, #24]
 800919e:	0148      	lsls	r0, r1, #5
 80091a0:	69f9      	ldr	r1, [r7, #28]
 80091a2:	4401      	add	r1, r0
 80091a4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80091a8:	4313      	orrs	r3, r2
 80091aa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80091ac:	69bb      	ldr	r3, [r7, #24]
 80091ae:	015a      	lsls	r2, r3, #5
 80091b0:	69fb      	ldr	r3, [r7, #28]
 80091b2:	4413      	add	r3, r2
 80091b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091b8:	691a      	ldr	r2, [r3, #16]
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	695b      	ldr	r3, [r3, #20]
 80091be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091c2:	69b9      	ldr	r1, [r7, #24]
 80091c4:	0148      	lsls	r0, r1, #5
 80091c6:	69f9      	ldr	r1, [r7, #28]
 80091c8:	4401      	add	r1, r0
 80091ca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80091ce:	4313      	orrs	r3, r2
 80091d0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	78db      	ldrb	r3, [r3, #3]
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d11f      	bne.n	800921a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80091da:	69bb      	ldr	r3, [r7, #24]
 80091dc:	015a      	lsls	r2, r3, #5
 80091de:	69fb      	ldr	r3, [r7, #28]
 80091e0:	4413      	add	r3, r2
 80091e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091e6:	691b      	ldr	r3, [r3, #16]
 80091e8:	69ba      	ldr	r2, [r7, #24]
 80091ea:	0151      	lsls	r1, r2, #5
 80091ec:	69fa      	ldr	r2, [r7, #28]
 80091ee:	440a      	add	r2, r1
 80091f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091f4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80091f8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80091fa:	69bb      	ldr	r3, [r7, #24]
 80091fc:	015a      	lsls	r2, r3, #5
 80091fe:	69fb      	ldr	r3, [r7, #28]
 8009200:	4413      	add	r3, r2
 8009202:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009206:	691b      	ldr	r3, [r3, #16]
 8009208:	69ba      	ldr	r2, [r7, #24]
 800920a:	0151      	lsls	r1, r2, #5
 800920c:	69fa      	ldr	r2, [r7, #28]
 800920e:	440a      	add	r2, r1
 8009210:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009214:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009218:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800921a:	79fb      	ldrb	r3, [r7, #7]
 800921c:	2b01      	cmp	r3, #1
 800921e:	d14b      	bne.n	80092b8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	691b      	ldr	r3, [r3, #16]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d009      	beq.n	800923c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	015a      	lsls	r2, r3, #5
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	4413      	add	r3, r2
 8009230:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009234:	461a      	mov	r2, r3
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	691b      	ldr	r3, [r3, #16]
 800923a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	78db      	ldrb	r3, [r3, #3]
 8009240:	2b01      	cmp	r3, #1
 8009242:	d128      	bne.n	8009296 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009250:	2b00      	cmp	r3, #0
 8009252:	d110      	bne.n	8009276 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009254:	69bb      	ldr	r3, [r7, #24]
 8009256:	015a      	lsls	r2, r3, #5
 8009258:	69fb      	ldr	r3, [r7, #28]
 800925a:	4413      	add	r3, r2
 800925c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	69ba      	ldr	r2, [r7, #24]
 8009264:	0151      	lsls	r1, r2, #5
 8009266:	69fa      	ldr	r2, [r7, #28]
 8009268:	440a      	add	r2, r1
 800926a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800926e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009272:	6013      	str	r3, [r2, #0]
 8009274:	e00f      	b.n	8009296 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009276:	69bb      	ldr	r3, [r7, #24]
 8009278:	015a      	lsls	r2, r3, #5
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	4413      	add	r3, r2
 800927e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	69ba      	ldr	r2, [r7, #24]
 8009286:	0151      	lsls	r1, r2, #5
 8009288:	69fa      	ldr	r2, [r7, #28]
 800928a:	440a      	add	r2, r1
 800928c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009294:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009296:	69bb      	ldr	r3, [r7, #24]
 8009298:	015a      	lsls	r2, r3, #5
 800929a:	69fb      	ldr	r3, [r7, #28]
 800929c:	4413      	add	r3, r2
 800929e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	69ba      	ldr	r2, [r7, #24]
 80092a6:	0151      	lsls	r1, r2, #5
 80092a8:	69fa      	ldr	r2, [r7, #28]
 80092aa:	440a      	add	r2, r1
 80092ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80092b4:	6013      	str	r3, [r2, #0]
 80092b6:	e12f      	b.n	8009518 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	015a      	lsls	r2, r3, #5
 80092bc:	69fb      	ldr	r3, [r7, #28]
 80092be:	4413      	add	r3, r2
 80092c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	69ba      	ldr	r2, [r7, #24]
 80092c8:	0151      	lsls	r1, r2, #5
 80092ca:	69fa      	ldr	r2, [r7, #28]
 80092cc:	440a      	add	r2, r1
 80092ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80092d6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	78db      	ldrb	r3, [r3, #3]
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d015      	beq.n	800930c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	695b      	ldr	r3, [r3, #20]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	f000 8117 	beq.w	8009518 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80092ea:	69fb      	ldr	r3, [r7, #28]
 80092ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	781b      	ldrb	r3, [r3, #0]
 80092f6:	f003 030f 	and.w	r3, r3, #15
 80092fa:	2101      	movs	r1, #1
 80092fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009300:	69f9      	ldr	r1, [r7, #28]
 8009302:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009306:	4313      	orrs	r3, r2
 8009308:	634b      	str	r3, [r1, #52]	; 0x34
 800930a:	e105      	b.n	8009518 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009318:	2b00      	cmp	r3, #0
 800931a:	d110      	bne.n	800933e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	015a      	lsls	r2, r3, #5
 8009320:	69fb      	ldr	r3, [r7, #28]
 8009322:	4413      	add	r3, r2
 8009324:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	69ba      	ldr	r2, [r7, #24]
 800932c:	0151      	lsls	r1, r2, #5
 800932e:	69fa      	ldr	r2, [r7, #28]
 8009330:	440a      	add	r2, r1
 8009332:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009336:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800933a:	6013      	str	r3, [r2, #0]
 800933c:	e00f      	b.n	800935e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800933e:	69bb      	ldr	r3, [r7, #24]
 8009340:	015a      	lsls	r2, r3, #5
 8009342:	69fb      	ldr	r3, [r7, #28]
 8009344:	4413      	add	r3, r2
 8009346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	69ba      	ldr	r2, [r7, #24]
 800934e:	0151      	lsls	r1, r2, #5
 8009350:	69fa      	ldr	r2, [r7, #28]
 8009352:	440a      	add	r2, r1
 8009354:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800935c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	68d9      	ldr	r1, [r3, #12]
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	781a      	ldrb	r2, [r3, #0]
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	695b      	ldr	r3, [r3, #20]
 800936a:	b298      	uxth	r0, r3
 800936c:	79fb      	ldrb	r3, [r7, #7]
 800936e:	9300      	str	r3, [sp, #0]
 8009370:	4603      	mov	r3, r0
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f000 fa2b 	bl	80097ce <USB_WritePacket>
 8009378:	e0ce      	b.n	8009518 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800937a:	69bb      	ldr	r3, [r7, #24]
 800937c:	015a      	lsls	r2, r3, #5
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	4413      	add	r3, r2
 8009382:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	69ba      	ldr	r2, [r7, #24]
 800938a:	0151      	lsls	r1, r2, #5
 800938c:	69fa      	ldr	r2, [r7, #28]
 800938e:	440a      	add	r2, r1
 8009390:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009394:	0cdb      	lsrs	r3, r3, #19
 8009396:	04db      	lsls	r3, r3, #19
 8009398:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800939a:	69bb      	ldr	r3, [r7, #24]
 800939c:	015a      	lsls	r2, r3, #5
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	4413      	add	r3, r2
 80093a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093a6:	691b      	ldr	r3, [r3, #16]
 80093a8:	69ba      	ldr	r2, [r7, #24]
 80093aa:	0151      	lsls	r1, r2, #5
 80093ac:	69fa      	ldr	r2, [r7, #28]
 80093ae:	440a      	add	r2, r1
 80093b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093b4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80093b8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80093bc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	695b      	ldr	r3, [r3, #20]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d126      	bne.n	8009414 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80093c6:	69bb      	ldr	r3, [r7, #24]
 80093c8:	015a      	lsls	r2, r3, #5
 80093ca:	69fb      	ldr	r3, [r7, #28]
 80093cc:	4413      	add	r3, r2
 80093ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d2:	691a      	ldr	r2, [r3, #16]
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093dc:	69b9      	ldr	r1, [r7, #24]
 80093de:	0148      	lsls	r0, r1, #5
 80093e0:	69f9      	ldr	r1, [r7, #28]
 80093e2:	4401      	add	r1, r0
 80093e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80093e8:	4313      	orrs	r3, r2
 80093ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80093ec:	69bb      	ldr	r3, [r7, #24]
 80093ee:	015a      	lsls	r2, r3, #5
 80093f0:	69fb      	ldr	r3, [r7, #28]
 80093f2:	4413      	add	r3, r2
 80093f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093f8:	691b      	ldr	r3, [r3, #16]
 80093fa:	69ba      	ldr	r2, [r7, #24]
 80093fc:	0151      	lsls	r1, r2, #5
 80093fe:	69fa      	ldr	r2, [r7, #28]
 8009400:	440a      	add	r2, r1
 8009402:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009406:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800940a:	6113      	str	r3, [r2, #16]
 800940c:	e036      	b.n	800947c <USB_EPStartXfer+0x3dc>
 800940e:	bf00      	nop
 8009410:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	695a      	ldr	r2, [r3, #20]
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	4413      	add	r3, r2
 800941e:	1e5a      	subs	r2, r3, #1
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	fbb2 f3f3 	udiv	r3, r2, r3
 8009428:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800942a:	69bb      	ldr	r3, [r7, #24]
 800942c:	015a      	lsls	r2, r3, #5
 800942e:	69fb      	ldr	r3, [r7, #28]
 8009430:	4413      	add	r3, r2
 8009432:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009436:	691a      	ldr	r2, [r3, #16]
 8009438:	8afb      	ldrh	r3, [r7, #22]
 800943a:	04d9      	lsls	r1, r3, #19
 800943c:	4b39      	ldr	r3, [pc, #228]	; (8009524 <USB_EPStartXfer+0x484>)
 800943e:	400b      	ands	r3, r1
 8009440:	69b9      	ldr	r1, [r7, #24]
 8009442:	0148      	lsls	r0, r1, #5
 8009444:	69f9      	ldr	r1, [r7, #28]
 8009446:	4401      	add	r1, r0
 8009448:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800944c:	4313      	orrs	r3, r2
 800944e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009450:	69bb      	ldr	r3, [r7, #24]
 8009452:	015a      	lsls	r2, r3, #5
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	4413      	add	r3, r2
 8009458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800945c:	691a      	ldr	r2, [r3, #16]
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	8af9      	ldrh	r1, [r7, #22]
 8009464:	fb01 f303 	mul.w	r3, r1, r3
 8009468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800946c:	69b9      	ldr	r1, [r7, #24]
 800946e:	0148      	lsls	r0, r1, #5
 8009470:	69f9      	ldr	r1, [r7, #28]
 8009472:	4401      	add	r1, r0
 8009474:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009478:	4313      	orrs	r3, r2
 800947a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800947c:	79fb      	ldrb	r3, [r7, #7]
 800947e:	2b01      	cmp	r3, #1
 8009480:	d10d      	bne.n	800949e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	68db      	ldr	r3, [r3, #12]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d009      	beq.n	800949e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	68d9      	ldr	r1, [r3, #12]
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	015a      	lsls	r2, r3, #5
 8009492:	69fb      	ldr	r3, [r7, #28]
 8009494:	4413      	add	r3, r2
 8009496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800949a:	460a      	mov	r2, r1
 800949c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	78db      	ldrb	r3, [r3, #3]
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d128      	bne.n	80094f8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80094a6:	69fb      	ldr	r3, [r7, #28]
 80094a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ac:	689b      	ldr	r3, [r3, #8]
 80094ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d110      	bne.n	80094d8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	015a      	lsls	r2, r3, #5
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	4413      	add	r3, r2
 80094be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	69ba      	ldr	r2, [r7, #24]
 80094c6:	0151      	lsls	r1, r2, #5
 80094c8:	69fa      	ldr	r2, [r7, #28]
 80094ca:	440a      	add	r2, r1
 80094cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094d0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80094d4:	6013      	str	r3, [r2, #0]
 80094d6:	e00f      	b.n	80094f8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80094d8:	69bb      	ldr	r3, [r7, #24]
 80094da:	015a      	lsls	r2, r3, #5
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	4413      	add	r3, r2
 80094e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	69ba      	ldr	r2, [r7, #24]
 80094e8:	0151      	lsls	r1, r2, #5
 80094ea:	69fa      	ldr	r2, [r7, #28]
 80094ec:	440a      	add	r2, r1
 80094ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094f6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80094f8:	69bb      	ldr	r3, [r7, #24]
 80094fa:	015a      	lsls	r2, r3, #5
 80094fc:	69fb      	ldr	r3, [r7, #28]
 80094fe:	4413      	add	r3, r2
 8009500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	69ba      	ldr	r2, [r7, #24]
 8009508:	0151      	lsls	r1, r2, #5
 800950a:	69fa      	ldr	r2, [r7, #28]
 800950c:	440a      	add	r2, r1
 800950e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009512:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009516:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009518:	2300      	movs	r3, #0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3720      	adds	r7, #32
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	1ff80000 	.word	0x1ff80000

08009528 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009528:	b480      	push	{r7}
 800952a:	b087      	sub	sp, #28
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	4613      	mov	r3, r2
 8009534:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	781b      	ldrb	r3, [r3, #0]
 800953e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	785b      	ldrb	r3, [r3, #1]
 8009544:	2b01      	cmp	r3, #1
 8009546:	f040 80cd 	bne.w	80096e4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	695b      	ldr	r3, [r3, #20]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d132      	bne.n	80095b8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	015a      	lsls	r2, r3, #5
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	4413      	add	r3, r2
 800955a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	693a      	ldr	r2, [r7, #16]
 8009562:	0151      	lsls	r1, r2, #5
 8009564:	697a      	ldr	r2, [r7, #20]
 8009566:	440a      	add	r2, r1
 8009568:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800956c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009570:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009574:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	015a      	lsls	r2, r3, #5
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	4413      	add	r3, r2
 800957e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009582:	691b      	ldr	r3, [r3, #16]
 8009584:	693a      	ldr	r2, [r7, #16]
 8009586:	0151      	lsls	r1, r2, #5
 8009588:	697a      	ldr	r2, [r7, #20]
 800958a:	440a      	add	r2, r1
 800958c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009590:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009594:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	015a      	lsls	r2, r3, #5
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	4413      	add	r3, r2
 800959e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	693a      	ldr	r2, [r7, #16]
 80095a6:	0151      	lsls	r1, r2, #5
 80095a8:	697a      	ldr	r2, [r7, #20]
 80095aa:	440a      	add	r2, r1
 80095ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095b0:	0cdb      	lsrs	r3, r3, #19
 80095b2:	04db      	lsls	r3, r3, #19
 80095b4:	6113      	str	r3, [r2, #16]
 80095b6:	e04e      	b.n	8009656 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	015a      	lsls	r2, r3, #5
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	4413      	add	r3, r2
 80095c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095c4:	691b      	ldr	r3, [r3, #16]
 80095c6:	693a      	ldr	r2, [r7, #16]
 80095c8:	0151      	lsls	r1, r2, #5
 80095ca:	697a      	ldr	r2, [r7, #20]
 80095cc:	440a      	add	r2, r1
 80095ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095d2:	0cdb      	lsrs	r3, r3, #19
 80095d4:	04db      	lsls	r3, r3, #19
 80095d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	015a      	lsls	r2, r3, #5
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	4413      	add	r3, r2
 80095e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095e4:	691b      	ldr	r3, [r3, #16]
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	0151      	lsls	r1, r2, #5
 80095ea:	697a      	ldr	r2, [r7, #20]
 80095ec:	440a      	add	r2, r1
 80095ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095f2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80095f6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80095fa:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	695a      	ldr	r2, [r3, #20]
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	429a      	cmp	r2, r3
 8009606:	d903      	bls.n	8009610 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	689a      	ldr	r2, [r3, #8]
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	015a      	lsls	r2, r3, #5
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	4413      	add	r3, r2
 8009618:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	693a      	ldr	r2, [r7, #16]
 8009620:	0151      	lsls	r1, r2, #5
 8009622:	697a      	ldr	r2, [r7, #20]
 8009624:	440a      	add	r2, r1
 8009626:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800962a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800962e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	015a      	lsls	r2, r3, #5
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	4413      	add	r3, r2
 8009638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800963c:	691a      	ldr	r2, [r3, #16]
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	695b      	ldr	r3, [r3, #20]
 8009642:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009646:	6939      	ldr	r1, [r7, #16]
 8009648:	0148      	lsls	r0, r1, #5
 800964a:	6979      	ldr	r1, [r7, #20]
 800964c:	4401      	add	r1, r0
 800964e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009652:	4313      	orrs	r3, r2
 8009654:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009656:	79fb      	ldrb	r3, [r7, #7]
 8009658:	2b01      	cmp	r3, #1
 800965a:	d11e      	bne.n	800969a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d009      	beq.n	8009678 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	015a      	lsls	r2, r3, #5
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	4413      	add	r3, r2
 800966c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009670:	461a      	mov	r2, r3
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	691b      	ldr	r3, [r3, #16]
 8009676:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	015a      	lsls	r2, r3, #5
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	4413      	add	r3, r2
 8009680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	693a      	ldr	r2, [r7, #16]
 8009688:	0151      	lsls	r1, r2, #5
 800968a:	697a      	ldr	r2, [r7, #20]
 800968c:	440a      	add	r2, r1
 800968e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009692:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009696:	6013      	str	r3, [r2, #0]
 8009698:	e092      	b.n	80097c0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	015a      	lsls	r2, r3, #5
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	4413      	add	r3, r2
 80096a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	693a      	ldr	r2, [r7, #16]
 80096aa:	0151      	lsls	r1, r2, #5
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	440a      	add	r2, r1
 80096b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80096b8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	695b      	ldr	r3, [r3, #20]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d07e      	beq.n	80097c0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	f003 030f 	and.w	r3, r3, #15
 80096d2:	2101      	movs	r1, #1
 80096d4:	fa01 f303 	lsl.w	r3, r1, r3
 80096d8:	6979      	ldr	r1, [r7, #20]
 80096da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80096de:	4313      	orrs	r3, r2
 80096e0:	634b      	str	r3, [r1, #52]	; 0x34
 80096e2:	e06d      	b.n	80097c0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	015a      	lsls	r2, r3, #5
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	4413      	add	r3, r2
 80096ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096f0:	691b      	ldr	r3, [r3, #16]
 80096f2:	693a      	ldr	r2, [r7, #16]
 80096f4:	0151      	lsls	r1, r2, #5
 80096f6:	697a      	ldr	r2, [r7, #20]
 80096f8:	440a      	add	r2, r1
 80096fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096fe:	0cdb      	lsrs	r3, r3, #19
 8009700:	04db      	lsls	r3, r3, #19
 8009702:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	015a      	lsls	r2, r3, #5
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	4413      	add	r3, r2
 800970c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009710:	691b      	ldr	r3, [r3, #16]
 8009712:	693a      	ldr	r2, [r7, #16]
 8009714:	0151      	lsls	r1, r2, #5
 8009716:	697a      	ldr	r2, [r7, #20]
 8009718:	440a      	add	r2, r1
 800971a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800971e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009722:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009726:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	695b      	ldr	r3, [r3, #20]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d003      	beq.n	8009738 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	689a      	ldr	r2, [r3, #8]
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	015a      	lsls	r2, r3, #5
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	4413      	add	r3, r2
 8009740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009744:	691b      	ldr	r3, [r3, #16]
 8009746:	693a      	ldr	r2, [r7, #16]
 8009748:	0151      	lsls	r1, r2, #5
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	440a      	add	r2, r1
 800974e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009752:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009756:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	015a      	lsls	r2, r3, #5
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	4413      	add	r3, r2
 8009760:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009764:	691a      	ldr	r2, [r3, #16]
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800976e:	6939      	ldr	r1, [r7, #16]
 8009770:	0148      	lsls	r0, r1, #5
 8009772:	6979      	ldr	r1, [r7, #20]
 8009774:	4401      	add	r1, r0
 8009776:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800977a:	4313      	orrs	r3, r2
 800977c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800977e:	79fb      	ldrb	r3, [r7, #7]
 8009780:	2b01      	cmp	r3, #1
 8009782:	d10d      	bne.n	80097a0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d009      	beq.n	80097a0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	68d9      	ldr	r1, [r3, #12]
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	015a      	lsls	r2, r3, #5
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	4413      	add	r3, r2
 8009798:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800979c:	460a      	mov	r2, r1
 800979e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	015a      	lsls	r2, r3, #5
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	4413      	add	r3, r2
 80097a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	693a      	ldr	r2, [r7, #16]
 80097b0:	0151      	lsls	r1, r2, #5
 80097b2:	697a      	ldr	r2, [r7, #20]
 80097b4:	440a      	add	r2, r1
 80097b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80097ba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80097be:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80097c0:	2300      	movs	r3, #0
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	371c      	adds	r7, #28
 80097c6:	46bd      	mov	sp, r7
 80097c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097cc:	4770      	bx	lr

080097ce <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80097ce:	b480      	push	{r7}
 80097d0:	b089      	sub	sp, #36	; 0x24
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	60f8      	str	r0, [r7, #12]
 80097d6:	60b9      	str	r1, [r7, #8]
 80097d8:	4611      	mov	r1, r2
 80097da:	461a      	mov	r2, r3
 80097dc:	460b      	mov	r3, r1
 80097de:	71fb      	strb	r3, [r7, #7]
 80097e0:	4613      	mov	r3, r2
 80097e2:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80097ec:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d11a      	bne.n	800982a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80097f4:	88bb      	ldrh	r3, [r7, #4]
 80097f6:	3303      	adds	r3, #3
 80097f8:	089b      	lsrs	r3, r3, #2
 80097fa:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80097fc:	2300      	movs	r3, #0
 80097fe:	61bb      	str	r3, [r7, #24]
 8009800:	e00f      	b.n	8009822 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009802:	79fb      	ldrb	r3, [r7, #7]
 8009804:	031a      	lsls	r2, r3, #12
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	4413      	add	r3, r2
 800980a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800980e:	461a      	mov	r2, r3
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	3304      	adds	r3, #4
 800981a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	3301      	adds	r3, #1
 8009820:	61bb      	str	r3, [r7, #24]
 8009822:	69ba      	ldr	r2, [r7, #24]
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	429a      	cmp	r2, r3
 8009828:	d3eb      	bcc.n	8009802 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3724      	adds	r7, #36	; 0x24
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009838:	b480      	push	{r7}
 800983a:	b089      	sub	sp, #36	; 0x24
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	4613      	mov	r3, r2
 8009844:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800984e:	88fb      	ldrh	r3, [r7, #6]
 8009850:	3303      	adds	r3, #3
 8009852:	089b      	lsrs	r3, r3, #2
 8009854:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009856:	2300      	movs	r3, #0
 8009858:	61bb      	str	r3, [r7, #24]
 800985a:	e00b      	b.n	8009874 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	69fb      	ldr	r3, [r7, #28]
 8009866:	601a      	str	r2, [r3, #0]
    pDest++;
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	3304      	adds	r3, #4
 800986c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800986e:	69bb      	ldr	r3, [r7, #24]
 8009870:	3301      	adds	r3, #1
 8009872:	61bb      	str	r3, [r7, #24]
 8009874:	69ba      	ldr	r2, [r7, #24]
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	429a      	cmp	r2, r3
 800987a:	d3ef      	bcc.n	800985c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800987c:	69fb      	ldr	r3, [r7, #28]
}
 800987e:	4618      	mov	r0, r3
 8009880:	3724      	adds	r7, #36	; 0x24
 8009882:	46bd      	mov	sp, r7
 8009884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009888:	4770      	bx	lr

0800988a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800988a:	b480      	push	{r7}
 800988c:	b085      	sub	sp, #20
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]
 8009892:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	785b      	ldrb	r3, [r3, #1]
 80098a2:	2b01      	cmp	r3, #1
 80098a4:	d12c      	bne.n	8009900 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	015a      	lsls	r2, r3, #5
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	4413      	add	r3, r2
 80098ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	db12      	blt.n	80098de <USB_EPSetStall+0x54>
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d00f      	beq.n	80098de <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	015a      	lsls	r2, r3, #5
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	4413      	add	r3, r2
 80098c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68ba      	ldr	r2, [r7, #8]
 80098ce:	0151      	lsls	r1, r2, #5
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	440a      	add	r2, r1
 80098d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80098dc:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	015a      	lsls	r2, r3, #5
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	4413      	add	r3, r2
 80098e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	68ba      	ldr	r2, [r7, #8]
 80098ee:	0151      	lsls	r1, r2, #5
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	440a      	add	r2, r1
 80098f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80098fc:	6013      	str	r3, [r2, #0]
 80098fe:	e02b      	b.n	8009958 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	015a      	lsls	r2, r3, #5
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	4413      	add	r3, r2
 8009908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	2b00      	cmp	r3, #0
 8009910:	db12      	blt.n	8009938 <USB_EPSetStall+0xae>
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d00f      	beq.n	8009938 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	015a      	lsls	r2, r3, #5
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	4413      	add	r3, r2
 8009920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	68ba      	ldr	r2, [r7, #8]
 8009928:	0151      	lsls	r1, r2, #5
 800992a:	68fa      	ldr	r2, [r7, #12]
 800992c:	440a      	add	r2, r1
 800992e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009932:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009936:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	015a      	lsls	r2, r3, #5
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	4413      	add	r3, r2
 8009940:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	68ba      	ldr	r2, [r7, #8]
 8009948:	0151      	lsls	r1, r2, #5
 800994a:	68fa      	ldr	r2, [r7, #12]
 800994c:	440a      	add	r2, r1
 800994e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009952:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009956:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009958:	2300      	movs	r3, #0
}
 800995a:	4618      	mov	r0, r3
 800995c:	3714      	adds	r7, #20
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr

08009966 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009966:	b480      	push	{r7}
 8009968:	b085      	sub	sp, #20
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
 800996e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	781b      	ldrb	r3, [r3, #0]
 8009978:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	785b      	ldrb	r3, [r3, #1]
 800997e:	2b01      	cmp	r3, #1
 8009980:	d128      	bne.n	80099d4 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	015a      	lsls	r2, r3, #5
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	4413      	add	r3, r2
 800998a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	68ba      	ldr	r2, [r7, #8]
 8009992:	0151      	lsls	r1, r2, #5
 8009994:	68fa      	ldr	r2, [r7, #12]
 8009996:	440a      	add	r2, r1
 8009998:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800999c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80099a0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	78db      	ldrb	r3, [r3, #3]
 80099a6:	2b03      	cmp	r3, #3
 80099a8:	d003      	beq.n	80099b2 <USB_EPClearStall+0x4c>
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	78db      	ldrb	r3, [r3, #3]
 80099ae:	2b02      	cmp	r3, #2
 80099b0:	d138      	bne.n	8009a24 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	015a      	lsls	r2, r3, #5
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	4413      	add	r3, r2
 80099ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	68ba      	ldr	r2, [r7, #8]
 80099c2:	0151      	lsls	r1, r2, #5
 80099c4:	68fa      	ldr	r2, [r7, #12]
 80099c6:	440a      	add	r2, r1
 80099c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099d0:	6013      	str	r3, [r2, #0]
 80099d2:	e027      	b.n	8009a24 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	015a      	lsls	r2, r3, #5
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	4413      	add	r3, r2
 80099dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68ba      	ldr	r2, [r7, #8]
 80099e4:	0151      	lsls	r1, r2, #5
 80099e6:	68fa      	ldr	r2, [r7, #12]
 80099e8:	440a      	add	r2, r1
 80099ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80099f2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	78db      	ldrb	r3, [r3, #3]
 80099f8:	2b03      	cmp	r3, #3
 80099fa:	d003      	beq.n	8009a04 <USB_EPClearStall+0x9e>
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	78db      	ldrb	r3, [r3, #3]
 8009a00:	2b02      	cmp	r3, #2
 8009a02:	d10f      	bne.n	8009a24 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	015a      	lsls	r2, r3, #5
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	68ba      	ldr	r2, [r7, #8]
 8009a14:	0151      	lsls	r1, r2, #5
 8009a16:	68fa      	ldr	r2, [r7, #12]
 8009a18:	440a      	add	r2, r1
 8009a1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a22:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009a24:	2300      	movs	r3, #0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3714      	adds	r7, #20
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a30:	4770      	bx	lr

08009a32 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009a32:	b480      	push	{r7}
 8009a34:	b085      	sub	sp, #20
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
 8009a3a:	460b      	mov	r3, r1
 8009a3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a50:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009a54:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a5c:	681a      	ldr	r2, [r3, #0]
 8009a5e:	78fb      	ldrb	r3, [r7, #3]
 8009a60:	011b      	lsls	r3, r3, #4
 8009a62:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009a66:	68f9      	ldr	r1, [r7, #12]
 8009a68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a6c:	4313      	orrs	r3, r2
 8009a6e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009a70:	2300      	movs	r3, #0
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3714      	adds	r7, #20
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr

08009a7e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009a7e:	b580      	push	{r7, lr}
 8009a80:	b084      	sub	sp, #16
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a98:	f023 0302 	bic.w	r3, r3, #2
 8009a9c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009a9e:	2003      	movs	r0, #3
 8009aa0:	f7f8 fb3c 	bl	800211c <HAL_Delay>

  return HAL_OK;
 8009aa4:	2300      	movs	r3, #0
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}

08009aae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009aae:	b580      	push	{r7, lr}
 8009ab0:	b084      	sub	sp, #16
 8009ab2:	af00      	add	r7, sp, #0
 8009ab4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	68fa      	ldr	r2, [r7, #12]
 8009ac4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ac8:	f043 0302 	orr.w	r3, r3, #2
 8009acc:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009ace:	2003      	movs	r0, #3
 8009ad0:	f7f8 fb24 	bl	800211c <HAL_Delay>

  return HAL_OK;
 8009ad4:	2300      	movs	r3, #0
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3710      	adds	r7, #16
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}

08009ade <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009ade:	b480      	push	{r7}
 8009ae0:	b085      	sub	sp, #20
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	695b      	ldr	r3, [r3, #20]
 8009aea:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	699b      	ldr	r3, [r3, #24]
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	4013      	ands	r3, r2
 8009af4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009af6:	68fb      	ldr	r3, [r7, #12]
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3714      	adds	r7, #20
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr

08009b04 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b085      	sub	sp, #20
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b16:	699b      	ldr	r3, [r3, #24]
 8009b18:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b20:	69db      	ldr	r3, [r3, #28]
 8009b22:	68ba      	ldr	r2, [r7, #8]
 8009b24:	4013      	ands	r3, r2
 8009b26:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	0c1b      	lsrs	r3, r3, #16
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3714      	adds	r7, #20
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b4a:	699b      	ldr	r3, [r3, #24]
 8009b4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b54:	69db      	ldr	r3, [r3, #28]
 8009b56:	68ba      	ldr	r2, [r7, #8]
 8009b58:	4013      	ands	r3, r2
 8009b5a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	b29b      	uxth	r3, r3
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3714      	adds	r7, #20
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b085      	sub	sp, #20
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	460b      	mov	r3, r1
 8009b76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009b7c:	78fb      	ldrb	r3, [r7, #3]
 8009b7e:	015a      	lsls	r2, r3, #5
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	4413      	add	r3, r2
 8009b84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b88:	689b      	ldr	r3, [r3, #8]
 8009b8a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b92:	695b      	ldr	r3, [r3, #20]
 8009b94:	68ba      	ldr	r2, [r7, #8]
 8009b96:	4013      	ands	r3, r2
 8009b98:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009b9a:	68bb      	ldr	r3, [r7, #8]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3714      	adds	r7, #20
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b087      	sub	sp, #28
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bbe:	691b      	ldr	r3, [r3, #16]
 8009bc0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bca:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009bcc:	78fb      	ldrb	r3, [r7, #3]
 8009bce:	f003 030f 	and.w	r3, r3, #15
 8009bd2:	68fa      	ldr	r2, [r7, #12]
 8009bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8009bd8:	01db      	lsls	r3, r3, #7
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009be2:	78fb      	ldrb	r3, [r7, #3]
 8009be4:	015a      	lsls	r2, r3, #5
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	4413      	add	r3, r2
 8009bea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	693a      	ldr	r2, [r7, #16]
 8009bf2:	4013      	ands	r3, r2
 8009bf4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009bf6:	68bb      	ldr	r3, [r7, #8]
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	371c      	adds	r7, #28
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr

08009c04 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b083      	sub	sp, #12
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	695b      	ldr	r3, [r3, #20]
 8009c10:	f003 0301 	and.w	r3, r3, #1
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	370c      	adds	r7, #12
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1e:	4770      	bx	lr

08009c20 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b085      	sub	sp, #20
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68fa      	ldr	r2, [r7, #12]
 8009c36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c3a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009c3e:	f023 0307 	bic.w	r3, r3, #7
 8009c42:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	f003 0306 	and.w	r3, r3, #6
 8009c50:	2b04      	cmp	r3, #4
 8009c52:	d109      	bne.n	8009c68 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c62:	f043 0303 	orr.w	r3, r3, #3
 8009c66:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	68fa      	ldr	r2, [r7, #12]
 8009c72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c7a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c7c:	2300      	movs	r3, #0
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3714      	adds	r7, #20
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr
	...

08009c8c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b087      	sub	sp, #28
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	60f8      	str	r0, [r7, #12]
 8009c94:	460b      	mov	r3, r1
 8009c96:	607a      	str	r2, [r7, #4]
 8009c98:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	333c      	adds	r3, #60	; 0x3c
 8009ca2:	3304      	adds	r3, #4
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	4a26      	ldr	r2, [pc, #152]	; (8009d44 <USB_EP0_OutStart+0xb8>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d90a      	bls.n	8009cc6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009cbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009cc0:	d101      	bne.n	8009cc6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	e037      	b.n	8009d36 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ccc:	461a      	mov	r2, r3
 8009cce:	2300      	movs	r3, #0
 8009cd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cd8:	691b      	ldr	r3, [r3, #16]
 8009cda:	697a      	ldr	r2, [r7, #20]
 8009cdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ce0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009ce4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cec:	691b      	ldr	r3, [r3, #16]
 8009cee:	697a      	ldr	r2, [r7, #20]
 8009cf0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cf4:	f043 0318 	orr.w	r3, r3, #24
 8009cf8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d00:	691b      	ldr	r3, [r3, #16]
 8009d02:	697a      	ldr	r2, [r7, #20]
 8009d04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d08:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009d0c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009d0e:	7afb      	ldrb	r3, [r7, #11]
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d10f      	bne.n	8009d34 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d1a:	461a      	mov	r2, r3
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	697a      	ldr	r2, [r7, #20]
 8009d2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d2e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009d32:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d34:	2300      	movs	r3, #0
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	371c      	adds	r7, #28
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d40:	4770      	bx	lr
 8009d42:	bf00      	nop
 8009d44:	4f54300a 	.word	0x4f54300a

08009d48 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009d50:	2300      	movs	r3, #0
 8009d52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	3301      	adds	r3, #1
 8009d58:	60fb      	str	r3, [r7, #12]
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	4a13      	ldr	r2, [pc, #76]	; (8009dac <USB_CoreReset+0x64>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d901      	bls.n	8009d66 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009d62:	2303      	movs	r3, #3
 8009d64:	e01b      	b.n	8009d9e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	691b      	ldr	r3, [r3, #16]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	daf2      	bge.n	8009d54 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	691b      	ldr	r3, [r3, #16]
 8009d76:	f043 0201 	orr.w	r2, r3, #1
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	3301      	adds	r3, #1
 8009d82:	60fb      	str	r3, [r7, #12]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	4a09      	ldr	r2, [pc, #36]	; (8009dac <USB_CoreReset+0x64>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d901      	bls.n	8009d90 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009d8c:	2303      	movs	r3, #3
 8009d8e:	e006      	b.n	8009d9e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	691b      	ldr	r3, [r3, #16]
 8009d94:	f003 0301 	and.w	r3, r3, #1
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d0f0      	beq.n	8009d7e <USB_CoreReset+0x36>

  return HAL_OK;
 8009d9c:	2300      	movs	r3, #0
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	3714      	adds	r7, #20
 8009da2:	46bd      	mov	sp, r7
 8009da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da8:	4770      	bx	lr
 8009daa:	bf00      	nop
 8009dac:	00030d40 	.word	0x00030d40

08009db0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009db4:	4904      	ldr	r1, [pc, #16]	; (8009dc8 <MX_FATFS_Init+0x18>)
 8009db6:	4805      	ldr	r0, [pc, #20]	; (8009dcc <MX_FATFS_Init+0x1c>)
 8009db8:	f001 fd14 	bl	800b7e4 <FATFS_LinkDriver>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	4b03      	ldr	r3, [pc, #12]	; (8009dd0 <MX_FATFS_Init+0x20>)
 8009dc2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8009dc4:	bf00      	nop
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	20000960 	.word	0x20000960
 8009dcc:	080100ec 	.word	0x080100ec
 8009dd0:	2000095c 	.word	0x2000095c

08009dd4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009dde:	f000 f879 	bl	8009ed4 <BSP_SD_IsDetected>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d001      	beq.n	8009dec <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8009de8:	2301      	movs	r3, #1
 8009dea:	e012      	b.n	8009e12 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009dec:	480b      	ldr	r0, [pc, #44]	; (8009e1c <BSP_SD_Init+0x48>)
 8009dee:	f7fb f888 	bl	8004f02 <HAL_SD_Init>
 8009df2:	4603      	mov	r3, r0
 8009df4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8009df6:	79fb      	ldrb	r3, [r7, #7]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d109      	bne.n	8009e10 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009dfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009e00:	4806      	ldr	r0, [pc, #24]	; (8009e1c <BSP_SD_Init+0x48>)
 8009e02:	f7fc f829 	bl	8005e58 <HAL_SD_ConfigWideBusOperation>
 8009e06:	4603      	mov	r3, r0
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d001      	beq.n	8009e10 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009e10:	79fb      	ldrb	r3, [r7, #7]
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3708      	adds	r7, #8
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	2000077c 	.word	0x2000077c

08009e20 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b088      	sub	sp, #32
 8009e24:	af02      	add	r7, sp, #8
 8009e26:	60f8      	str	r0, [r7, #12]
 8009e28:	60b9      	str	r1, [r7, #8]
 8009e2a:	607a      	str	r2, [r7, #4]
 8009e2c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	68ba      	ldr	r2, [r7, #8]
 8009e3a:	68f9      	ldr	r1, [r7, #12]
 8009e3c:	4806      	ldr	r0, [pc, #24]	; (8009e58 <BSP_SD_ReadBlocks+0x38>)
 8009e3e:	f7fb f8f1 	bl	8005024 <HAL_SD_ReadBlocks>
 8009e42:	4603      	mov	r3, r0
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d001      	beq.n	8009e4c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8009e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3718      	adds	r7, #24
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	2000077c 	.word	0x2000077c

08009e5c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b088      	sub	sp, #32
 8009e60:	af02      	add	r7, sp, #8
 8009e62:	60f8      	str	r0, [r7, #12]
 8009e64:	60b9      	str	r1, [r7, #8]
 8009e66:	607a      	str	r2, [r7, #4]
 8009e68:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	9300      	str	r3, [sp, #0]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	68ba      	ldr	r2, [r7, #8]
 8009e76:	68f9      	ldr	r1, [r7, #12]
 8009e78:	4806      	ldr	r0, [pc, #24]	; (8009e94 <BSP_SD_WriteBlocks+0x38>)
 8009e7a:	f7fb facd 	bl	8005418 <HAL_SD_WriteBlocks>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d001      	beq.n	8009e88 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009e84:	2301      	movs	r3, #1
 8009e86:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8009e88:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	3718      	adds	r7, #24
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	2000077c 	.word	0x2000077c

08009e98 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009e9c:	4805      	ldr	r0, [pc, #20]	; (8009eb4 <BSP_SD_GetCardState+0x1c>)
 8009e9e:	f7fc f857 	bl	8005f50 <HAL_SD_GetCardState>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b04      	cmp	r3, #4
 8009ea6:	bf14      	ite	ne
 8009ea8:	2301      	movne	r3, #1
 8009eaa:	2300      	moveq	r3, #0
 8009eac:	b2db      	uxtb	r3, r3
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	bd80      	pop	{r7, pc}
 8009eb2:	bf00      	nop
 8009eb4:	2000077c 	.word	0x2000077c

08009eb8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b082      	sub	sp, #8
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8009ec0:	6879      	ldr	r1, [r7, #4]
 8009ec2:	4803      	ldr	r0, [pc, #12]	; (8009ed0 <BSP_SD_GetCardInfo+0x18>)
 8009ec4:	f7fb ff9c 	bl	8005e00 <HAL_SD_GetCardInfo>
}
 8009ec8:	bf00      	nop
 8009eca:	3708      	adds	r7, #8
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}
 8009ed0:	2000077c 	.word	0x2000077c

08009ed4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009eda:	2301      	movs	r3, #1
 8009edc:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 8009ede:	f000 f80b 	bl	8009ef8 <BSP_PlatformIsDetected>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d101      	bne.n	8009eec <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8009eec:	79fb      	ldrb	r3, [r7, #7]
 8009eee:	b2db      	uxtb	r3, r3
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3708      	adds	r7, #8
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}

08009ef8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8009efe:	2301      	movs	r3, #1
 8009f00:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8009f02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009f06:	4806      	ldr	r0, [pc, #24]	; (8009f20 <BSP_PlatformIsDetected+0x28>)
 8009f08:	f7f8 fee0 	bl	8002ccc <HAL_GPIO_ReadPin>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d001      	beq.n	8009f16 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8009f12:	2300      	movs	r3, #0
 8009f14:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 8009f16:	79fb      	ldrb	r3, [r7, #7]
}  
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3708      	adds	r7, #8
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}
 8009f20:	40020000 	.word	0x40020000

08009f24 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b082      	sub	sp, #8
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009f2e:	4b0b      	ldr	r3, [pc, #44]	; (8009f5c <SD_CheckStatus+0x38>)
 8009f30:	2201      	movs	r2, #1
 8009f32:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009f34:	f7ff ffb0 	bl	8009e98 <BSP_SD_GetCardState>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d107      	bne.n	8009f4e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009f3e:	4b07      	ldr	r3, [pc, #28]	; (8009f5c <SD_CheckStatus+0x38>)
 8009f40:	781b      	ldrb	r3, [r3, #0]
 8009f42:	b2db      	uxtb	r3, r3
 8009f44:	f023 0301 	bic.w	r3, r3, #1
 8009f48:	b2da      	uxtb	r2, r3
 8009f4a:	4b04      	ldr	r3, [pc, #16]	; (8009f5c <SD_CheckStatus+0x38>)
 8009f4c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009f4e:	4b03      	ldr	r3, [pc, #12]	; (8009f5c <SD_CheckStatus+0x38>)
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	b2db      	uxtb	r3, r3
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3708      	adds	r7, #8
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	20000009 	.word	0x20000009

08009f60 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	4603      	mov	r3, r0
 8009f68:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 8009f6a:	4b0b      	ldr	r3, [pc, #44]	; (8009f98 <SD_initialize+0x38>)
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009f70:	f7ff ff30 	bl	8009dd4 <BSP_SD_Init>
 8009f74:	4603      	mov	r3, r0
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d107      	bne.n	8009f8a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8009f7a:	79fb      	ldrb	r3, [r7, #7]
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f7ff ffd1 	bl	8009f24 <SD_CheckStatus>
 8009f82:	4603      	mov	r3, r0
 8009f84:	461a      	mov	r2, r3
 8009f86:	4b04      	ldr	r3, [pc, #16]	; (8009f98 <SD_initialize+0x38>)
 8009f88:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8009f8a:	4b03      	ldr	r3, [pc, #12]	; (8009f98 <SD_initialize+0x38>)
 8009f8c:	781b      	ldrb	r3, [r3, #0]
 8009f8e:	b2db      	uxtb	r3, r3
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3708      	adds	r7, #8
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}
 8009f98:	20000009 	.word	0x20000009

08009f9c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b082      	sub	sp, #8
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8009fa6:	79fb      	ldrb	r3, [r7, #7]
 8009fa8:	4618      	mov	r0, r3
 8009faa:	f7ff ffbb 	bl	8009f24 <SD_CheckStatus>
 8009fae:	4603      	mov	r3, r0
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3708      	adds	r7, #8
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b086      	sub	sp, #24
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	60b9      	str	r1, [r7, #8]
 8009fc0:	607a      	str	r2, [r7, #4]
 8009fc2:	603b      	str	r3, [r7, #0]
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8009fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8009fd0:	683a      	ldr	r2, [r7, #0]
 8009fd2:	6879      	ldr	r1, [r7, #4]
 8009fd4:	68b8      	ldr	r0, [r7, #8]
 8009fd6:	f7ff ff23 	bl	8009e20 <BSP_SD_ReadBlocks>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d107      	bne.n	8009ff0 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8009fe0:	bf00      	nop
 8009fe2:	f7ff ff59 	bl	8009e98 <BSP_SD_GetCardState>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d1fa      	bne.n	8009fe2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8009fec:	2300      	movs	r3, #0
 8009fee:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8009ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3718      	adds	r7, #24
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009ffa:	b580      	push	{r7, lr}
 8009ffc:	b086      	sub	sp, #24
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	60b9      	str	r1, [r7, #8]
 800a002:	607a      	str	r2, [r7, #4]
 800a004:	603b      	str	r3, [r7, #0]
 800a006:	4603      	mov	r3, r0
 800a008:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a00a:	2301      	movs	r3, #1
 800a00c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800a00e:	f04f 33ff 	mov.w	r3, #4294967295
 800a012:	683a      	ldr	r2, [r7, #0]
 800a014:	6879      	ldr	r1, [r7, #4]
 800a016:	68b8      	ldr	r0, [r7, #8]
 800a018:	f7ff ff20 	bl	8009e5c <BSP_SD_WriteBlocks>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d107      	bne.n	800a032 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800a022:	bf00      	nop
 800a024:	f7ff ff38 	bl	8009e98 <BSP_SD_GetCardState>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1fa      	bne.n	800a024 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800a02e:	2300      	movs	r3, #0
 800a030:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a032:	7dfb      	ldrb	r3, [r7, #23]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3718      	adds	r7, #24
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b08c      	sub	sp, #48	; 0x30
 800a040:	af00      	add	r7, sp, #0
 800a042:	4603      	mov	r3, r0
 800a044:	603a      	str	r2, [r7, #0]
 800a046:	71fb      	strb	r3, [r7, #7]
 800a048:	460b      	mov	r3, r1
 800a04a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a052:	4b25      	ldr	r3, [pc, #148]	; (800a0e8 <SD_ioctl+0xac>)
 800a054:	781b      	ldrb	r3, [r3, #0]
 800a056:	b2db      	uxtb	r3, r3
 800a058:	f003 0301 	and.w	r3, r3, #1
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d001      	beq.n	800a064 <SD_ioctl+0x28>
 800a060:	2303      	movs	r3, #3
 800a062:	e03c      	b.n	800a0de <SD_ioctl+0xa2>

  switch (cmd)
 800a064:	79bb      	ldrb	r3, [r7, #6]
 800a066:	2b03      	cmp	r3, #3
 800a068:	d834      	bhi.n	800a0d4 <SD_ioctl+0x98>
 800a06a:	a201      	add	r2, pc, #4	; (adr r2, 800a070 <SD_ioctl+0x34>)
 800a06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a070:	0800a081 	.word	0x0800a081
 800a074:	0800a089 	.word	0x0800a089
 800a078:	0800a0a1 	.word	0x0800a0a1
 800a07c:	0800a0bb 	.word	0x0800a0bb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a080:	2300      	movs	r3, #0
 800a082:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a086:	e028      	b.n	800a0da <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a088:	f107 030c 	add.w	r3, r7, #12
 800a08c:	4618      	mov	r0, r3
 800a08e:	f7ff ff13 	bl	8009eb8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a098:	2300      	movs	r3, #0
 800a09a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a09e:	e01c      	b.n	800a0da <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a0a0:	f107 030c 	add.w	r3, r7, #12
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	f7ff ff07 	bl	8009eb8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a0aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ac:	b29a      	uxth	r2, r3
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a0b8:	e00f      	b.n	800a0da <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a0ba:	f107 030c 	add.w	r3, r7, #12
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f7ff fefa 	bl	8009eb8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a0c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c6:	0a5a      	lsrs	r2, r3, #9
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a0d2:	e002      	b.n	800a0da <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a0d4:	2304      	movs	r3, #4
 800a0d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a0da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3730      	adds	r7, #48	; 0x30
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	20000009 	.word	0x20000009

0800a0ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b084      	sub	sp, #16
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	7c1b      	ldrb	r3, [r3, #16]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d115      	bne.n	800a130 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a104:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a108:	2202      	movs	r2, #2
 800a10a:	2181      	movs	r1, #129	; 0x81
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f001 ff50 	bl	800bfb2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2201      	movs	r2, #1
 800a116:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a118:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a11c:	2202      	movs	r2, #2
 800a11e:	2101      	movs	r1, #1
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	f001 ff46 	bl	800bfb2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2201      	movs	r2, #1
 800a12a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800a12e:	e012      	b.n	800a156 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a130:	2340      	movs	r3, #64	; 0x40
 800a132:	2202      	movs	r2, #2
 800a134:	2181      	movs	r1, #129	; 0x81
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f001 ff3b 	bl	800bfb2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2201      	movs	r2, #1
 800a140:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a142:	2340      	movs	r3, #64	; 0x40
 800a144:	2202      	movs	r2, #2
 800a146:	2101      	movs	r1, #1
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f001 ff32 	bl	800bfb2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2201      	movs	r2, #1
 800a152:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a156:	2308      	movs	r3, #8
 800a158:	2203      	movs	r2, #3
 800a15a:	2182      	movs	r1, #130	; 0x82
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f001 ff28 	bl	800bfb2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2201      	movs	r2, #1
 800a166:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800a168:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a16c:	f002 f898 	bl	800c2a0 <malloc>
 800a170:	4603      	mov	r3, r0
 800a172:	461a      	mov	r2, r3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a180:	2b00      	cmp	r3, #0
 800a182:	d102      	bne.n	800a18a <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800a184:	2301      	movs	r3, #1
 800a186:	73fb      	strb	r3, [r7, #15]
 800a188:	e026      	b.n	800a1d8 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a190:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	7c1b      	ldrb	r3, [r3, #16]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d109      	bne.n	800a1c8 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a1ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a1be:	2101      	movs	r1, #1
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	f001 ffe7 	bl	800c194 <USBD_LL_PrepareReceive>
 800a1c6:	e007      	b.n	800a1d8 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a1ce:	2340      	movs	r3, #64	; 0x40
 800a1d0:	2101      	movs	r1, #1
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f001 ffde 	bl	800c194 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}

0800a1e2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a1e2:	b580      	push	{r7, lr}
 800a1e4:	b084      	sub	sp, #16
 800a1e6:	af00      	add	r7, sp, #0
 800a1e8:	6078      	str	r0, [r7, #4]
 800a1ea:	460b      	mov	r3, r1
 800a1ec:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a1f2:	2181      	movs	r1, #129	; 0x81
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f001 ff02 	bl	800bffe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a200:	2101      	movs	r1, #1
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f001 fefb 	bl	800bffe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a210:	2182      	movs	r1, #130	; 0x82
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f001 fef3 	bl	800bffe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2200      	movs	r2, #0
 800a21c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a224:	2b00      	cmp	r3, #0
 800a226:	d00e      	beq.n	800a246 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a238:	4618      	mov	r0, r3
 800a23a:	f002 f839 	bl	800c2b0 <free>
    pdev->pClassData = NULL;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2200      	movs	r2, #0
 800a242:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800a246:	7bfb      	ldrb	r3, [r7, #15]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3710      	adds	r7, #16
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b086      	sub	sp, #24
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a260:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a262:	2300      	movs	r3, #0
 800a264:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a266:	2300      	movs	r3, #0
 800a268:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a26a:	2300      	movs	r3, #0
 800a26c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	781b      	ldrb	r3, [r3, #0]
 800a272:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a276:	2b00      	cmp	r3, #0
 800a278:	d039      	beq.n	800a2ee <USBD_CDC_Setup+0x9e>
 800a27a:	2b20      	cmp	r3, #32
 800a27c:	d17c      	bne.n	800a378 <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	88db      	ldrh	r3, [r3, #6]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d029      	beq.n	800a2da <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	b25b      	sxtb	r3, r3
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	da11      	bge.n	800a2b4 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	683a      	ldr	r2, [r7, #0]
 800a29a:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800a29c:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a29e:	683a      	ldr	r2, [r7, #0]
 800a2a0:	88d2      	ldrh	r2, [r2, #6]
 800a2a2:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a2a4:	6939      	ldr	r1, [r7, #16]
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	88db      	ldrh	r3, [r3, #6]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f001 f9c9 	bl	800b644 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800a2b2:	e068      	b.n	800a386 <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	785a      	ldrb	r2, [r3, #1]
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	88db      	ldrh	r3, [r3, #6]
 800a2c2:	b2da      	uxtb	r2, r3
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a2ca:	6939      	ldr	r1, [r7, #16]
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	88db      	ldrh	r3, [r3, #6]
 800a2d0:	461a      	mov	r2, r3
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f001 f9e4 	bl	800b6a0 <USBD_CtlPrepareRx>
    break;
 800a2d8:	e055      	b.n	800a386 <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a2e0:	689b      	ldr	r3, [r3, #8]
 800a2e2:	683a      	ldr	r2, [r7, #0]
 800a2e4:	7850      	ldrb	r0, [r2, #1]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	6839      	ldr	r1, [r7, #0]
 800a2ea:	4798      	blx	r3
    break;
 800a2ec:	e04b      	b.n	800a386 <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	785b      	ldrb	r3, [r3, #1]
 800a2f2:	2b0a      	cmp	r3, #10
 800a2f4:	d017      	beq.n	800a326 <USBD_CDC_Setup+0xd6>
 800a2f6:	2b0b      	cmp	r3, #11
 800a2f8:	d029      	beq.n	800a34e <USBD_CDC_Setup+0xfe>
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d133      	bne.n	800a366 <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800a304:	2b03      	cmp	r3, #3
 800a306:	d107      	bne.n	800a318 <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800a308:	f107 030c 	add.w	r3, r7, #12
 800a30c:	2202      	movs	r2, #2
 800a30e:	4619      	mov	r1, r3
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f001 f997 	bl	800b644 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800a316:	e02e      	b.n	800a376 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800a318:	6839      	ldr	r1, [r7, #0]
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f001 f927 	bl	800b56e <USBD_CtlError>
			  ret = USBD_FAIL;
 800a320:	2302      	movs	r3, #2
 800a322:	75fb      	strb	r3, [r7, #23]
      break;
 800a324:	e027      	b.n	800a376 <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800a32c:	2b03      	cmp	r3, #3
 800a32e:	d107      	bne.n	800a340 <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800a330:	f107 030f 	add.w	r3, r7, #15
 800a334:	2201      	movs	r2, #1
 800a336:	4619      	mov	r1, r3
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f001 f983 	bl	800b644 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800a33e:	e01a      	b.n	800a376 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800a340:	6839      	ldr	r1, [r7, #0]
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f001 f913 	bl	800b56e <USBD_CtlError>
			  ret = USBD_FAIL;
 800a348:	2302      	movs	r3, #2
 800a34a:	75fb      	strb	r3, [r7, #23]
      break;
 800a34c:	e013      	b.n	800a376 <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800a354:	2b03      	cmp	r3, #3
 800a356:	d00d      	beq.n	800a374 <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 800a358:	6839      	ldr	r1, [r7, #0]
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f001 f907 	bl	800b56e <USBD_CtlError>
			  ret = USBD_FAIL;
 800a360:	2302      	movs	r3, #2
 800a362:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a364:	e006      	b.n	800a374 <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 800a366:	6839      	ldr	r1, [r7, #0]
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f001 f900 	bl	800b56e <USBD_CtlError>
      ret = USBD_FAIL;
 800a36e:	2302      	movs	r3, #2
 800a370:	75fb      	strb	r3, [r7, #23]
      break;
 800a372:	e000      	b.n	800a376 <USBD_CDC_Setup+0x126>
      break;
 800a374:	bf00      	nop
    }
    break;
 800a376:	e006      	b.n	800a386 <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 800a378:	6839      	ldr	r1, [r7, #0]
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f001 f8f7 	bl	800b56e <USBD_CtlError>
    ret = USBD_FAIL;
 800a380:	2302      	movs	r3, #2
 800a382:	75fb      	strb	r3, [r7, #23]
    break;
 800a384:	bf00      	nop
  }

  return ret;
 800a386:	7dfb      	ldrb	r3, [r7, #23]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3718      	adds	r7, #24
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b084      	sub	sp, #16
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	460b      	mov	r3, r1
 800a39a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a3a2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800a3aa:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d03a      	beq.n	800a42c <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a3b6:	78fa      	ldrb	r2, [r7, #3]
 800a3b8:	6879      	ldr	r1, [r7, #4]
 800a3ba:	4613      	mov	r3, r2
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	4413      	add	r3, r2
 800a3c0:	009b      	lsls	r3, r3, #2
 800a3c2:	440b      	add	r3, r1
 800a3c4:	331c      	adds	r3, #28
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d029      	beq.n	800a420 <USBD_CDC_DataIn+0x90>
 800a3cc:	78fa      	ldrb	r2, [r7, #3]
 800a3ce:	6879      	ldr	r1, [r7, #4]
 800a3d0:	4613      	mov	r3, r2
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4413      	add	r3, r2
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	440b      	add	r3, r1
 800a3da:	331c      	adds	r3, #28
 800a3dc:	681a      	ldr	r2, [r3, #0]
 800a3de:	78f9      	ldrb	r1, [r7, #3]
 800a3e0:	68b8      	ldr	r0, [r7, #8]
 800a3e2:	460b      	mov	r3, r1
 800a3e4:	00db      	lsls	r3, r3, #3
 800a3e6:	1a5b      	subs	r3, r3, r1
 800a3e8:	009b      	lsls	r3, r3, #2
 800a3ea:	4403      	add	r3, r0
 800a3ec:	3344      	adds	r3, #68	; 0x44
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	fbb2 f1f3 	udiv	r1, r2, r3
 800a3f4:	fb03 f301 	mul.w	r3, r3, r1
 800a3f8:	1ad3      	subs	r3, r2, r3
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d110      	bne.n	800a420 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a3fe:	78fa      	ldrb	r2, [r7, #3]
 800a400:	6879      	ldr	r1, [r7, #4]
 800a402:	4613      	mov	r3, r2
 800a404:	009b      	lsls	r3, r3, #2
 800a406:	4413      	add	r3, r2
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	440b      	add	r3, r1
 800a40c:	331c      	adds	r3, #28
 800a40e:	2200      	movs	r2, #0
 800a410:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800a412:	78f9      	ldrb	r1, [r7, #3]
 800a414:	2300      	movs	r3, #0
 800a416:	2200      	movs	r2, #0
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f001 fe98 	bl	800c14e <USBD_LL_Transmit>
 800a41e:	e003      	b.n	800a428 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2200      	movs	r2, #0
 800a424:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a428:	2300      	movs	r3, #0
 800a42a:	e000      	b.n	800a42e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a42c:	2302      	movs	r3, #2
  }
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}

0800a436 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a436:	b580      	push	{r7, lr}
 800a438:	b084      	sub	sp, #16
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
 800a43e:	460b      	mov	r3, r1
 800a440:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a448:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800a44a:	78fb      	ldrb	r3, [r7, #3]
 800a44c:	4619      	mov	r1, r3
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f001 fec3 	bl	800c1da <USBD_LL_GetRxDataSize>
 800a454:	4602      	mov	r2, r0
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a462:	2b00      	cmp	r3, #0
 800a464:	d00d      	beq.n	800a482 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a46c:	68db      	ldr	r3, [r3, #12]
 800a46e:	68fa      	ldr	r2, [r7, #12]
 800a470:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a474:	68fa      	ldr	r2, [r7, #12]
 800a476:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a47a:	4611      	mov	r1, r2
 800a47c:	4798      	blx	r3

    return USBD_OK;
 800a47e:	2300      	movs	r3, #0
 800a480:	e000      	b.n	800a484 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a482:	2302      	movs	r3, #2
  }
}
 800a484:	4618      	mov	r0, r3
 800a486:	3710      	adds	r7, #16
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}

0800a48c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b084      	sub	sp, #16
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a49a:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d015      	beq.n	800a4d2 <USBD_CDC_EP0_RxReady+0x46>
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a4ac:	2bff      	cmp	r3, #255	; 0xff
 800a4ae:	d010      	beq.n	800a4d2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a4b6:	689b      	ldr	r3, [r3, #8]
 800a4b8:	68fa      	ldr	r2, [r7, #12]
 800a4ba:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a4be:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a4c0:	68fa      	ldr	r2, [r7, #12]
 800a4c2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a4c6:	b292      	uxth	r2, r2
 800a4c8:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	22ff      	movs	r2, #255	; 0xff
 800a4ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a4d2:	2300      	movs	r3, #0
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3710      	adds	r7, #16
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b083      	sub	sp, #12
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2243      	movs	r2, #67	; 0x43
 800a4e8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a4ea:	4b03      	ldr	r3, [pc, #12]	; (800a4f8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	370c      	adds	r7, #12
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr
 800a4f8:	20000094 	.word	0x20000094

0800a4fc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2243      	movs	r2, #67	; 0x43
 800a508:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a50a:	4b03      	ldr	r3, [pc, #12]	; (800a518 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	370c      	adds	r7, #12
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr
 800a518:	20000050 	.word	0x20000050

0800a51c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b083      	sub	sp, #12
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2243      	movs	r2, #67	; 0x43
 800a528:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a52a:	4b03      	ldr	r3, [pc, #12]	; (800a538 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	370c      	adds	r7, #12
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr
 800a538:	200000d8 	.word	0x200000d8

0800a53c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b083      	sub	sp, #12
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	220a      	movs	r2, #10
 800a548:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a54a:	4b03      	ldr	r3, [pc, #12]	; (800a558 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	370c      	adds	r7, #12
 800a550:	46bd      	mov	sp, r7
 800a552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a556:	4770      	bx	lr
 800a558:	2000000c 	.word	0x2000000c

0800a55c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b085      	sub	sp, #20
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a566:	2302      	movs	r3, #2
 800a568:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d005      	beq.n	800a57c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	683a      	ldr	r2, [r7, #0]
 800a574:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800a578:	2300      	movs	r3, #0
 800a57a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a57c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3714      	adds	r7, #20
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr

0800a58a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800a58a:	b480      	push	{r7}
 800a58c:	b087      	sub	sp, #28
 800a58e:	af00      	add	r7, sp, #0
 800a590:	60f8      	str	r0, [r7, #12]
 800a592:	60b9      	str	r1, [r7, #8]
 800a594:	4613      	mov	r3, r2
 800a596:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a59e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	68ba      	ldr	r2, [r7, #8]
 800a5a4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a5a8:	88fa      	ldrh	r2, [r7, #6]
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	371c      	adds	r7, #28
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5bc:	4770      	bx	lr

0800a5be <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800a5be:	b480      	push	{r7}
 800a5c0:	b085      	sub	sp, #20
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	6078      	str	r0, [r7, #4]
 800a5c6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a5ce:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	683a      	ldr	r2, [r7, #0]
 800a5d4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a5d8:	2300      	movs	r3, #0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3714      	adds	r7, #20
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e4:	4770      	bx	lr

0800a5e6 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a5e6:	b580      	push	{r7, lr}
 800a5e8:	b084      	sub	sp, #16
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a5f4:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d01c      	beq.n	800a63a <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a606:	2b00      	cmp	r3, #0
 800a608:	d115      	bne.n	800a636 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2201      	movs	r2, #1
 800a60e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a628:	b29b      	uxth	r3, r3
 800a62a:	2181      	movs	r1, #129	; 0x81
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f001 fd8e 	bl	800c14e <USBD_LL_Transmit>

      return USBD_OK;
 800a632:	2300      	movs	r3, #0
 800a634:	e002      	b.n	800a63c <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a636:	2301      	movs	r3, #1
 800a638:	e000      	b.n	800a63c <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a63a:	2302      	movs	r3, #2
  }
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3710      	adds	r7, #16
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}

0800a644 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a652:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d017      	beq.n	800a68e <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	7c1b      	ldrb	r3, [r3, #16]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d109      	bne.n	800a67a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a66c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a670:	2101      	movs	r1, #1
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f001 fd8e 	bl	800c194 <USBD_LL_PrepareReceive>
 800a678:	e007      	b.n	800a68a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a680:	2340      	movs	r3, #64	; 0x40
 800a682:	2101      	movs	r1, #1
 800a684:	6878      	ldr	r0, [r7, #4]
 800a686:	f001 fd85 	bl	800c194 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a68a:	2300      	movs	r3, #0
 800a68c:	e000      	b.n	800a690 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a68e:	2302      	movs	r3, #2
  }
}
 800a690:	4618      	mov	r0, r3
 800a692:	3710      	adds	r7, #16
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}

0800a698 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b084      	sub	sp, #16
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	4613      	mov	r3, r2
 800a6a4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d101      	bne.n	800a6b0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a6ac:	2302      	movs	r3, #2
 800a6ae:	e01a      	b.n	800a6e6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d003      	beq.n	800a6c2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d003      	beq.n	800a6d0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	68ba      	ldr	r2, [r7, #8]
 800a6cc:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	79fa      	ldrb	r2, [r7, #7]
 800a6dc:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a6de:	68f8      	ldr	r0, [r7, #12]
 800a6e0:	f001 fc00 	bl	800bee4 <USBD_LL_Init>

  return USBD_OK;
 800a6e4:	2300      	movs	r3, #0
}
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	3710      	adds	r7, #16
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}

0800a6ee <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b085      	sub	sp, #20
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
 800a6f6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d006      	beq.n	800a710 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	683a      	ldr	r2, [r7, #0]
 800a706:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800a70a:	2300      	movs	r3, #0
 800a70c:	73fb      	strb	r3, [r7, #15]
 800a70e:	e001      	b.n	800a714 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a710:	2302      	movs	r3, #2
 800a712:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a714:	7bfb      	ldrb	r3, [r7, #15]
}
 800a716:	4618      	mov	r0, r3
 800a718:	3714      	adds	r7, #20
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr

0800a722 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b082      	sub	sp, #8
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f001 fc26 	bl	800bf7c <USBD_LL_Start>

  return USBD_OK;
 800a730:	2300      	movs	r3, #0
}
 800a732:	4618      	mov	r0, r3
 800a734:	3708      	adds	r7, #8
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}

0800a73a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800a73a:	b480      	push	{r7}
 800a73c:	b083      	sub	sp, #12
 800a73e:	af00      	add	r7, sp, #0
 800a740:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	370c      	adds	r7, #12
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	460b      	mov	r3, r1
 800a75a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800a75c:	2302      	movs	r3, #2
 800a75e:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a766:	2b00      	cmp	r3, #0
 800a768:	d00c      	beq.n	800a784 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	78fa      	ldrb	r2, [r7, #3]
 800a774:	4611      	mov	r1, r2
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	4798      	blx	r3
 800a77a:	4603      	mov	r3, r0
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d101      	bne.n	800a784 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a780:	2300      	movs	r3, #0
 800a782:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a784:	7bfb      	ldrb	r3, [r7, #15]
}
 800a786:	4618      	mov	r0, r3
 800a788:	3710      	adds	r7, #16
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}

0800a78e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a78e:	b580      	push	{r7, lr}
 800a790:	b082      	sub	sp, #8
 800a792:	af00      	add	r7, sp, #0
 800a794:	6078      	str	r0, [r7, #4]
 800a796:	460b      	mov	r3, r1
 800a798:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	78fa      	ldrb	r2, [r7, #3]
 800a7a4:	4611      	mov	r1, r2
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	4798      	blx	r3
  return USBD_OK;
 800a7aa:	2300      	movs	r3, #0
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	3708      	adds	r7, #8
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}

0800a7b4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b082      	sub	sp, #8
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800a7c4:	6839      	ldr	r1, [r7, #0]
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f000 fe94 	bl	800b4f4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2201      	movs	r2, #1
 800a7d0:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800a7da:	461a      	mov	r2, r3
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800a7e8:	f003 031f 	and.w	r3, r3, #31
 800a7ec:	2b01      	cmp	r3, #1
 800a7ee:	d00c      	beq.n	800a80a <USBD_LL_SetupStage+0x56>
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	d302      	bcc.n	800a7fa <USBD_LL_SetupStage+0x46>
 800a7f4:	2b02      	cmp	r3, #2
 800a7f6:	d010      	beq.n	800a81a <USBD_LL_SetupStage+0x66>
 800a7f8:	e017      	b.n	800a82a <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800a800:	4619      	mov	r1, r3
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 fa04 	bl	800ac10 <USBD_StdDevReq>
    break;
 800a808:	e01a      	b.n	800a840 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800a810:	4619      	mov	r1, r3
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f000 fa66 	bl	800ace4 <USBD_StdItfReq>
    break;
 800a818:	e012      	b.n	800a840 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800a820:	4619      	mov	r1, r3
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 faa4 	bl	800ad70 <USBD_StdEPReq>
    break;
 800a828:	e00a      	b.n	800a840 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800a830:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a834:	b2db      	uxtb	r3, r3
 800a836:	4619      	mov	r1, r3
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f001 fbff 	bl	800c03c <USBD_LL_StallEP>
    break;
 800a83e:	bf00      	nop
  }

  return USBD_OK;
 800a840:	2300      	movs	r3, #0
}
 800a842:	4618      	mov	r0, r3
 800a844:	3708      	adds	r7, #8
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}

0800a84a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a84a:	b580      	push	{r7, lr}
 800a84c:	b086      	sub	sp, #24
 800a84e:	af00      	add	r7, sp, #0
 800a850:	60f8      	str	r0, [r7, #12]
 800a852:	460b      	mov	r3, r1
 800a854:	607a      	str	r2, [r7, #4]
 800a856:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800a858:	7afb      	ldrb	r3, [r7, #11]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d14b      	bne.n	800a8f6 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800a864:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800a86c:	2b03      	cmp	r3, #3
 800a86e:	d134      	bne.n	800a8da <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	68da      	ldr	r2, [r3, #12]
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	691b      	ldr	r3, [r3, #16]
 800a878:	429a      	cmp	r2, r3
 800a87a:	d919      	bls.n	800a8b0 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800a87c:	697b      	ldr	r3, [r7, #20]
 800a87e:	68da      	ldr	r2, [r3, #12]
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	691b      	ldr	r3, [r3, #16]
 800a884:	1ad2      	subs	r2, r2, r3
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	68da      	ldr	r2, [r3, #12]
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800a892:	429a      	cmp	r2, r3
 800a894:	d203      	bcs.n	800a89e <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a896:	697b      	ldr	r3, [r7, #20]
 800a898:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800a89a:	b29b      	uxth	r3, r3
 800a89c:	e002      	b.n	800a8a4 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a89e:	697b      	ldr	r3, [r7, #20]
 800a8a0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800a8a2:	b29b      	uxth	r3, r3
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	6879      	ldr	r1, [r7, #4]
 800a8a8:	68f8      	ldr	r0, [r7, #12]
 800a8aa:	f000 ff17 	bl	800b6dc <USBD_CtlContinueRx>
 800a8ae:	e038      	b.n	800a922 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a8b6:	691b      	ldr	r3, [r3, #16]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00a      	beq.n	800a8d2 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800a8c2:	2b03      	cmp	r3, #3
 800a8c4:	d105      	bne.n	800a8d2 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a8cc:	691b      	ldr	r3, [r3, #16]
 800a8ce:	68f8      	ldr	r0, [r7, #12]
 800a8d0:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a8d2:	68f8      	ldr	r0, [r7, #12]
 800a8d4:	f000 ff14 	bl	800b700 <USBD_CtlSendStatus>
 800a8d8:	e023      	b.n	800a922 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800a8e0:	2b05      	cmp	r3, #5
 800a8e2:	d11e      	bne.n	800a922 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	68f8      	ldr	r0, [r7, #12]
 800a8f0:	f001 fba4 	bl	800c03c <USBD_LL_StallEP>
 800a8f4:	e015      	b.n	800a922 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a8fc:	699b      	ldr	r3, [r3, #24]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d00d      	beq.n	800a91e <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800a908:	2b03      	cmp	r3, #3
 800a90a:	d108      	bne.n	800a91e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a912:	699b      	ldr	r3, [r3, #24]
 800a914:	7afa      	ldrb	r2, [r7, #11]
 800a916:	4611      	mov	r1, r2
 800a918:	68f8      	ldr	r0, [r7, #12]
 800a91a:	4798      	blx	r3
 800a91c:	e001      	b.n	800a922 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a91e:	2302      	movs	r3, #2
 800a920:	e000      	b.n	800a924 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a922:	2300      	movs	r3, #0
}
 800a924:	4618      	mov	r0, r3
 800a926:	3718      	adds	r7, #24
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b086      	sub	sp, #24
 800a930:	af00      	add	r7, sp, #0
 800a932:	60f8      	str	r0, [r7, #12]
 800a934:	460b      	mov	r3, r1
 800a936:	607a      	str	r2, [r7, #4]
 800a938:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800a93a:	7afb      	ldrb	r3, [r7, #11]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d17f      	bne.n	800aa40 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	3314      	adds	r3, #20
 800a944:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d15c      	bne.n	800aa0a <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	68da      	ldr	r2, [r3, #12]
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	691b      	ldr	r3, [r3, #16]
 800a958:	429a      	cmp	r2, r3
 800a95a:	d915      	bls.n	800a988 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	68da      	ldr	r2, [r3, #12]
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	691b      	ldr	r3, [r3, #16]
 800a964:	1ad2      	subs	r2, r2, r3
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	68db      	ldr	r3, [r3, #12]
 800a96e:	b29b      	uxth	r3, r3
 800a970:	461a      	mov	r2, r3
 800a972:	6879      	ldr	r1, [r7, #4]
 800a974:	68f8      	ldr	r0, [r7, #12]
 800a976:	f000 fe81 	bl	800b67c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800a97a:	2300      	movs	r3, #0
 800a97c:	2200      	movs	r2, #0
 800a97e:	2100      	movs	r1, #0
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f001 fc07 	bl	800c194 <USBD_LL_PrepareReceive>
 800a986:	e04e      	b.n	800aa26 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	697a      	ldr	r2, [r7, #20]
 800a98e:	6912      	ldr	r2, [r2, #16]
 800a990:	fbb3 f1f2 	udiv	r1, r3, r2
 800a994:	fb02 f201 	mul.w	r2, r2, r1
 800a998:	1a9b      	subs	r3, r3, r2
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d11c      	bne.n	800a9d8 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	689a      	ldr	r2, [r3, #8]
 800a9a2:	697b      	ldr	r3, [r7, #20]
 800a9a4:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d316      	bcc.n	800a9d8 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	689a      	ldr	r2, [r3, #8]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d20f      	bcs.n	800a9d8 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	2100      	movs	r1, #0
 800a9bc:	68f8      	ldr	r0, [r7, #12]
 800a9be:	f000 fe5d 	bl	800b67c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	68f8      	ldr	r0, [r7, #12]
 800a9d2:	f001 fbdf 	bl	800c194 <USBD_LL_PrepareReceive>
 800a9d6:	e026      	b.n	800aa26 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a9de:	68db      	ldr	r3, [r3, #12]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d00a      	beq.n	800a9fa <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800a9ea:	2b03      	cmp	r3, #3
 800a9ec:	d105      	bne.n	800a9fa <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	68f8      	ldr	r0, [r7, #12]
 800a9f8:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a9fa:	2180      	movs	r1, #128	; 0x80
 800a9fc:	68f8      	ldr	r0, [r7, #12]
 800a9fe:	f001 fb1d 	bl	800c03c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800aa02:	68f8      	ldr	r0, [r7, #12]
 800aa04:	f000 fe8f 	bl	800b726 <USBD_CtlReceiveStatus>
 800aa08:	e00d      	b.n	800aa26 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800aa10:	2b04      	cmp	r3, #4
 800aa12:	d004      	beq.n	800aa1e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d103      	bne.n	800aa26 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800aa1e:	2180      	movs	r1, #128	; 0x80
 800aa20:	68f8      	ldr	r0, [r7, #12]
 800aa22:	f001 fb0b 	bl	800c03c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d11d      	bne.n	800aa6c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800aa30:	68f8      	ldr	r0, [r7, #12]
 800aa32:	f7ff fe82 	bl	800a73a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800aa3e:	e015      	b.n	800aa6c <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800aa46:	695b      	ldr	r3, [r3, #20]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00d      	beq.n	800aa68 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800aa52:	2b03      	cmp	r3, #3
 800aa54:	d108      	bne.n	800aa68 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800aa5c:	695b      	ldr	r3, [r3, #20]
 800aa5e:	7afa      	ldrb	r2, [r7, #11]
 800aa60:	4611      	mov	r1, r2
 800aa62:	68f8      	ldr	r0, [r7, #12]
 800aa64:	4798      	blx	r3
 800aa66:	e001      	b.n	800aa6c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800aa68:	2302      	movs	r3, #2
 800aa6a:	e000      	b.n	800aa6e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800aa6c:	2300      	movs	r3, #0
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3718      	adds	r7, #24
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}

0800aa76 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800aa76:	b580      	push	{r7, lr}
 800aa78:	b082      	sub	sp, #8
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa7e:	2340      	movs	r3, #64	; 0x40
 800aa80:	2200      	movs	r2, #0
 800aa82:	2100      	movs	r1, #0
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f001 fa94 	bl	800bfb2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2240      	movs	r2, #64	; 0x40
 800aa96:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa9a:	2340      	movs	r3, #64	; 0x40
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	2180      	movs	r1, #128	; 0x80
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f001 fa86 	bl	800bfb2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2240      	movs	r2, #64	; 0x40
 800aab0:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2201      	movs	r2, #1
 800aab6:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2200      	movs	r2, #0
 800aabe:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2200      	movs	r2, #0
 800aac6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d009      	beq.n	800aaee <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800aae0:	685b      	ldr	r3, [r3, #4]
 800aae2:	687a      	ldr	r2, [r7, #4]
 800aae4:	6852      	ldr	r2, [r2, #4]
 800aae6:	b2d2      	uxtb	r2, r2
 800aae8:	4611      	mov	r1, r2
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	4798      	blx	r3
  }

  return USBD_OK;
 800aaee:	2300      	movs	r3, #0
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3708      	adds	r7, #8
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	460b      	mov	r3, r1
 800ab02:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	78fa      	ldrb	r2, [r7, #3]
 800ab08:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800ab0a:	2300      	movs	r3, #0
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	370c      	adds	r7, #12
 800ab10:	46bd      	mov	sp, r7
 800ab12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab16:	4770      	bx	lr

0800ab18 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b083      	sub	sp, #12
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2204      	movs	r2, #4
 800ab30:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800ab34:	2300      	movs	r3, #0
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	370c      	adds	r7, #12
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab40:	4770      	bx	lr

0800ab42 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800ab42:	b480      	push	{r7}
 800ab44:	b083      	sub	sp, #12
 800ab46:	af00      	add	r7, sp, #0
 800ab48:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800ab56:	2300      	movs	r3, #0
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	370c      	adds	r7, #12
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b082      	sub	sp, #8
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ab72:	2b03      	cmp	r3, #3
 800ab74:	d10b      	bne.n	800ab8e <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ab7c:	69db      	ldr	r3, [r3, #28]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d005      	beq.n	800ab8e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ab88:	69db      	ldr	r3, [r3, #28]
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800ab8e:	2300      	movs	r3, #0
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3708      	adds	r7, #8
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	460b      	mov	r3, r1
 800aba2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800aba4:	2300      	movs	r3, #0
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	370c      	adds	r7, #12
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr

0800abb2 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800abb2:	b480      	push	{r7}
 800abb4:	b083      	sub	sp, #12
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]
 800abba:	460b      	mov	r3, r1
 800abbc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800abbe:	2300      	movs	r3, #0
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr

0800abcc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 800abcc:	b480      	push	{r7}
 800abce:	b083      	sub	sp, #12
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800abd4:	2300      	movs	r3, #0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	370c      	adds	r7, #12
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr

0800abe2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 800abe2:	b580      	push	{r7, lr}
 800abe4:	b082      	sub	sp, #8
 800abe6:	af00      	add	r7, sp, #0
 800abe8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2201      	movs	r2, #1
 800abee:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	687a      	ldr	r2, [r7, #4]
 800abfc:	6852      	ldr	r2, [r2, #4]
 800abfe:	b2d2      	uxtb	r2, r2
 800ac00:	4611      	mov	r1, r2
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	4798      	blx	r3

  return USBD_OK;
 800ac06:	2300      	movs	r3, #0
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3708      	adds	r7, #8
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
 800ac18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	781b      	ldrb	r3, [r3, #0]
 800ac22:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ac26:	2b20      	cmp	r3, #32
 800ac28:	d004      	beq.n	800ac34 <USBD_StdDevReq+0x24>
 800ac2a:	2b40      	cmp	r3, #64	; 0x40
 800ac2c:	d002      	beq.n	800ac34 <USBD_StdDevReq+0x24>
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d008      	beq.n	800ac44 <USBD_StdDevReq+0x34>
 800ac32:	e04c      	b.n	800acce <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	6839      	ldr	r1, [r7, #0]
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	4798      	blx	r3
    break;
 800ac42:	e049      	b.n	800acd8 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	785b      	ldrb	r3, [r3, #1]
 800ac48:	2b09      	cmp	r3, #9
 800ac4a:	d83a      	bhi.n	800acc2 <USBD_StdDevReq+0xb2>
 800ac4c:	a201      	add	r2, pc, #4	; (adr r2, 800ac54 <USBD_StdDevReq+0x44>)
 800ac4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac52:	bf00      	nop
 800ac54:	0800aca5 	.word	0x0800aca5
 800ac58:	0800acb9 	.word	0x0800acb9
 800ac5c:	0800acc3 	.word	0x0800acc3
 800ac60:	0800acaf 	.word	0x0800acaf
 800ac64:	0800acc3 	.word	0x0800acc3
 800ac68:	0800ac87 	.word	0x0800ac87
 800ac6c:	0800ac7d 	.word	0x0800ac7d
 800ac70:	0800acc3 	.word	0x0800acc3
 800ac74:	0800ac9b 	.word	0x0800ac9b
 800ac78:	0800ac91 	.word	0x0800ac91
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800ac7c:	6839      	ldr	r1, [r7, #0]
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 f9d2 	bl	800b028 <USBD_GetDescriptor>
      break;
 800ac84:	e022      	b.n	800accc <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800ac86:	6839      	ldr	r1, [r7, #0]
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 fac7 	bl	800b21c <USBD_SetAddress>
      break;
 800ac8e:	e01d      	b.n	800accc <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800ac90:	6839      	ldr	r1, [r7, #0]
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f000 fb04 	bl	800b2a0 <USBD_SetConfig>
      break;
 800ac98:	e018      	b.n	800accc <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800ac9a:	6839      	ldr	r1, [r7, #0]
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 fb8d 	bl	800b3bc <USBD_GetConfig>
      break;
 800aca2:	e013      	b.n	800accc <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800aca4:	6839      	ldr	r1, [r7, #0]
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 fbbc 	bl	800b424 <USBD_GetStatus>
      break;
 800acac:	e00e      	b.n	800accc <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800acae:	6839      	ldr	r1, [r7, #0]
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f000 fbea 	bl	800b48a <USBD_SetFeature>
      break;
 800acb6:	e009      	b.n	800accc <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800acb8:	6839      	ldr	r1, [r7, #0]
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f000 fbf9 	bl	800b4b2 <USBD_ClrFeature>
      break;
 800acc0:	e004      	b.n	800accc <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800acc2:	6839      	ldr	r1, [r7, #0]
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 fc52 	bl	800b56e <USBD_CtlError>
      break;
 800acca:	bf00      	nop
    }
    break;
 800accc:	e004      	b.n	800acd8 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800acce:	6839      	ldr	r1, [r7, #0]
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f000 fc4c 	bl	800b56e <USBD_CtlError>
    break;
 800acd6:	bf00      	nop
  }

  return ret;
 800acd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3710      	adds	r7, #16
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}
 800ace2:	bf00      	nop

0800ace4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b084      	sub	sp, #16
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
 800acec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800acee:	2300      	movs	r3, #0
 800acf0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800acfa:	2b20      	cmp	r3, #32
 800acfc:	d003      	beq.n	800ad06 <USBD_StdItfReq+0x22>
 800acfe:	2b40      	cmp	r3, #64	; 0x40
 800ad00:	d001      	beq.n	800ad06 <USBD_StdItfReq+0x22>
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d12a      	bne.n	800ad5c <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ad0c:	3b01      	subs	r3, #1
 800ad0e:	2b02      	cmp	r3, #2
 800ad10:	d81d      	bhi.n	800ad4e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	889b      	ldrh	r3, [r3, #4]
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	2b01      	cmp	r3, #1
 800ad1a:	d813      	bhi.n	800ad44 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ad22:	689b      	ldr	r3, [r3, #8]
 800ad24:	6839      	ldr	r1, [r7, #0]
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	4798      	blx	r3
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	88db      	ldrh	r3, [r3, #6]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d110      	bne.n	800ad58 <USBD_StdItfReq+0x74>
 800ad36:	7bfb      	ldrb	r3, [r7, #15]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d10d      	bne.n	800ad58 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f000 fcdf 	bl	800b700 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800ad42:	e009      	b.n	800ad58 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800ad44:	6839      	ldr	r1, [r7, #0]
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 fc11 	bl	800b56e <USBD_CtlError>
      break;
 800ad4c:	e004      	b.n	800ad58 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800ad4e:	6839      	ldr	r1, [r7, #0]
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f000 fc0c 	bl	800b56e <USBD_CtlError>
      break;
 800ad56:	e000      	b.n	800ad5a <USBD_StdItfReq+0x76>
      break;
 800ad58:	bf00      	nop
    }
    break;
 800ad5a:	e004      	b.n	800ad66 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800ad5c:	6839      	ldr	r1, [r7, #0]
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 fc05 	bl	800b56e <USBD_CtlError>
    break;
 800ad64:	bf00      	nop
  }

  return USBD_OK;
 800ad66:	2300      	movs	r3, #0
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	3710      	adds	r7, #16
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b084      	sub	sp, #16
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	889b      	ldrh	r3, [r3, #4]
 800ad82:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	781b      	ldrb	r3, [r3, #0]
 800ad88:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ad8c:	2b20      	cmp	r3, #32
 800ad8e:	d004      	beq.n	800ad9a <USBD_StdEPReq+0x2a>
 800ad90:	2b40      	cmp	r3, #64	; 0x40
 800ad92:	d002      	beq.n	800ad9a <USBD_StdEPReq+0x2a>
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d008      	beq.n	800adaa <USBD_StdEPReq+0x3a>
 800ad98:	e13b      	b.n	800b012 <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ada0:	689b      	ldr	r3, [r3, #8]
 800ada2:	6839      	ldr	r1, [r7, #0]
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	4798      	blx	r3
    break;
 800ada8:	e138      	b.n	800b01c <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800adb2:	2b20      	cmp	r3, #32
 800adb4:	d10a      	bne.n	800adcc <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800adbc:	689b      	ldr	r3, [r3, #8]
 800adbe:	6839      	ldr	r1, [r7, #0]
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	4798      	blx	r3
 800adc4:	4603      	mov	r3, r0
 800adc6:	73fb      	strb	r3, [r7, #15]

      return ret;
 800adc8:	7bfb      	ldrb	r3, [r7, #15]
 800adca:	e128      	b.n	800b01e <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	785b      	ldrb	r3, [r3, #1]
 800add0:	2b01      	cmp	r3, #1
 800add2:	d03e      	beq.n	800ae52 <USBD_StdEPReq+0xe2>
 800add4:	2b03      	cmp	r3, #3
 800add6:	d002      	beq.n	800adde <USBD_StdEPReq+0x6e>
 800add8:	2b00      	cmp	r3, #0
 800adda:	d070      	beq.n	800aebe <USBD_StdEPReq+0x14e>
 800addc:	e113      	b.n	800b006 <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ade4:	2b02      	cmp	r3, #2
 800ade6:	d002      	beq.n	800adee <USBD_StdEPReq+0x7e>
 800ade8:	2b03      	cmp	r3, #3
 800adea:	d015      	beq.n	800ae18 <USBD_StdEPReq+0xa8>
 800adec:	e02b      	b.n	800ae46 <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800adee:	7bbb      	ldrb	r3, [r7, #14]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d00c      	beq.n	800ae0e <USBD_StdEPReq+0x9e>
 800adf4:	7bbb      	ldrb	r3, [r7, #14]
 800adf6:	2b80      	cmp	r3, #128	; 0x80
 800adf8:	d009      	beq.n	800ae0e <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800adfa:	7bbb      	ldrb	r3, [r7, #14]
 800adfc:	4619      	mov	r1, r3
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f001 f91c 	bl	800c03c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800ae04:	2180      	movs	r1, #128	; 0x80
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f001 f918 	bl	800c03c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800ae0c:	e020      	b.n	800ae50 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800ae0e:	6839      	ldr	r1, [r7, #0]
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f000 fbac 	bl	800b56e <USBD_CtlError>
        break;
 800ae16:	e01b      	b.n	800ae50 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	885b      	ldrh	r3, [r3, #2]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d10e      	bne.n	800ae3e <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ae20:	7bbb      	ldrb	r3, [r7, #14]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d00b      	beq.n	800ae3e <USBD_StdEPReq+0xce>
 800ae26:	7bbb      	ldrb	r3, [r7, #14]
 800ae28:	2b80      	cmp	r3, #128	; 0x80
 800ae2a:	d008      	beq.n	800ae3e <USBD_StdEPReq+0xce>
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	88db      	ldrh	r3, [r3, #6]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d104      	bne.n	800ae3e <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800ae34:	7bbb      	ldrb	r3, [r7, #14]
 800ae36:	4619      	mov	r1, r3
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f001 f8ff 	bl	800c03c <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f000 fc5e 	bl	800b700 <USBD_CtlSendStatus>

        break;
 800ae44:	e004      	b.n	800ae50 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800ae46:	6839      	ldr	r1, [r7, #0]
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f000 fb90 	bl	800b56e <USBD_CtlError>
        break;
 800ae4e:	bf00      	nop
      }
      break;
 800ae50:	e0de      	b.n	800b010 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ae58:	2b02      	cmp	r3, #2
 800ae5a:	d002      	beq.n	800ae62 <USBD_StdEPReq+0xf2>
 800ae5c:	2b03      	cmp	r3, #3
 800ae5e:	d015      	beq.n	800ae8c <USBD_StdEPReq+0x11c>
 800ae60:	e026      	b.n	800aeb0 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae62:	7bbb      	ldrb	r3, [r7, #14]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d00c      	beq.n	800ae82 <USBD_StdEPReq+0x112>
 800ae68:	7bbb      	ldrb	r3, [r7, #14]
 800ae6a:	2b80      	cmp	r3, #128	; 0x80
 800ae6c:	d009      	beq.n	800ae82 <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800ae6e:	7bbb      	ldrb	r3, [r7, #14]
 800ae70:	4619      	mov	r1, r3
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f001 f8e2 	bl	800c03c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800ae78:	2180      	movs	r1, #128	; 0x80
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f001 f8de 	bl	800c03c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800ae80:	e01c      	b.n	800aebc <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800ae82:	6839      	ldr	r1, [r7, #0]
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 fb72 	bl	800b56e <USBD_CtlError>
        break;
 800ae8a:	e017      	b.n	800aebc <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	885b      	ldrh	r3, [r3, #2]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d112      	bne.n	800aeba <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800ae94:	7bbb      	ldrb	r3, [r7, #14]
 800ae96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d004      	beq.n	800aea8 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800ae9e:	7bbb      	ldrb	r3, [r7, #14]
 800aea0:	4619      	mov	r1, r3
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f001 f8e9 	bl	800c07a <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f000 fc29 	bl	800b700 <USBD_CtlSendStatus>
        }
        break;
 800aeae:	e004      	b.n	800aeba <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800aeb0:	6839      	ldr	r1, [r7, #0]
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f000 fb5b 	bl	800b56e <USBD_CtlError>
        break;
 800aeb8:	e000      	b.n	800aebc <USBD_StdEPReq+0x14c>
        break;
 800aeba:	bf00      	nop
      }
      break;
 800aebc:	e0a8      	b.n	800b010 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800aec4:	2b02      	cmp	r3, #2
 800aec6:	d002      	beq.n	800aece <USBD_StdEPReq+0x15e>
 800aec8:	2b03      	cmp	r3, #3
 800aeca:	d031      	beq.n	800af30 <USBD_StdEPReq+0x1c0>
 800aecc:	e095      	b.n	800affa <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aece:	7bbb      	ldrb	r3, [r7, #14]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d007      	beq.n	800aee4 <USBD_StdEPReq+0x174>
 800aed4:	7bbb      	ldrb	r3, [r7, #14]
 800aed6:	2b80      	cmp	r3, #128	; 0x80
 800aed8:	d004      	beq.n	800aee4 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800aeda:	6839      	ldr	r1, [r7, #0]
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f000 fb46 	bl	800b56e <USBD_CtlError>
          break;
 800aee2:	e08f      	b.n	800b004 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800aee4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	da0b      	bge.n	800af04 <USBD_StdEPReq+0x194>
 800aeec:	7bbb      	ldrb	r3, [r7, #14]
 800aeee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aef2:	4613      	mov	r3, r2
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	4413      	add	r3, r2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	3310      	adds	r3, #16
 800aefc:	687a      	ldr	r2, [r7, #4]
 800aefe:	4413      	add	r3, r2
 800af00:	3304      	adds	r3, #4
 800af02:	e00a      	b.n	800af1a <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800af04:	7bbb      	ldrb	r3, [r7, #14]
 800af06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800af0a:	4613      	mov	r3, r2
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	4413      	add	r3, r2
 800af10:	009b      	lsls	r3, r3, #2
 800af12:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	4413      	add	r3, r2
 800af1a:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	2200      	movs	r2, #0
 800af20:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	2202      	movs	r2, #2
 800af26:	4619      	mov	r1, r3
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f000 fb8b 	bl	800b644 <USBD_CtlSendData>
          break;
 800af2e:	e069      	b.n	800b004 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800af30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af34:	2b00      	cmp	r3, #0
 800af36:	da11      	bge.n	800af5c <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800af38:	7bbb      	ldrb	r3, [r7, #14]
 800af3a:	f003 020f 	and.w	r2, r3, #15
 800af3e:	6879      	ldr	r1, [r7, #4]
 800af40:	4613      	mov	r3, r2
 800af42:	009b      	lsls	r3, r3, #2
 800af44:	4413      	add	r3, r2
 800af46:	009b      	lsls	r3, r3, #2
 800af48:	440b      	add	r3, r1
 800af4a:	3318      	adds	r3, #24
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d117      	bne.n	800af82 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800af52:	6839      	ldr	r1, [r7, #0]
 800af54:	6878      	ldr	r0, [r7, #4]
 800af56:	f000 fb0a 	bl	800b56e <USBD_CtlError>
            break;
 800af5a:	e053      	b.n	800b004 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800af5c:	7bbb      	ldrb	r3, [r7, #14]
 800af5e:	f003 020f 	and.w	r2, r3, #15
 800af62:	6879      	ldr	r1, [r7, #4]
 800af64:	4613      	mov	r3, r2
 800af66:	009b      	lsls	r3, r3, #2
 800af68:	4413      	add	r3, r2
 800af6a:	009b      	lsls	r3, r3, #2
 800af6c:	440b      	add	r3, r1
 800af6e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d104      	bne.n	800af82 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800af78:	6839      	ldr	r1, [r7, #0]
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f000 faf7 	bl	800b56e <USBD_CtlError>
            break;
 800af80:	e040      	b.n	800b004 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800af82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af86:	2b00      	cmp	r3, #0
 800af88:	da0b      	bge.n	800afa2 <USBD_StdEPReq+0x232>
 800af8a:	7bbb      	ldrb	r3, [r7, #14]
 800af8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af90:	4613      	mov	r3, r2
 800af92:	009b      	lsls	r3, r3, #2
 800af94:	4413      	add	r3, r2
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	3310      	adds	r3, #16
 800af9a:	687a      	ldr	r2, [r7, #4]
 800af9c:	4413      	add	r3, r2
 800af9e:	3304      	adds	r3, #4
 800afa0:	e00a      	b.n	800afb8 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800afa2:	7bbb      	ldrb	r3, [r7, #14]
 800afa4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800afa8:	4613      	mov	r3, r2
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	4413      	add	r3, r2
 800afae:	009b      	lsls	r3, r3, #2
 800afb0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800afb4:	687a      	ldr	r2, [r7, #4]
 800afb6:	4413      	add	r3, r2
 800afb8:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800afba:	7bbb      	ldrb	r3, [r7, #14]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d002      	beq.n	800afc6 <USBD_StdEPReq+0x256>
 800afc0:	7bbb      	ldrb	r3, [r7, #14]
 800afc2:	2b80      	cmp	r3, #128	; 0x80
 800afc4:	d103      	bne.n	800afce <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	2200      	movs	r2, #0
 800afca:	601a      	str	r2, [r3, #0]
 800afcc:	e00e      	b.n	800afec <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800afce:	7bbb      	ldrb	r3, [r7, #14]
 800afd0:	4619      	mov	r1, r3
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f001 f870 	bl	800c0b8 <USBD_LL_IsStallEP>
 800afd8:	4603      	mov	r3, r0
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d003      	beq.n	800afe6 <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	2201      	movs	r2, #1
 800afe2:	601a      	str	r2, [r3, #0]
 800afe4:	e002      	b.n	800afec <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800afe6:	68bb      	ldr	r3, [r7, #8]
 800afe8:	2200      	movs	r2, #0
 800afea:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	2202      	movs	r2, #2
 800aff0:	4619      	mov	r1, r3
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 fb26 	bl	800b644 <USBD_CtlSendData>
          break;
 800aff8:	e004      	b.n	800b004 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800affa:	6839      	ldr	r1, [r7, #0]
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	f000 fab6 	bl	800b56e <USBD_CtlError>
        break;
 800b002:	bf00      	nop
      }
      break;
 800b004:	e004      	b.n	800b010 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800b006:	6839      	ldr	r1, [r7, #0]
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f000 fab0 	bl	800b56e <USBD_CtlError>
      break;
 800b00e:	bf00      	nop
    }
    break;
 800b010:	e004      	b.n	800b01c <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800b012:	6839      	ldr	r1, [r7, #0]
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f000 faaa 	bl	800b56e <USBD_CtlError>
    break;
 800b01a:	bf00      	nop
  }

  return ret;
 800b01c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3710      	adds	r7, #16
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
	...

0800b028 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	885b      	ldrh	r3, [r3, #2]
 800b036:	0a1b      	lsrs	r3, r3, #8
 800b038:	b29b      	uxth	r3, r3
 800b03a:	3b01      	subs	r3, #1
 800b03c:	2b06      	cmp	r3, #6
 800b03e:	f200 80c9 	bhi.w	800b1d4 <USBD_GetDescriptor+0x1ac>
 800b042:	a201      	add	r2, pc, #4	; (adr r2, 800b048 <USBD_GetDescriptor+0x20>)
 800b044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b048:	0800b065 	.word	0x0800b065
 800b04c:	0800b07d 	.word	0x0800b07d
 800b050:	0800b0bd 	.word	0x0800b0bd
 800b054:	0800b1d5 	.word	0x0800b1d5
 800b058:	0800b1d5 	.word	0x0800b1d5
 800b05c:	0800b181 	.word	0x0800b181
 800b060:	0800b1a7 	.word	0x0800b1a7
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	7c12      	ldrb	r2, [r2, #16]
 800b070:	f107 010a 	add.w	r1, r7, #10
 800b074:	4610      	mov	r0, r2
 800b076:	4798      	blx	r3
 800b078:	60f8      	str	r0, [r7, #12]
    break;
 800b07a:	e0b0      	b.n	800b1de <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	7c1b      	ldrb	r3, [r3, #16]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d10d      	bne.n	800b0a0 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800b08a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b08c:	f107 020a 	add.w	r2, r7, #10
 800b090:	4610      	mov	r0, r2
 800b092:	4798      	blx	r3
 800b094:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	3301      	adds	r3, #1
 800b09a:	2202      	movs	r2, #2
 800b09c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800b09e:	e09e      	b.n	800b1de <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800b0a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0a8:	f107 020a 	add.w	r2, r7, #10
 800b0ac:	4610      	mov	r0, r2
 800b0ae:	4798      	blx	r3
 800b0b0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	3301      	adds	r3, #1
 800b0b6:	2202      	movs	r2, #2
 800b0b8:	701a      	strb	r2, [r3, #0]
    break;
 800b0ba:	e090      	b.n	800b1de <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	885b      	ldrh	r3, [r3, #2]
 800b0c0:	b2db      	uxtb	r3, r3
 800b0c2:	2b05      	cmp	r3, #5
 800b0c4:	d856      	bhi.n	800b174 <USBD_GetDescriptor+0x14c>
 800b0c6:	a201      	add	r2, pc, #4	; (adr r2, 800b0cc <USBD_GetDescriptor+0xa4>)
 800b0c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0cc:	0800b0e5 	.word	0x0800b0e5
 800b0d0:	0800b0fd 	.word	0x0800b0fd
 800b0d4:	0800b115 	.word	0x0800b115
 800b0d8:	0800b12d 	.word	0x0800b12d
 800b0dc:	0800b145 	.word	0x0800b145
 800b0e0:	0800b15d 	.word	0x0800b15d
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	7c12      	ldrb	r2, [r2, #16]
 800b0f0:	f107 010a 	add.w	r1, r7, #10
 800b0f4:	4610      	mov	r0, r2
 800b0f6:	4798      	blx	r3
 800b0f8:	60f8      	str	r0, [r7, #12]
      break;
 800b0fa:	e040      	b.n	800b17e <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800b102:	689b      	ldr	r3, [r3, #8]
 800b104:	687a      	ldr	r2, [r7, #4]
 800b106:	7c12      	ldrb	r2, [r2, #16]
 800b108:	f107 010a 	add.w	r1, r7, #10
 800b10c:	4610      	mov	r0, r2
 800b10e:	4798      	blx	r3
 800b110:	60f8      	str	r0, [r7, #12]
      break;
 800b112:	e034      	b.n	800b17e <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800b11a:	68db      	ldr	r3, [r3, #12]
 800b11c:	687a      	ldr	r2, [r7, #4]
 800b11e:	7c12      	ldrb	r2, [r2, #16]
 800b120:	f107 010a 	add.w	r1, r7, #10
 800b124:	4610      	mov	r0, r2
 800b126:	4798      	blx	r3
 800b128:	60f8      	str	r0, [r7, #12]
      break;
 800b12a:	e028      	b.n	800b17e <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800b132:	691b      	ldr	r3, [r3, #16]
 800b134:	687a      	ldr	r2, [r7, #4]
 800b136:	7c12      	ldrb	r2, [r2, #16]
 800b138:	f107 010a 	add.w	r1, r7, #10
 800b13c:	4610      	mov	r0, r2
 800b13e:	4798      	blx	r3
 800b140:	60f8      	str	r0, [r7, #12]
      break;
 800b142:	e01c      	b.n	800b17e <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800b14a:	695b      	ldr	r3, [r3, #20]
 800b14c:	687a      	ldr	r2, [r7, #4]
 800b14e:	7c12      	ldrb	r2, [r2, #16]
 800b150:	f107 010a 	add.w	r1, r7, #10
 800b154:	4610      	mov	r0, r2
 800b156:	4798      	blx	r3
 800b158:	60f8      	str	r0, [r7, #12]
      break;
 800b15a:	e010      	b.n	800b17e <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800b162:	699b      	ldr	r3, [r3, #24]
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	7c12      	ldrb	r2, [r2, #16]
 800b168:	f107 010a 	add.w	r1, r7, #10
 800b16c:	4610      	mov	r0, r2
 800b16e:	4798      	blx	r3
 800b170:	60f8      	str	r0, [r7, #12]
      break;
 800b172:	e004      	b.n	800b17e <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800b174:	6839      	ldr	r1, [r7, #0]
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 f9f9 	bl	800b56e <USBD_CtlError>
      return;
 800b17c:	e04b      	b.n	800b216 <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800b17e:	e02e      	b.n	800b1de <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	7c1b      	ldrb	r3, [r3, #16]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d109      	bne.n	800b19c <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800b18e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b190:	f107 020a 	add.w	r2, r7, #10
 800b194:	4610      	mov	r0, r2
 800b196:	4798      	blx	r3
 800b198:	60f8      	str	r0, [r7, #12]
      break;
 800b19a:	e020      	b.n	800b1de <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800b19c:	6839      	ldr	r1, [r7, #0]
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 f9e5 	bl	800b56e <USBD_CtlError>
      return;
 800b1a4:	e037      	b.n	800b216 <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	7c1b      	ldrb	r3, [r3, #16]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d10d      	bne.n	800b1ca <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800b1b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1b6:	f107 020a 	add.w	r2, r7, #10
 800b1ba:	4610      	mov	r0, r2
 800b1bc:	4798      	blx	r3
 800b1be:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	3301      	adds	r3, #1
 800b1c4:	2207      	movs	r2, #7
 800b1c6:	701a      	strb	r2, [r3, #0]
      break;
 800b1c8:	e009      	b.n	800b1de <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800b1ca:	6839      	ldr	r1, [r7, #0]
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 f9ce 	bl	800b56e <USBD_CtlError>
      return;
 800b1d2:	e020      	b.n	800b216 <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800b1d4:	6839      	ldr	r1, [r7, #0]
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 f9c9 	bl	800b56e <USBD_CtlError>
    return;
 800b1dc:	e01b      	b.n	800b216 <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800b1de:	897b      	ldrh	r3, [r7, #10]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d011      	beq.n	800b208 <USBD_GetDescriptor+0x1e0>
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	88db      	ldrh	r3, [r3, #6]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d00d      	beq.n	800b208 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	88da      	ldrh	r2, [r3, #6]
 800b1f0:	897b      	ldrh	r3, [r7, #10]
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	bf28      	it	cs
 800b1f6:	4613      	movcs	r3, r2
 800b1f8:	b29b      	uxth	r3, r3
 800b1fa:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800b1fc:	897b      	ldrh	r3, [r7, #10]
 800b1fe:	461a      	mov	r2, r3
 800b200:	68f9      	ldr	r1, [r7, #12]
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 fa1e 	bl	800b644 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	88db      	ldrh	r3, [r3, #6]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d102      	bne.n	800b216 <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 fa75 	bl	800b700 <USBD_CtlSendStatus>
  }
}
 800b216:	3710      	adds	r7, #16
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}

0800b21c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b084      	sub	sp, #16
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
 800b224:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	889b      	ldrh	r3, [r3, #4]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d130      	bne.n	800b290 <USBD_SetAddress+0x74>
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	88db      	ldrh	r3, [r3, #6]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d12c      	bne.n	800b290 <USBD_SetAddress+0x74>
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	885b      	ldrh	r3, [r3, #2]
 800b23a:	2b7f      	cmp	r3, #127	; 0x7f
 800b23c:	d828      	bhi.n	800b290 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	885b      	ldrh	r3, [r3, #2]
 800b242:	b2db      	uxtb	r3, r3
 800b244:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b248:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800b250:	2b03      	cmp	r3, #3
 800b252:	d104      	bne.n	800b25e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800b254:	6839      	ldr	r1, [r7, #0]
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f000 f989 	bl	800b56e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b25c:	e01c      	b.n	800b298 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	7bfa      	ldrb	r2, [r7, #15]
 800b262:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b266:	7bfb      	ldrb	r3, [r7, #15]
 800b268:	4619      	mov	r1, r3
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f000 ff50 	bl	800c110 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f000 fa45 	bl	800b700 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b276:	7bfb      	ldrb	r3, [r7, #15]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d004      	beq.n	800b286 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2202      	movs	r2, #2
 800b280:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b284:	e008      	b.n	800b298 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2201      	movs	r2, #1
 800b28a:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b28e:	e003      	b.n	800b298 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b290:	6839      	ldr	r1, [r7, #0]
 800b292:	6878      	ldr	r0, [r7, #4]
 800b294:	f000 f96b 	bl	800b56e <USBD_CtlError>
  }
}
 800b298:	bf00      	nop
 800b29a:	3710      	adds	r7, #16
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b082      	sub	sp, #8
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	885b      	ldrh	r3, [r3, #2]
 800b2ae:	b2da      	uxtb	r2, r3
 800b2b0:	4b41      	ldr	r3, [pc, #260]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b2b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b2b4:	4b40      	ldr	r3, [pc, #256]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	2b01      	cmp	r3, #1
 800b2ba:	d904      	bls.n	800b2c6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b2bc:	6839      	ldr	r1, [r7, #0]
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f000 f955 	bl	800b56e <USBD_CtlError>
 800b2c4:	e075      	b.n	800b3b2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800b2cc:	2b02      	cmp	r3, #2
 800b2ce:	d002      	beq.n	800b2d6 <USBD_SetConfig+0x36>
 800b2d0:	2b03      	cmp	r3, #3
 800b2d2:	d023      	beq.n	800b31c <USBD_SetConfig+0x7c>
 800b2d4:	e062      	b.n	800b39c <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800b2d6:	4b38      	ldr	r3, [pc, #224]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d01a      	beq.n	800b314 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800b2de:	4b36      	ldr	r3, [pc, #216]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b2e0:	781b      	ldrb	r3, [r3, #0]
 800b2e2:	461a      	mov	r2, r3
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2203      	movs	r2, #3
 800b2ec:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b2f0:	4b31      	ldr	r3, [pc, #196]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f7ff fa2a 	bl	800a750 <USBD_SetClassConfig>
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	2b02      	cmp	r3, #2
 800b300:	d104      	bne.n	800b30c <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800b302:	6839      	ldr	r1, [r7, #0]
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 f932 	bl	800b56e <USBD_CtlError>
          return;
 800b30a:	e052      	b.n	800b3b2 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f000 f9f7 	bl	800b700 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800b312:	e04e      	b.n	800b3b2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800b314:	6878      	ldr	r0, [r7, #4]
 800b316:	f000 f9f3 	bl	800b700 <USBD_CtlSendStatus>
      break;
 800b31a:	e04a      	b.n	800b3b2 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b31c:	4b26      	ldr	r3, [pc, #152]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b31e:	781b      	ldrb	r3, [r3, #0]
 800b320:	2b00      	cmp	r3, #0
 800b322:	d112      	bne.n	800b34a <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2202      	movs	r2, #2
 800b328:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800b32c:	4b22      	ldr	r3, [pc, #136]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b32e:	781b      	ldrb	r3, [r3, #0]
 800b330:	461a      	mov	r2, r3
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800b336:	4b20      	ldr	r3, [pc, #128]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b338:	781b      	ldrb	r3, [r3, #0]
 800b33a:	4619      	mov	r1, r3
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f7ff fa26 	bl	800a78e <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f000 f9dc 	bl	800b700 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800b348:	e033      	b.n	800b3b2 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800b34a:	4b1b      	ldr	r3, [pc, #108]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	461a      	mov	r2, r3
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	685b      	ldr	r3, [r3, #4]
 800b354:	429a      	cmp	r2, r3
 800b356:	d01d      	beq.n	800b394 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	685b      	ldr	r3, [r3, #4]
 800b35c:	b2db      	uxtb	r3, r3
 800b35e:	4619      	mov	r1, r3
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f7ff fa14 	bl	800a78e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b366:	4b14      	ldr	r3, [pc, #80]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	461a      	mov	r2, r3
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b370:	4b11      	ldr	r3, [pc, #68]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b372:	781b      	ldrb	r3, [r3, #0]
 800b374:	4619      	mov	r1, r3
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f7ff f9ea 	bl	800a750 <USBD_SetClassConfig>
 800b37c:	4603      	mov	r3, r0
 800b37e:	2b02      	cmp	r3, #2
 800b380:	d104      	bne.n	800b38c <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800b382:	6839      	ldr	r1, [r7, #0]
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	f000 f8f2 	bl	800b56e <USBD_CtlError>
          return;
 800b38a:	e012      	b.n	800b3b2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800b38c:	6878      	ldr	r0, [r7, #4]
 800b38e:	f000 f9b7 	bl	800b700 <USBD_CtlSendStatus>
      break;
 800b392:	e00e      	b.n	800b3b2 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f000 f9b3 	bl	800b700 <USBD_CtlSendStatus>
      break;
 800b39a:	e00a      	b.n	800b3b2 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800b39c:	6839      	ldr	r1, [r7, #0]
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f000 f8e5 	bl	800b56e <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800b3a4:	4b04      	ldr	r3, [pc, #16]	; (800b3b8 <USBD_SetConfig+0x118>)
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	4619      	mov	r1, r3
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f7ff f9ef 	bl	800a78e <USBD_ClrClassConfig>
      break;
 800b3b0:	bf00      	nop
    }
  }
}
 800b3b2:	3708      	adds	r7, #8
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}
 800b3b8:	2000056c 	.word	0x2000056c

0800b3bc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b082      	sub	sp, #8
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	88db      	ldrh	r3, [r3, #6]
 800b3ca:	2b01      	cmp	r3, #1
 800b3cc:	d004      	beq.n	800b3d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800b3ce:	6839      	ldr	r1, [r7, #0]
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f000 f8cc 	bl	800b56e <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800b3d6:	e021      	b.n	800b41c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800b3de:	2b01      	cmp	r3, #1
 800b3e0:	db17      	blt.n	800b412 <USBD_GetConfig+0x56>
 800b3e2:	2b02      	cmp	r3, #2
 800b3e4:	dd02      	ble.n	800b3ec <USBD_GetConfig+0x30>
 800b3e6:	2b03      	cmp	r3, #3
 800b3e8:	d00b      	beq.n	800b402 <USBD_GetConfig+0x46>
 800b3ea:	e012      	b.n	800b412 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	3308      	adds	r3, #8
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 f922 	bl	800b644 <USBD_CtlSendData>
      break;
 800b400:	e00c      	b.n	800b41c <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	3304      	adds	r3, #4
 800b406:	2201      	movs	r2, #1
 800b408:	4619      	mov	r1, r3
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f000 f91a 	bl	800b644 <USBD_CtlSendData>
      break;
 800b410:	e004      	b.n	800b41c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800b412:	6839      	ldr	r1, [r7, #0]
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f000 f8aa 	bl	800b56e <USBD_CtlError>
      break;
 800b41a:	bf00      	nop
}
 800b41c:	bf00      	nop
 800b41e:	3708      	adds	r7, #8
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b082      	sub	sp, #8
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800b434:	3b01      	subs	r3, #1
 800b436:	2b02      	cmp	r3, #2
 800b438:	d81e      	bhi.n	800b478 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	88db      	ldrh	r3, [r3, #6]
 800b43e:	2b02      	cmp	r3, #2
 800b440:	d004      	beq.n	800b44c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800b442:	6839      	ldr	r1, [r7, #0]
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f000 f892 	bl	800b56e <USBD_CtlError>
      break;
 800b44a:	e01a      	b.n	800b482 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2201      	movs	r2, #1
 800b450:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d005      	beq.n	800b468 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	68db      	ldr	r3, [r3, #12]
 800b460:	f043 0202 	orr.w	r2, r3, #2
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	330c      	adds	r3, #12
 800b46c:	2202      	movs	r2, #2
 800b46e:	4619      	mov	r1, r3
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f000 f8e7 	bl	800b644 <USBD_CtlSendData>
    break;
 800b476:	e004      	b.n	800b482 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800b478:	6839      	ldr	r1, [r7, #0]
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 f877 	bl	800b56e <USBD_CtlError>
    break;
 800b480:	bf00      	nop
  }
}
 800b482:	bf00      	nop
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}

0800b48a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800b48a:	b580      	push	{r7, lr}
 800b48c:	b082      	sub	sp, #8
 800b48e:	af00      	add	r7, sp, #0
 800b490:	6078      	str	r0, [r7, #4]
 800b492:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	885b      	ldrh	r3, [r3, #2]
 800b498:	2b01      	cmp	r3, #1
 800b49a:	d106      	bne.n	800b4aa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2201      	movs	r2, #1
 800b4a0:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f000 f92b 	bl	800b700 <USBD_CtlSendStatus>
  }

}
 800b4aa:	bf00      	nop
 800b4ac:	3708      	adds	r7, #8
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}

0800b4b2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800b4b2:	b580      	push	{r7, lr}
 800b4b4:	b082      	sub	sp, #8
 800b4b6:	af00      	add	r7, sp, #0
 800b4b8:	6078      	str	r0, [r7, #4]
 800b4ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800b4c2:	3b01      	subs	r3, #1
 800b4c4:	2b02      	cmp	r3, #2
 800b4c6:	d80b      	bhi.n	800b4e0 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	885b      	ldrh	r3, [r3, #2]
 800b4cc:	2b01      	cmp	r3, #1
 800b4ce:	d10c      	bne.n	800b4ea <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f000 f911 	bl	800b700 <USBD_CtlSendStatus>
    }
    break;
 800b4de:	e004      	b.n	800b4ea <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800b4e0:	6839      	ldr	r1, [r7, #0]
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f000 f843 	bl	800b56e <USBD_CtlError>
    break;
 800b4e8:	e000      	b.n	800b4ec <USBD_ClrFeature+0x3a>
    break;
 800b4ea:	bf00      	nop
  }
}
 800b4ec:	bf00      	nop
 800b4ee:	3708      	adds	r7, #8
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}

0800b4f4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	781a      	ldrb	r2, [r3, #0]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	785a      	ldrb	r2, [r3, #1]
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	3302      	adds	r3, #2
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	b29a      	uxth	r2, r3
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	3303      	adds	r3, #3
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	b29b      	uxth	r3, r3
 800b51e:	021b      	lsls	r3, r3, #8
 800b520:	b29b      	uxth	r3, r3
 800b522:	4413      	add	r3, r2
 800b524:	b29a      	uxth	r2, r3
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	3304      	adds	r3, #4
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	b29a      	uxth	r2, r3
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	3305      	adds	r3, #5
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	b29b      	uxth	r3, r3
 800b53a:	021b      	lsls	r3, r3, #8
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	4413      	add	r3, r2
 800b540:	b29a      	uxth	r2, r3
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	3306      	adds	r3, #6
 800b54a:	781b      	ldrb	r3, [r3, #0]
 800b54c:	b29a      	uxth	r2, r3
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	3307      	adds	r3, #7
 800b552:	781b      	ldrb	r3, [r3, #0]
 800b554:	b29b      	uxth	r3, r3
 800b556:	021b      	lsls	r3, r3, #8
 800b558:	b29b      	uxth	r3, r3
 800b55a:	4413      	add	r3, r2
 800b55c:	b29a      	uxth	r2, r3
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	80da      	strh	r2, [r3, #6]

}
 800b562:	bf00      	nop
 800b564:	370c      	adds	r7, #12
 800b566:	46bd      	mov	sp, r7
 800b568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56c:	4770      	bx	lr

0800b56e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800b56e:	b580      	push	{r7, lr}
 800b570:	b082      	sub	sp, #8
 800b572:	af00      	add	r7, sp, #0
 800b574:	6078      	str	r0, [r7, #4]
 800b576:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800b578:	2180      	movs	r1, #128	; 0x80
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f000 fd5e 	bl	800c03c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800b580:	2100      	movs	r1, #0
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 fd5a 	bl	800c03c <USBD_LL_StallEP>
}
 800b588:	bf00      	nop
 800b58a:	3708      	adds	r7, #8
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b086      	sub	sp, #24
 800b594:	af00      	add	r7, sp, #0
 800b596:	60f8      	str	r0, [r7, #12]
 800b598:	60b9      	str	r1, [r7, #8]
 800b59a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b59c:	2300      	movs	r3, #0
 800b59e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d032      	beq.n	800b60c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b5a6:	68f8      	ldr	r0, [r7, #12]
 800b5a8:	f000 f834 	bl	800b614 <USBD_GetLen>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	b29b      	uxth	r3, r3
 800b5b2:	005b      	lsls	r3, r3, #1
 800b5b4:	b29a      	uxth	r2, r3
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b5ba:	7dfb      	ldrb	r3, [r7, #23]
 800b5bc:	1c5a      	adds	r2, r3, #1
 800b5be:	75fa      	strb	r2, [r7, #23]
 800b5c0:	461a      	mov	r2, r3
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	4413      	add	r3, r2
 800b5c6:	687a      	ldr	r2, [r7, #4]
 800b5c8:	7812      	ldrb	r2, [r2, #0]
 800b5ca:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b5cc:	7dfb      	ldrb	r3, [r7, #23]
 800b5ce:	1c5a      	adds	r2, r3, #1
 800b5d0:	75fa      	strb	r2, [r7, #23]
 800b5d2:	461a      	mov	r2, r3
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	4413      	add	r3, r2
 800b5d8:	2203      	movs	r2, #3
 800b5da:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b5dc:	e012      	b.n	800b604 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	1c5a      	adds	r2, r3, #1
 800b5e2:	60fa      	str	r2, [r7, #12]
 800b5e4:	7dfa      	ldrb	r2, [r7, #23]
 800b5e6:	1c51      	adds	r1, r2, #1
 800b5e8:	75f9      	strb	r1, [r7, #23]
 800b5ea:	4611      	mov	r1, r2
 800b5ec:	68ba      	ldr	r2, [r7, #8]
 800b5ee:	440a      	add	r2, r1
 800b5f0:	781b      	ldrb	r3, [r3, #0]
 800b5f2:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b5f4:	7dfb      	ldrb	r3, [r7, #23]
 800b5f6:	1c5a      	adds	r2, r3, #1
 800b5f8:	75fa      	strb	r2, [r7, #23]
 800b5fa:	461a      	mov	r2, r3
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	4413      	add	r3, r2
 800b600:	2200      	movs	r2, #0
 800b602:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d1e8      	bne.n	800b5de <USBD_GetString+0x4e>
    }
  }
}
 800b60c:	bf00      	nop
 800b60e:	3718      	adds	r7, #24
 800b610:	46bd      	mov	sp, r7
 800b612:	bd80      	pop	{r7, pc}

0800b614 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b614:	b480      	push	{r7}
 800b616:	b085      	sub	sp, #20
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800b61c:	2300      	movs	r3, #0
 800b61e:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800b620:	e005      	b.n	800b62e <USBD_GetLen+0x1a>
    {
        len++;
 800b622:	7bfb      	ldrb	r3, [r7, #15]
 800b624:	3301      	adds	r3, #1
 800b626:	73fb      	strb	r3, [r7, #15]
        buf++;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	3301      	adds	r3, #1
 800b62c:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	781b      	ldrb	r3, [r3, #0]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d1f5      	bne.n	800b622 <USBD_GetLen+0xe>
    }

    return len;
 800b636:	7bfb      	ldrb	r3, [r7, #15]
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3714      	adds	r7, #20
 800b63c:	46bd      	mov	sp, r7
 800b63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b642:	4770      	bx	lr

0800b644 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b084      	sub	sp, #16
 800b648:	af00      	add	r7, sp, #0
 800b64a:	60f8      	str	r0, [r7, #12]
 800b64c:	60b9      	str	r1, [r7, #8]
 800b64e:	4613      	mov	r3, r2
 800b650:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	2202      	movs	r2, #2
 800b656:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800b65a:	88fa      	ldrh	r2, [r7, #6]
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b660:	88fa      	ldrh	r2, [r7, #6]
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800b666:	88fb      	ldrh	r3, [r7, #6]
 800b668:	68ba      	ldr	r2, [r7, #8]
 800b66a:	2100      	movs	r1, #0
 800b66c:	68f8      	ldr	r0, [r7, #12]
 800b66e:	f000 fd6e 	bl	800c14e <USBD_LL_Transmit>

  return USBD_OK;
 800b672:	2300      	movs	r3, #0
}
 800b674:	4618      	mov	r0, r3
 800b676:	3710      	adds	r7, #16
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}

0800b67c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	60f8      	str	r0, [r7, #12]
 800b684:	60b9      	str	r1, [r7, #8]
 800b686:	4613      	mov	r3, r2
 800b688:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800b68a:	88fb      	ldrh	r3, [r7, #6]
 800b68c:	68ba      	ldr	r2, [r7, #8]
 800b68e:	2100      	movs	r1, #0
 800b690:	68f8      	ldr	r0, [r7, #12]
 800b692:	f000 fd5c 	bl	800c14e <USBD_LL_Transmit>

  return USBD_OK;
 800b696:	2300      	movs	r3, #0
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3710      	adds	r7, #16
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b084      	sub	sp, #16
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	60f8      	str	r0, [r7, #12]
 800b6a8:	60b9      	str	r1, [r7, #8]
 800b6aa:	4613      	mov	r3, r2
 800b6ac:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2203      	movs	r2, #3
 800b6b2:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800b6b6:	88fa      	ldrh	r2, [r7, #6]
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800b6be:	88fa      	ldrh	r2, [r7, #6]
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800b6c6:	88fb      	ldrh	r3, [r7, #6]
 800b6c8:	68ba      	ldr	r2, [r7, #8]
 800b6ca:	2100      	movs	r1, #0
 800b6cc:	68f8      	ldr	r0, [r7, #12]
 800b6ce:	f000 fd61 	bl	800c194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6d2:	2300      	movs	r3, #0
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	4613      	mov	r3, r2
 800b6e8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6ea:	88fb      	ldrh	r3, [r7, #6]
 800b6ec:	68ba      	ldr	r2, [r7, #8]
 800b6ee:	2100      	movs	r1, #0
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	f000 fd4f 	bl	800c194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6f6:	2300      	movs	r3, #0
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3710      	adds	r7, #16
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2204      	movs	r2, #4
 800b70c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b710:	2300      	movs	r3, #0
 800b712:	2200      	movs	r2, #0
 800b714:	2100      	movs	r1, #0
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f000 fd19 	bl	800c14e <USBD_LL_Transmit>

  return USBD_OK;
 800b71c:	2300      	movs	r3, #0
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3708      	adds	r7, #8
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}

0800b726 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800b726:	b580      	push	{r7, lr}
 800b728:	b082      	sub	sp, #8
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2205      	movs	r2, #5
 800b732:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800b736:	2300      	movs	r3, #0
 800b738:	2200      	movs	r2, #0
 800b73a:	2100      	movs	r1, #0
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 fd29 	bl	800c194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	3708      	adds	r7, #8
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}

0800b74c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b087      	sub	sp, #28
 800b750:	af00      	add	r7, sp, #0
 800b752:	60f8      	str	r0, [r7, #12]
 800b754:	60b9      	str	r1, [r7, #8]
 800b756:	4613      	mov	r3, r2
 800b758:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b75a:	2301      	movs	r3, #1
 800b75c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b75e:	2300      	movs	r3, #0
 800b760:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b762:	4b1f      	ldr	r3, [pc, #124]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b764:	7a5b      	ldrb	r3, [r3, #9]
 800b766:	b2db      	uxtb	r3, r3
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d131      	bne.n	800b7d0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b76c:	4b1c      	ldr	r3, [pc, #112]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b76e:	7a5b      	ldrb	r3, [r3, #9]
 800b770:	b2db      	uxtb	r3, r3
 800b772:	461a      	mov	r2, r3
 800b774:	4b1a      	ldr	r3, [pc, #104]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b776:	2100      	movs	r1, #0
 800b778:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b77a:	4b19      	ldr	r3, [pc, #100]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b77c:	7a5b      	ldrb	r3, [r3, #9]
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	4a17      	ldr	r2, [pc, #92]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	4413      	add	r3, r2
 800b786:	68fa      	ldr	r2, [r7, #12]
 800b788:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b78a:	4b15      	ldr	r3, [pc, #84]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b78c:	7a5b      	ldrb	r3, [r3, #9]
 800b78e:	b2db      	uxtb	r3, r3
 800b790:	461a      	mov	r2, r3
 800b792:	4b13      	ldr	r3, [pc, #76]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b794:	4413      	add	r3, r2
 800b796:	79fa      	ldrb	r2, [r7, #7]
 800b798:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b79a:	4b11      	ldr	r3, [pc, #68]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b79c:	7a5b      	ldrb	r3, [r3, #9]
 800b79e:	b2db      	uxtb	r3, r3
 800b7a0:	1c5a      	adds	r2, r3, #1
 800b7a2:	b2d1      	uxtb	r1, r2
 800b7a4:	4a0e      	ldr	r2, [pc, #56]	; (800b7e0 <FATFS_LinkDriverEx+0x94>)
 800b7a6:	7251      	strb	r1, [r2, #9]
 800b7a8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b7aa:	7dbb      	ldrb	r3, [r7, #22]
 800b7ac:	3330      	adds	r3, #48	; 0x30
 800b7ae:	b2da      	uxtb	r2, r3
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	3301      	adds	r3, #1
 800b7b8:	223a      	movs	r2, #58	; 0x3a
 800b7ba:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	3302      	adds	r3, #2
 800b7c0:	222f      	movs	r2, #47	; 0x2f
 800b7c2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	3303      	adds	r3, #3
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b7d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	371c      	adds	r7, #28
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop
 800b7e0:	20000570 	.word	0x20000570

0800b7e4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b082      	sub	sp, #8
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	6839      	ldr	r1, [r7, #0]
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f7ff ffaa 	bl	800b74c <FATFS_LinkDriverEx>
 800b7f8:	4603      	mov	r3, r0
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	3708      	adds	r7, #8
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}
	...

0800b804 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b808:	2200      	movs	r2, #0
 800b80a:	4912      	ldr	r1, [pc, #72]	; (800b854 <MX_USB_DEVICE_Init+0x50>)
 800b80c:	4812      	ldr	r0, [pc, #72]	; (800b858 <MX_USB_DEVICE_Init+0x54>)
 800b80e:	f7fe ff43 	bl	800a698 <USBD_Init>
 800b812:	4603      	mov	r3, r0
 800b814:	2b00      	cmp	r3, #0
 800b816:	d001      	beq.n	800b81c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b818:	f7f6 f844 	bl	80018a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b81c:	490f      	ldr	r1, [pc, #60]	; (800b85c <MX_USB_DEVICE_Init+0x58>)
 800b81e:	480e      	ldr	r0, [pc, #56]	; (800b858 <MX_USB_DEVICE_Init+0x54>)
 800b820:	f7fe ff65 	bl	800a6ee <USBD_RegisterClass>
 800b824:	4603      	mov	r3, r0
 800b826:	2b00      	cmp	r3, #0
 800b828:	d001      	beq.n	800b82e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b82a:	f7f6 f83b 	bl	80018a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b82e:	490c      	ldr	r1, [pc, #48]	; (800b860 <MX_USB_DEVICE_Init+0x5c>)
 800b830:	4809      	ldr	r0, [pc, #36]	; (800b858 <MX_USB_DEVICE_Init+0x54>)
 800b832:	f7fe fe93 	bl	800a55c <USBD_CDC_RegisterInterface>
 800b836:	4603      	mov	r3, r0
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d001      	beq.n	800b840 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b83c:	f7f6 f832 	bl	80018a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b840:	4805      	ldr	r0, [pc, #20]	; (800b858 <MX_USB_DEVICE_Init+0x54>)
 800b842:	f7fe ff6e 	bl	800a722 <USBD_Start>
 800b846:	4603      	mov	r3, r0
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d001      	beq.n	800b850 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b84c:	f7f6 f82a 	bl	80018a4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b850:	bf00      	nop
 800b852:	bd80      	pop	{r7, pc}
 800b854:	2000012c 	.word	0x2000012c
 800b858:	20000dc4 	.word	0x20000dc4
 800b85c:	20000018 	.word	0x20000018
 800b860:	2000011c 	.word	0x2000011c

0800b864 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b868:	2200      	movs	r2, #0
 800b86a:	4905      	ldr	r1, [pc, #20]	; (800b880 <CDC_Init_FS+0x1c>)
 800b86c:	4805      	ldr	r0, [pc, #20]	; (800b884 <CDC_Init_FS+0x20>)
 800b86e:	f7fe fe8c 	bl	800a58a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b872:	4905      	ldr	r1, [pc, #20]	; (800b888 <CDC_Init_FS+0x24>)
 800b874:	4803      	ldr	r0, [pc, #12]	; (800b884 <CDC_Init_FS+0x20>)
 800b876:	f7fe fea2 	bl	800a5be <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b87a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	bd80      	pop	{r7, pc}
 800b880:	20001860 	.word	0x20001860
 800b884:	20000dc4 	.word	0x20000dc4
 800b888:	20001060 	.word	0x20001060

0800b88c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b88c:	b480      	push	{r7}
 800b88e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b890:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b892:	4618      	mov	r0, r3
 800b894:	46bd      	mov	sp, r7
 800b896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89a:	4770      	bx	lr

0800b89c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b89c:	b480      	push	{r7}
 800b89e:	b085      	sub	sp, #20
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	6039      	str	r1, [r7, #0]
 800b8a6:	71fb      	strb	r3, [r7, #7]
 800b8a8:	4613      	mov	r3, r2
 800b8aa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint8_t tempbuf[7] = {0,0,0,0,0,0,0};
 800b8ac:	f107 0308 	add.w	r3, r7, #8
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	601a      	str	r2, [r3, #0]
 800b8b4:	f8c3 2003 	str.w	r2, [r3, #3]
  switch(cmd)
 800b8b8:	79fb      	ldrb	r3, [r7, #7]
 800b8ba:	2b23      	cmp	r3, #35	; 0x23
 800b8bc:	d87c      	bhi.n	800b9b8 <CDC_Control_FS+0x11c>
 800b8be:	a201      	add	r2, pc, #4	; (adr r2, 800b8c4 <CDC_Control_FS+0x28>)
 800b8c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c4:	0800b9b9 	.word	0x0800b9b9
 800b8c8:	0800b9b9 	.word	0x0800b9b9
 800b8cc:	0800b9b9 	.word	0x0800b9b9
 800b8d0:	0800b9b9 	.word	0x0800b9b9
 800b8d4:	0800b9b9 	.word	0x0800b9b9
 800b8d8:	0800b9b9 	.word	0x0800b9b9
 800b8dc:	0800b9b9 	.word	0x0800b9b9
 800b8e0:	0800b9b9 	.word	0x0800b9b9
 800b8e4:	0800b9b9 	.word	0x0800b9b9
 800b8e8:	0800b9b9 	.word	0x0800b9b9
 800b8ec:	0800b9b9 	.word	0x0800b9b9
 800b8f0:	0800b9b9 	.word	0x0800b9b9
 800b8f4:	0800b9b9 	.word	0x0800b9b9
 800b8f8:	0800b9b9 	.word	0x0800b9b9
 800b8fc:	0800b9b9 	.word	0x0800b9b9
 800b900:	0800b9b9 	.word	0x0800b9b9
 800b904:	0800b9b9 	.word	0x0800b9b9
 800b908:	0800b9b9 	.word	0x0800b9b9
 800b90c:	0800b9b9 	.word	0x0800b9b9
 800b910:	0800b9b9 	.word	0x0800b9b9
 800b914:	0800b9b9 	.word	0x0800b9b9
 800b918:	0800b9b9 	.word	0x0800b9b9
 800b91c:	0800b9b9 	.word	0x0800b9b9
 800b920:	0800b9b9 	.word	0x0800b9b9
 800b924:	0800b9b9 	.word	0x0800b9b9
 800b928:	0800b9b9 	.word	0x0800b9b9
 800b92c:	0800b9b9 	.word	0x0800b9b9
 800b930:	0800b9b9 	.word	0x0800b9b9
 800b934:	0800b9b9 	.word	0x0800b9b9
 800b938:	0800b9b9 	.word	0x0800b9b9
 800b93c:	0800b9b9 	.word	0x0800b9b9
 800b940:	0800b9b9 	.word	0x0800b9b9
 800b944:	0800b955 	.word	0x0800b955
 800b948:	0800b981 	.word	0x0800b981
 800b94c:	0800b9b9 	.word	0x0800b9b9
 800b950:	0800b9b9 	.word	0x0800b9b9
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      	tempbuf[0] = pbuf[0];
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	781b      	ldrb	r3, [r3, #0]
 800b958:	723b      	strb	r3, [r7, #8]
      	tempbuf[1] = pbuf[1];
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	785b      	ldrb	r3, [r3, #1]
 800b95e:	727b      	strb	r3, [r7, #9]
      	tempbuf[2] = pbuf[2];
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	789b      	ldrb	r3, [r3, #2]
 800b964:	72bb      	strb	r3, [r7, #10]
      	tempbuf[3] = pbuf[3];
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	78db      	ldrb	r3, [r3, #3]
 800b96a:	72fb      	strb	r3, [r7, #11]
      	tempbuf[4] = pbuf[4];
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	791b      	ldrb	r3, [r3, #4]
 800b970:	733b      	strb	r3, [r7, #12]
      	tempbuf[5] = pbuf[5];
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	795b      	ldrb	r3, [r3, #5]
 800b976:	737b      	strb	r3, [r7, #13]
      	tempbuf[6] = pbuf[6];
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	799b      	ldrb	r3, [r3, #6]
 800b97c:	73bb      	strb	r3, [r7, #14]
      	break;
 800b97e:	e01c      	b.n	800b9ba <CDC_Control_FS+0x11e>

    case CDC_GET_LINE_CODING:
      	pbuf[0] = tempbuf[0];
 800b980:	7a3a      	ldrb	r2, [r7, #8]
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	701a      	strb	r2, [r3, #0]
      	pbuf[1] = tempbuf[1];
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	3301      	adds	r3, #1
 800b98a:	7a7a      	ldrb	r2, [r7, #9]
 800b98c:	701a      	strb	r2, [r3, #0]
      	pbuf[2] = tempbuf[2];
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	3302      	adds	r3, #2
 800b992:	7aba      	ldrb	r2, [r7, #10]
 800b994:	701a      	strb	r2, [r3, #0]
      	pbuf[3] = tempbuf[3];
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	3303      	adds	r3, #3
 800b99a:	7afa      	ldrb	r2, [r7, #11]
 800b99c:	701a      	strb	r2, [r3, #0]
      	pbuf[4] = tempbuf[4];
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	3304      	adds	r3, #4
 800b9a2:	7b3a      	ldrb	r2, [r7, #12]
 800b9a4:	701a      	strb	r2, [r3, #0]
      	pbuf[5] = tempbuf[5];
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	3305      	adds	r3, #5
 800b9aa:	7b7a      	ldrb	r2, [r7, #13]
 800b9ac:	701a      	strb	r2, [r3, #0]
      	pbuf[6] = tempbuf[6];
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	3306      	adds	r3, #6
 800b9b2:	7bba      	ldrb	r2, [r7, #14]
 800b9b4:	701a      	strb	r2, [r3, #0]
      	break;
 800b9b6:	e000      	b.n	800b9ba <CDC_Control_FS+0x11e>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b9b8:	bf00      	nop
  }

  return (USBD_OK);
 800b9ba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3714      	adds	r7, #20
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr

0800b9c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b082      	sub	sp, #8
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
 800b9d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b9d2:	6879      	ldr	r1, [r7, #4]
 800b9d4:	4805      	ldr	r0, [pc, #20]	; (800b9ec <CDC_Receive_FS+0x24>)
 800b9d6:	f7fe fdf2 	bl	800a5be <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b9da:	4804      	ldr	r0, [pc, #16]	; (800b9ec <CDC_Receive_FS+0x24>)
 800b9dc:	f7fe fe32 	bl	800a644 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b9e0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	3708      	adds	r7, #8
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
 800b9ea:	bf00      	nop
 800b9ec:	20000dc4 	.word	0x20000dc4

0800b9f0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b084      	sub	sp, #16
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ba00:	4b0d      	ldr	r3, [pc, #52]	; (800ba38 <CDC_Transmit_FS+0x48>)
 800ba02:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ba06:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d001      	beq.n	800ba16 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ba12:	2301      	movs	r3, #1
 800ba14:	e00b      	b.n	800ba2e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ba16:	887b      	ldrh	r3, [r7, #2]
 800ba18:	461a      	mov	r2, r3
 800ba1a:	6879      	ldr	r1, [r7, #4]
 800ba1c:	4806      	ldr	r0, [pc, #24]	; (800ba38 <CDC_Transmit_FS+0x48>)
 800ba1e:	f7fe fdb4 	bl	800a58a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ba22:	4805      	ldr	r0, [pc, #20]	; (800ba38 <CDC_Transmit_FS+0x48>)
 800ba24:	f7fe fddf 	bl	800a5e6 <USBD_CDC_TransmitPacket>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ba2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3710      	adds	r7, #16
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}
 800ba36:	bf00      	nop
 800ba38:	20000dc4 	.word	0x20000dc4

0800ba3c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	b083      	sub	sp, #12
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	4603      	mov	r3, r0
 800ba44:	6039      	str	r1, [r7, #0]
 800ba46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	2212      	movs	r2, #18
 800ba4c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ba4e:	4b03      	ldr	r3, [pc, #12]	; (800ba5c <USBD_FS_DeviceDescriptor+0x20>)
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	370c      	adds	r7, #12
 800ba54:	46bd      	mov	sp, r7
 800ba56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5a:	4770      	bx	lr
 800ba5c:	20000148 	.word	0x20000148

0800ba60 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba60:	b480      	push	{r7}
 800ba62:	b083      	sub	sp, #12
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	4603      	mov	r3, r0
 800ba68:	6039      	str	r1, [r7, #0]
 800ba6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	2204      	movs	r2, #4
 800ba70:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ba72:	4b03      	ldr	r3, [pc, #12]	; (800ba80 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	370c      	adds	r7, #12
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7e:	4770      	bx	lr
 800ba80:	2000015c 	.word	0x2000015c

0800ba84 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b082      	sub	sp, #8
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	6039      	str	r1, [r7, #0]
 800ba8e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba90:	79fb      	ldrb	r3, [r7, #7]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d105      	bne.n	800baa2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba96:	683a      	ldr	r2, [r7, #0]
 800ba98:	4907      	ldr	r1, [pc, #28]	; (800bab8 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba9a:	4808      	ldr	r0, [pc, #32]	; (800babc <USBD_FS_ProductStrDescriptor+0x38>)
 800ba9c:	f7ff fd78 	bl	800b590 <USBD_GetString>
 800baa0:	e004      	b.n	800baac <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800baa2:	683a      	ldr	r2, [r7, #0]
 800baa4:	4904      	ldr	r1, [pc, #16]	; (800bab8 <USBD_FS_ProductStrDescriptor+0x34>)
 800baa6:	4805      	ldr	r0, [pc, #20]	; (800babc <USBD_FS_ProductStrDescriptor+0x38>)
 800baa8:	f7ff fd72 	bl	800b590 <USBD_GetString>
  }
  return USBD_StrDesc;
 800baac:	4b02      	ldr	r3, [pc, #8]	; (800bab8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800baae:	4618      	mov	r0, r3
 800bab0:	3708      	adds	r7, #8
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}
 800bab6:	bf00      	nop
 800bab8:	20002060 	.word	0x20002060
 800babc:	08010090 	.word	0x08010090

0800bac0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b082      	sub	sp, #8
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	4603      	mov	r3, r0
 800bac8:	6039      	str	r1, [r7, #0]
 800baca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bacc:	683a      	ldr	r2, [r7, #0]
 800bace:	4904      	ldr	r1, [pc, #16]	; (800bae0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bad0:	4804      	ldr	r0, [pc, #16]	; (800bae4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bad2:	f7ff fd5d 	bl	800b590 <USBD_GetString>
  return USBD_StrDesc;
 800bad6:	4b02      	ldr	r3, [pc, #8]	; (800bae0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bad8:	4618      	mov	r0, r3
 800bada:	3708      	adds	r7, #8
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}
 800bae0:	20002060 	.word	0x20002060
 800bae4:	0801009c 	.word	0x0801009c

0800bae8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b082      	sub	sp, #8
 800baec:	af00      	add	r7, sp, #0
 800baee:	4603      	mov	r3, r0
 800baf0:	6039      	str	r1, [r7, #0]
 800baf2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	221a      	movs	r2, #26
 800baf8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bafa:	f000 f843 	bl	800bb84 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bafe:	4b02      	ldr	r3, [pc, #8]	; (800bb08 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3708      	adds	r7, #8
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}
 800bb08:	20000160 	.word	0x20000160

0800bb0c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b082      	sub	sp, #8
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	4603      	mov	r3, r0
 800bb14:	6039      	str	r1, [r7, #0]
 800bb16:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bb18:	79fb      	ldrb	r3, [r7, #7]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d105      	bne.n	800bb2a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bb1e:	683a      	ldr	r2, [r7, #0]
 800bb20:	4907      	ldr	r1, [pc, #28]	; (800bb40 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bb22:	4808      	ldr	r0, [pc, #32]	; (800bb44 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bb24:	f7ff fd34 	bl	800b590 <USBD_GetString>
 800bb28:	e004      	b.n	800bb34 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bb2a:	683a      	ldr	r2, [r7, #0]
 800bb2c:	4904      	ldr	r1, [pc, #16]	; (800bb40 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bb2e:	4805      	ldr	r0, [pc, #20]	; (800bb44 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bb30:	f7ff fd2e 	bl	800b590 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb34:	4b02      	ldr	r3, [pc, #8]	; (800bb40 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3708      	adds	r7, #8
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
 800bb3e:	bf00      	nop
 800bb40:	20002060 	.word	0x20002060
 800bb44:	080100b0 	.word	0x080100b0

0800bb48 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b082      	sub	sp, #8
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	4603      	mov	r3, r0
 800bb50:	6039      	str	r1, [r7, #0]
 800bb52:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bb54:	79fb      	ldrb	r3, [r7, #7]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d105      	bne.n	800bb66 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bb5a:	683a      	ldr	r2, [r7, #0]
 800bb5c:	4907      	ldr	r1, [pc, #28]	; (800bb7c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bb5e:	4808      	ldr	r0, [pc, #32]	; (800bb80 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bb60:	f7ff fd16 	bl	800b590 <USBD_GetString>
 800bb64:	e004      	b.n	800bb70 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bb66:	683a      	ldr	r2, [r7, #0]
 800bb68:	4904      	ldr	r1, [pc, #16]	; (800bb7c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bb6a:	4805      	ldr	r0, [pc, #20]	; (800bb80 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bb6c:	f7ff fd10 	bl	800b590 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb70:	4b02      	ldr	r3, [pc, #8]	; (800bb7c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bb72:	4618      	mov	r0, r3
 800bb74:	3708      	adds	r7, #8
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
 800bb7a:	bf00      	nop
 800bb7c:	20002060 	.word	0x20002060
 800bb80:	080100bc 	.word	0x080100bc

0800bb84 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b084      	sub	sp, #16
 800bb88:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bb8a:	4b0f      	ldr	r3, [pc, #60]	; (800bbc8 <Get_SerialNum+0x44>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bb90:	4b0e      	ldr	r3, [pc, #56]	; (800bbcc <Get_SerialNum+0x48>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bb96:	4b0e      	ldr	r3, [pc, #56]	; (800bbd0 <Get_SerialNum+0x4c>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bb9c:	68fa      	ldr	r2, [r7, #12]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	4413      	add	r3, r2
 800bba2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d009      	beq.n	800bbbe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bbaa:	2208      	movs	r2, #8
 800bbac:	4909      	ldr	r1, [pc, #36]	; (800bbd4 <Get_SerialNum+0x50>)
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f000 f814 	bl	800bbdc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bbb4:	2204      	movs	r2, #4
 800bbb6:	4908      	ldr	r1, [pc, #32]	; (800bbd8 <Get_SerialNum+0x54>)
 800bbb8:	68b8      	ldr	r0, [r7, #8]
 800bbba:	f000 f80f 	bl	800bbdc <IntToUnicode>
  }
}
 800bbbe:	bf00      	nop
 800bbc0:	3710      	adds	r7, #16
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}
 800bbc6:	bf00      	nop
 800bbc8:	1fff7a10 	.word	0x1fff7a10
 800bbcc:	1fff7a14 	.word	0x1fff7a14
 800bbd0:	1fff7a18 	.word	0x1fff7a18
 800bbd4:	20000162 	.word	0x20000162
 800bbd8:	20000172 	.word	0x20000172

0800bbdc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bbdc:	b480      	push	{r7}
 800bbde:	b087      	sub	sp, #28
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	60f8      	str	r0, [r7, #12]
 800bbe4:	60b9      	str	r1, [r7, #8]
 800bbe6:	4613      	mov	r3, r2
 800bbe8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bbea:	2300      	movs	r3, #0
 800bbec:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bbee:	2300      	movs	r3, #0
 800bbf0:	75fb      	strb	r3, [r7, #23]
 800bbf2:	e027      	b.n	800bc44 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	0f1b      	lsrs	r3, r3, #28
 800bbf8:	2b09      	cmp	r3, #9
 800bbfa:	d80b      	bhi.n	800bc14 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	0f1b      	lsrs	r3, r3, #28
 800bc00:	b2da      	uxtb	r2, r3
 800bc02:	7dfb      	ldrb	r3, [r7, #23]
 800bc04:	005b      	lsls	r3, r3, #1
 800bc06:	4619      	mov	r1, r3
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	440b      	add	r3, r1
 800bc0c:	3230      	adds	r2, #48	; 0x30
 800bc0e:	b2d2      	uxtb	r2, r2
 800bc10:	701a      	strb	r2, [r3, #0]
 800bc12:	e00a      	b.n	800bc2a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	0f1b      	lsrs	r3, r3, #28
 800bc18:	b2da      	uxtb	r2, r3
 800bc1a:	7dfb      	ldrb	r3, [r7, #23]
 800bc1c:	005b      	lsls	r3, r3, #1
 800bc1e:	4619      	mov	r1, r3
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	440b      	add	r3, r1
 800bc24:	3237      	adds	r2, #55	; 0x37
 800bc26:	b2d2      	uxtb	r2, r2
 800bc28:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	011b      	lsls	r3, r3, #4
 800bc2e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bc30:	7dfb      	ldrb	r3, [r7, #23]
 800bc32:	005b      	lsls	r3, r3, #1
 800bc34:	3301      	adds	r3, #1
 800bc36:	68ba      	ldr	r2, [r7, #8]
 800bc38:	4413      	add	r3, r2
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bc3e:	7dfb      	ldrb	r3, [r7, #23]
 800bc40:	3301      	adds	r3, #1
 800bc42:	75fb      	strb	r3, [r7, #23]
 800bc44:	7dfa      	ldrb	r2, [r7, #23]
 800bc46:	79fb      	ldrb	r3, [r7, #7]
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	d3d3      	bcc.n	800bbf4 <IntToUnicode+0x18>
  }
}
 800bc4c:	bf00      	nop
 800bc4e:	371c      	adds	r7, #28
 800bc50:	46bd      	mov	sp, r7
 800bc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc56:	4770      	bx	lr

0800bc58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b08a      	sub	sp, #40	; 0x28
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc60:	f107 0314 	add.w	r3, r7, #20
 800bc64:	2200      	movs	r2, #0
 800bc66:	601a      	str	r2, [r3, #0]
 800bc68:	605a      	str	r2, [r3, #4]
 800bc6a:	609a      	str	r2, [r3, #8]
 800bc6c:	60da      	str	r2, [r3, #12]
 800bc6e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bc78:	d13a      	bne.n	800bcf0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	613b      	str	r3, [r7, #16]
 800bc7e:	4b1e      	ldr	r3, [pc, #120]	; (800bcf8 <HAL_PCD_MspInit+0xa0>)
 800bc80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc82:	4a1d      	ldr	r2, [pc, #116]	; (800bcf8 <HAL_PCD_MspInit+0xa0>)
 800bc84:	f043 0301 	orr.w	r3, r3, #1
 800bc88:	6313      	str	r3, [r2, #48]	; 0x30
 800bc8a:	4b1b      	ldr	r3, [pc, #108]	; (800bcf8 <HAL_PCD_MspInit+0xa0>)
 800bc8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc8e:	f003 0301 	and.w	r3, r3, #1
 800bc92:	613b      	str	r3, [r7, #16]
 800bc94:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bc96:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bc9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc9c:	2302      	movs	r3, #2
 800bc9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bca0:	2300      	movs	r3, #0
 800bca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bca4:	2303      	movs	r3, #3
 800bca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bca8:	230a      	movs	r3, #10
 800bcaa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bcac:	f107 0314 	add.w	r3, r7, #20
 800bcb0:	4619      	mov	r1, r3
 800bcb2:	4812      	ldr	r0, [pc, #72]	; (800bcfc <HAL_PCD_MspInit+0xa4>)
 800bcb4:	f7f6 fe70 	bl	8002998 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bcb8:	4b0f      	ldr	r3, [pc, #60]	; (800bcf8 <HAL_PCD_MspInit+0xa0>)
 800bcba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcbc:	4a0e      	ldr	r2, [pc, #56]	; (800bcf8 <HAL_PCD_MspInit+0xa0>)
 800bcbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcc2:	6353      	str	r3, [r2, #52]	; 0x34
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	60fb      	str	r3, [r7, #12]
 800bcc8:	4b0b      	ldr	r3, [pc, #44]	; (800bcf8 <HAL_PCD_MspInit+0xa0>)
 800bcca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bccc:	4a0a      	ldr	r2, [pc, #40]	; (800bcf8 <HAL_PCD_MspInit+0xa0>)
 800bcce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bcd2:	6453      	str	r3, [r2, #68]	; 0x44
 800bcd4:	4b08      	ldr	r3, [pc, #32]	; (800bcf8 <HAL_PCD_MspInit+0xa0>)
 800bcd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bcdc:	60fb      	str	r3, [r7, #12]
 800bcde:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bce0:	2200      	movs	r2, #0
 800bce2:	2100      	movs	r1, #0
 800bce4:	2043      	movs	r0, #67	; 0x43
 800bce6:	f7f6 fb16 	bl	8002316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bcea:	2043      	movs	r0, #67	; 0x43
 800bcec:	f7f6 fb2f 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bcf0:	bf00      	nop
 800bcf2:	3728      	adds	r7, #40	; 0x28
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	40023800 	.word	0x40023800
 800bcfc:	40020000 	.word	0x40020000

0800bd00 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b082      	sub	sp, #8
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800bd14:	4619      	mov	r1, r3
 800bd16:	4610      	mov	r0, r2
 800bd18:	f7fe fd4c 	bl	800a7b4 <USBD_LL_SetupStage>
}
 800bd1c:	bf00      	nop
 800bd1e:	3708      	adds	r7, #8
 800bd20:	46bd      	mov	sp, r7
 800bd22:	bd80      	pop	{r7, pc}

0800bd24 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b082      	sub	sp, #8
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
 800bd2c:	460b      	mov	r3, r1
 800bd2e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800bd36:	78fa      	ldrb	r2, [r7, #3]
 800bd38:	6879      	ldr	r1, [r7, #4]
 800bd3a:	4613      	mov	r3, r2
 800bd3c:	00db      	lsls	r3, r3, #3
 800bd3e:	1a9b      	subs	r3, r3, r2
 800bd40:	009b      	lsls	r3, r3, #2
 800bd42:	440b      	add	r3, r1
 800bd44:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800bd48:	681a      	ldr	r2, [r3, #0]
 800bd4a:	78fb      	ldrb	r3, [r7, #3]
 800bd4c:	4619      	mov	r1, r3
 800bd4e:	f7fe fd7c 	bl	800a84a <USBD_LL_DataOutStage>
}
 800bd52:	bf00      	nop
 800bd54:	3708      	adds	r7, #8
 800bd56:	46bd      	mov	sp, r7
 800bd58:	bd80      	pop	{r7, pc}

0800bd5a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd5a:	b580      	push	{r7, lr}
 800bd5c:	b082      	sub	sp, #8
 800bd5e:	af00      	add	r7, sp, #0
 800bd60:	6078      	str	r0, [r7, #4]
 800bd62:	460b      	mov	r3, r1
 800bd64:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800bd6c:	78fa      	ldrb	r2, [r7, #3]
 800bd6e:	6879      	ldr	r1, [r7, #4]
 800bd70:	4613      	mov	r3, r2
 800bd72:	00db      	lsls	r3, r3, #3
 800bd74:	1a9b      	subs	r3, r3, r2
 800bd76:	009b      	lsls	r3, r3, #2
 800bd78:	440b      	add	r3, r1
 800bd7a:	3348      	adds	r3, #72	; 0x48
 800bd7c:	681a      	ldr	r2, [r3, #0]
 800bd7e:	78fb      	ldrb	r3, [r7, #3]
 800bd80:	4619      	mov	r1, r3
 800bd82:	f7fe fdd3 	bl	800a92c <USBD_LL_DataInStage>
}
 800bd86:	bf00      	nop
 800bd88:	3708      	adds	r7, #8
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}

0800bd8e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd8e:	b580      	push	{r7, lr}
 800bd90:	b082      	sub	sp, #8
 800bd92:	af00      	add	r7, sp, #0
 800bd94:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f7fe fee1 	bl	800ab64 <USBD_LL_SOF>
}
 800bda2:	bf00      	nop
 800bda4:	3708      	adds	r7, #8
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}

0800bdaa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800bdaa:	b580      	push	{r7, lr}
 800bdac:	b084      	sub	sp, #16
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	68db      	ldr	r3, [r3, #12]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d102      	bne.n	800bdc4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	73fb      	strb	r3, [r7, #15]
 800bdc2:	e008      	b.n	800bdd6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	68db      	ldr	r3, [r3, #12]
 800bdc8:	2b02      	cmp	r3, #2
 800bdca:	d102      	bne.n	800bdd2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	73fb      	strb	r3, [r7, #15]
 800bdd0:	e001      	b.n	800bdd6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bdd2:	f7f5 fd67 	bl	80018a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bddc:	7bfa      	ldrb	r2, [r7, #15]
 800bdde:	4611      	mov	r1, r2
 800bde0:	4618      	mov	r0, r3
 800bde2:	f7fe fe89 	bl	800aaf8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bdec:	4618      	mov	r0, r3
 800bdee:	f7fe fe42 	bl	800aa76 <USBD_LL_Reset>
}
 800bdf2:	bf00      	nop
 800bdf4:	3710      	adds	r7, #16
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}
	...

0800bdfc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b082      	sub	sp, #8
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800be0a:	4618      	mov	r0, r3
 800be0c:	f7fe fe84 	bl	800ab18 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	687a      	ldr	r2, [r7, #4]
 800be1c:	6812      	ldr	r2, [r2, #0]
 800be1e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800be22:	f043 0301 	orr.w	r3, r3, #1
 800be26:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6a1b      	ldr	r3, [r3, #32]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d005      	beq.n	800be3c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be30:	4b04      	ldr	r3, [pc, #16]	; (800be44 <HAL_PCD_SuspendCallback+0x48>)
 800be32:	691b      	ldr	r3, [r3, #16]
 800be34:	4a03      	ldr	r2, [pc, #12]	; (800be44 <HAL_PCD_SuspendCallback+0x48>)
 800be36:	f043 0306 	orr.w	r3, r3, #6
 800be3a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800be3c:	bf00      	nop
 800be3e:	3708      	adds	r7, #8
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}
 800be44:	e000ed00 	.word	0xe000ed00

0800be48 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800be56:	4618      	mov	r0, r3
 800be58:	f7fe fe73 	bl	800ab42 <USBD_LL_Resume>
}
 800be5c:	bf00      	nop
 800be5e:	3708      	adds	r7, #8
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	460b      	mov	r3, r1
 800be6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800be76:	78fa      	ldrb	r2, [r7, #3]
 800be78:	4611      	mov	r1, r2
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7fe fe99 	bl	800abb2 <USBD_LL_IsoOUTIncomplete>
}
 800be80:	bf00      	nop
 800be82:	3708      	adds	r7, #8
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}

0800be88 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b082      	sub	sp, #8
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
 800be90:	460b      	mov	r3, r1
 800be92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800be9a:	78fa      	ldrb	r2, [r7, #3]
 800be9c:	4611      	mov	r1, r2
 800be9e:	4618      	mov	r0, r3
 800bea0:	f7fe fe7a 	bl	800ab98 <USBD_LL_IsoINIncomplete>
}
 800bea4:	bf00      	nop
 800bea6:	3708      	adds	r7, #8
 800bea8:	46bd      	mov	sp, r7
 800beaa:	bd80      	pop	{r7, pc}

0800beac <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b082      	sub	sp, #8
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800beba:	4618      	mov	r0, r3
 800bebc:	f7fe fe86 	bl	800abcc <USBD_LL_DevConnected>
}
 800bec0:	bf00      	nop
 800bec2:	3708      	adds	r7, #8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bed6:	4618      	mov	r0, r3
 800bed8:	f7fe fe83 	bl	800abe2 <USBD_LL_DevDisconnected>
}
 800bedc:	bf00      	nop
 800bede:	3708      	adds	r7, #8
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}

0800bee4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b082      	sub	sp, #8
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	781b      	ldrb	r3, [r3, #0]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d13c      	bne.n	800bf6e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bef4:	4a20      	ldr	r2, [pc, #128]	; (800bf78 <USBD_LL_Init+0x94>)
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	4a1e      	ldr	r2, [pc, #120]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf00:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bf04:	4b1c      	ldr	r3, [pc, #112]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf06:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800bf0a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bf0c:	4b1a      	ldr	r3, [pc, #104]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf0e:	2204      	movs	r2, #4
 800bf10:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bf12:	4b19      	ldr	r3, [pc, #100]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf14:	2202      	movs	r2, #2
 800bf16:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bf18:	4b17      	ldr	r3, [pc, #92]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bf1e:	4b16      	ldr	r3, [pc, #88]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf20:	2202      	movs	r2, #2
 800bf22:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bf24:	4b14      	ldr	r3, [pc, #80]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf26:	2200      	movs	r2, #0
 800bf28:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bf2a:	4b13      	ldr	r3, [pc, #76]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bf30:	4b11      	ldr	r3, [pc, #68]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf32:	2200      	movs	r2, #0
 800bf34:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bf36:	4b10      	ldr	r3, [pc, #64]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf38:	2200      	movs	r2, #0
 800bf3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bf3c:	4b0e      	ldr	r3, [pc, #56]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf3e:	2200      	movs	r2, #0
 800bf40:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bf42:	480d      	ldr	r0, [pc, #52]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf44:	f7f7 f850 	bl	8002fe8 <HAL_PCD_Init>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d001      	beq.n	800bf52 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bf4e:	f7f5 fca9 	bl	80018a4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bf52:	2180      	movs	r1, #128	; 0x80
 800bf54:	4808      	ldr	r0, [pc, #32]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf56:	f7f8 f9b4 	bl	80042c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bf5a:	2240      	movs	r2, #64	; 0x40
 800bf5c:	2100      	movs	r1, #0
 800bf5e:	4806      	ldr	r0, [pc, #24]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf60:	f7f8 f968 	bl	8004234 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bf64:	2280      	movs	r2, #128	; 0x80
 800bf66:	2101      	movs	r1, #1
 800bf68:	4803      	ldr	r0, [pc, #12]	; (800bf78 <USBD_LL_Init+0x94>)
 800bf6a:	f7f8 f963 	bl	8004234 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bf6e:	2300      	movs	r3, #0
}
 800bf70:	4618      	mov	r0, r3
 800bf72:	3708      	adds	r7, #8
 800bf74:	46bd      	mov	sp, r7
 800bf76:	bd80      	pop	{r7, pc}
 800bf78:	20002260 	.word	0x20002260

0800bf7c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b084      	sub	sp, #16
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf84:	2300      	movs	r3, #0
 800bf86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf88:	2300      	movs	r3, #0
 800bf8a:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800bf92:	4618      	mov	r0, r3
 800bf94:	f7f7 f945 	bl	8003222 <HAL_PCD_Start>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 800bf9c:	7bfb      	ldrb	r3, [r7, #15]
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f000 f92e 	bl	800c200 <USBD_Get_USB_Status>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800bfa8:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfaa:	4618      	mov	r0, r3
 800bfac:	3710      	adds	r7, #16
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}

0800bfb2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bfb2:	b580      	push	{r7, lr}
 800bfb4:	b084      	sub	sp, #16
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	6078      	str	r0, [r7, #4]
 800bfba:	4608      	mov	r0, r1
 800bfbc:	4611      	mov	r1, r2
 800bfbe:	461a      	mov	r2, r3
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	70fb      	strb	r3, [r7, #3]
 800bfc4:	460b      	mov	r3, r1
 800bfc6:	70bb      	strb	r3, [r7, #2]
 800bfc8:	4613      	mov	r3, r2
 800bfca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfcc:	2300      	movs	r3, #0
 800bfce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800bfda:	78bb      	ldrb	r3, [r7, #2]
 800bfdc:	883a      	ldrh	r2, [r7, #0]
 800bfde:	78f9      	ldrb	r1, [r7, #3]
 800bfe0:	f7f7 fd1a 	bl	8003a18 <HAL_PCD_EP_Open>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfe8:	7bfb      	ldrb	r3, [r7, #15]
 800bfea:	4618      	mov	r0, r3
 800bfec:	f000 f908 	bl	800c200 <USBD_Get_USB_Status>
 800bff0:	4603      	mov	r3, r0
 800bff2:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800bff4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3710      	adds	r7, #16
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}

0800bffe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bffe:	b580      	push	{r7, lr}
 800c000:	b084      	sub	sp, #16
 800c002:	af00      	add	r7, sp, #0
 800c004:	6078      	str	r0, [r7, #4]
 800c006:	460b      	mov	r3, r1
 800c008:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c00a:	2300      	movs	r3, #0
 800c00c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c00e:	2300      	movs	r3, #0
 800c010:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c018:	78fa      	ldrb	r2, [r7, #3]
 800c01a:	4611      	mov	r1, r2
 800c01c:	4618      	mov	r0, r3
 800c01e:	f7f7 fd63 	bl	8003ae8 <HAL_PCD_EP_Close>
 800c022:	4603      	mov	r3, r0
 800c024:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 800c026:	7bfb      	ldrb	r3, [r7, #15]
 800c028:	4618      	mov	r0, r3
 800c02a:	f000 f8e9 	bl	800c200 <USBD_Get_USB_Status>
 800c02e:	4603      	mov	r3, r0
 800c030:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800c032:	7bbb      	ldrb	r3, [r7, #14]
}
 800c034:	4618      	mov	r0, r3
 800c036:	3710      	adds	r7, #16
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b084      	sub	sp, #16
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	460b      	mov	r3, r1
 800c046:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c048:	2300      	movs	r3, #0
 800c04a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c04c:	2300      	movs	r3, #0
 800c04e:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c056:	78fa      	ldrb	r2, [r7, #3]
 800c058:	4611      	mov	r1, r2
 800c05a:	4618      	mov	r0, r3
 800c05c:	f7f7 fe3b 	bl	8003cd6 <HAL_PCD_EP_SetStall>
 800c060:	4603      	mov	r3, r0
 800c062:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c064:	7bfb      	ldrb	r3, [r7, #15]
 800c066:	4618      	mov	r0, r3
 800c068:	f000 f8ca 	bl	800c200 <USBD_Get_USB_Status>
 800c06c:	4603      	mov	r3, r0
 800c06e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800c070:	7bbb      	ldrb	r3, [r7, #14]
}
 800c072:	4618      	mov	r0, r3
 800c074:	3710      	adds	r7, #16
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}

0800c07a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	b084      	sub	sp, #16
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
 800c082:	460b      	mov	r3, r1
 800c084:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c086:	2300      	movs	r3, #0
 800c088:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c08a:	2300      	movs	r3, #0
 800c08c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c094:	78fa      	ldrb	r2, [r7, #3]
 800c096:	4611      	mov	r1, r2
 800c098:	4618      	mov	r0, r3
 800c09a:	f7f7 fe80 	bl	8003d9e <HAL_PCD_EP_ClrStall>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 800c0a2:	7bfb      	ldrb	r3, [r7, #15]
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f000 f8ab 	bl	800c200 <USBD_Get_USB_Status>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 800c0ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	3710      	adds	r7, #16
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bd80      	pop	{r7, pc}

0800c0b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c0b8:	b480      	push	{r7}
 800c0ba:	b085      	sub	sp, #20
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
 800c0c0:	460b      	mov	r3, r1
 800c0c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c0ca:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800c0cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	da0b      	bge.n	800c0ec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800c0d4:	78fb      	ldrb	r3, [r7, #3]
 800c0d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c0da:	68f9      	ldr	r1, [r7, #12]
 800c0dc:	4613      	mov	r3, r2
 800c0de:	00db      	lsls	r3, r3, #3
 800c0e0:	1a9b      	subs	r3, r3, r2
 800c0e2:	009b      	lsls	r3, r3, #2
 800c0e4:	440b      	add	r3, r1
 800c0e6:	333e      	adds	r3, #62	; 0x3e
 800c0e8:	781b      	ldrb	r3, [r3, #0]
 800c0ea:	e00b      	b.n	800c104 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800c0ec:	78fb      	ldrb	r3, [r7, #3]
 800c0ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c0f2:	68f9      	ldr	r1, [r7, #12]
 800c0f4:	4613      	mov	r3, r2
 800c0f6:	00db      	lsls	r3, r3, #3
 800c0f8:	1a9b      	subs	r3, r3, r2
 800c0fa:	009b      	lsls	r3, r3, #2
 800c0fc:	440b      	add	r3, r1
 800c0fe:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c102:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c104:	4618      	mov	r0, r3
 800c106:	3714      	adds	r7, #20
 800c108:	46bd      	mov	sp, r7
 800c10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10e:	4770      	bx	lr

0800c110 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b084      	sub	sp, #16
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	460b      	mov	r3, r1
 800c11a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c11c:	2300      	movs	r3, #0
 800c11e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c120:	2300      	movs	r3, #0
 800c122:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c12a:	78fa      	ldrb	r2, [r7, #3]
 800c12c:	4611      	mov	r1, r2
 800c12e:	4618      	mov	r0, r3
 800c130:	f7f7 fc4d 	bl	80039ce <HAL_PCD_SetAddress>
 800c134:	4603      	mov	r3, r0
 800c136:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c138:	7bfb      	ldrb	r3, [r7, #15]
 800c13a:	4618      	mov	r0, r3
 800c13c:	f000 f860 	bl	800c200 <USBD_Get_USB_Status>
 800c140:	4603      	mov	r3, r0
 800c142:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800c144:	7bbb      	ldrb	r3, [r7, #14]
}
 800c146:	4618      	mov	r0, r3
 800c148:	3710      	adds	r7, #16
 800c14a:	46bd      	mov	sp, r7
 800c14c:	bd80      	pop	{r7, pc}

0800c14e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c14e:	b580      	push	{r7, lr}
 800c150:	b086      	sub	sp, #24
 800c152:	af00      	add	r7, sp, #0
 800c154:	60f8      	str	r0, [r7, #12]
 800c156:	607a      	str	r2, [r7, #4]
 800c158:	461a      	mov	r2, r3
 800c15a:	460b      	mov	r3, r1
 800c15c:	72fb      	strb	r3, [r7, #11]
 800c15e:	4613      	mov	r3, r2
 800c160:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c162:	2300      	movs	r3, #0
 800c164:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c166:	2300      	movs	r3, #0
 800c168:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800c170:	893b      	ldrh	r3, [r7, #8]
 800c172:	7af9      	ldrb	r1, [r7, #11]
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	f7f7 fd64 	bl	8003c42 <HAL_PCD_EP_Transmit>
 800c17a:	4603      	mov	r3, r0
 800c17c:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 800c17e:	7dfb      	ldrb	r3, [r7, #23]
 800c180:	4618      	mov	r0, r3
 800c182:	f000 f83d 	bl	800c200 <USBD_Get_USB_Status>
 800c186:	4603      	mov	r3, r0
 800c188:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800c18a:	7dbb      	ldrb	r3, [r7, #22]
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3718      	adds	r7, #24
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}

0800c194 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b086      	sub	sp, #24
 800c198:	af00      	add	r7, sp, #0
 800c19a:	60f8      	str	r0, [r7, #12]
 800c19c:	607a      	str	r2, [r7, #4]
 800c19e:	461a      	mov	r2, r3
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	72fb      	strb	r3, [r7, #11]
 800c1a4:	4613      	mov	r3, r2
 800c1a6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800c1b6:	893b      	ldrh	r3, [r7, #8]
 800c1b8:	7af9      	ldrb	r1, [r7, #11]
 800c1ba:	687a      	ldr	r2, [r7, #4]
 800c1bc:	f7f7 fcde 	bl	8003b7c <HAL_PCD_EP_Receive>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 800c1c4:	7dfb      	ldrb	r3, [r7, #23]
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f000 f81a 	bl	800c200 <USBD_Get_USB_Status>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 800c1d0:	7dbb      	ldrb	r3, [r7, #22]
}
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	3718      	adds	r7, #24
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bd80      	pop	{r7, pc}

0800c1da <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1da:	b580      	push	{r7, lr}
 800c1dc:	b082      	sub	sp, #8
 800c1de:	af00      	add	r7, sp, #0
 800c1e0:	6078      	str	r0, [r7, #4]
 800c1e2:	460b      	mov	r3, r1
 800c1e4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800c1ec:	78fa      	ldrb	r2, [r7, #3]
 800c1ee:	4611      	mov	r1, r2
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	f7f7 fd0e 	bl	8003c12 <HAL_PCD_EP_GetRxCount>
 800c1f6:	4603      	mov	r3, r0
}
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	3708      	adds	r7, #8
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bd80      	pop	{r7, pc}

0800c200 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c200:	b480      	push	{r7}
 800c202:	b085      	sub	sp, #20
 800c204:	af00      	add	r7, sp, #0
 800c206:	4603      	mov	r3, r0
 800c208:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c20a:	2300      	movs	r3, #0
 800c20c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c20e:	79fb      	ldrb	r3, [r7, #7]
 800c210:	2b03      	cmp	r3, #3
 800c212:	d817      	bhi.n	800c244 <USBD_Get_USB_Status+0x44>
 800c214:	a201      	add	r2, pc, #4	; (adr r2, 800c21c <USBD_Get_USB_Status+0x1c>)
 800c216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c21a:	bf00      	nop
 800c21c:	0800c22d 	.word	0x0800c22d
 800c220:	0800c233 	.word	0x0800c233
 800c224:	0800c239 	.word	0x0800c239
 800c228:	0800c23f 	.word	0x0800c23f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c22c:	2300      	movs	r3, #0
 800c22e:	73fb      	strb	r3, [r7, #15]
    break;
 800c230:	e00b      	b.n	800c24a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c232:	2302      	movs	r3, #2
 800c234:	73fb      	strb	r3, [r7, #15]
    break;
 800c236:	e008      	b.n	800c24a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c238:	2301      	movs	r3, #1
 800c23a:	73fb      	strb	r3, [r7, #15]
    break;
 800c23c:	e005      	b.n	800c24a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c23e:	2302      	movs	r3, #2
 800c240:	73fb      	strb	r3, [r7, #15]
    break;
 800c242:	e002      	b.n	800c24a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c244:	2302      	movs	r3, #2
 800c246:	73fb      	strb	r3, [r7, #15]
    break;
 800c248:	bf00      	nop
  }
  return usb_status;
 800c24a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c24c:	4618      	mov	r0, r3
 800c24e:	3714      	adds	r7, #20
 800c250:	46bd      	mov	sp, r7
 800c252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c256:	4770      	bx	lr

0800c258 <__libc_init_array>:
 800c258:	b570      	push	{r4, r5, r6, lr}
 800c25a:	4e0d      	ldr	r6, [pc, #52]	; (800c290 <__libc_init_array+0x38>)
 800c25c:	4c0d      	ldr	r4, [pc, #52]	; (800c294 <__libc_init_array+0x3c>)
 800c25e:	1ba4      	subs	r4, r4, r6
 800c260:	10a4      	asrs	r4, r4, #2
 800c262:	2500      	movs	r5, #0
 800c264:	42a5      	cmp	r5, r4
 800c266:	d109      	bne.n	800c27c <__libc_init_array+0x24>
 800c268:	4e0b      	ldr	r6, [pc, #44]	; (800c298 <__libc_init_array+0x40>)
 800c26a:	4c0c      	ldr	r4, [pc, #48]	; (800c29c <__libc_init_array+0x44>)
 800c26c:	f003 fd6e 	bl	800fd4c <_init>
 800c270:	1ba4      	subs	r4, r4, r6
 800c272:	10a4      	asrs	r4, r4, #2
 800c274:	2500      	movs	r5, #0
 800c276:	42a5      	cmp	r5, r4
 800c278:	d105      	bne.n	800c286 <__libc_init_array+0x2e>
 800c27a:	bd70      	pop	{r4, r5, r6, pc}
 800c27c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c280:	4798      	blx	r3
 800c282:	3501      	adds	r5, #1
 800c284:	e7ee      	b.n	800c264 <__libc_init_array+0xc>
 800c286:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c28a:	4798      	blx	r3
 800c28c:	3501      	adds	r5, #1
 800c28e:	e7f2      	b.n	800c276 <__libc_init_array+0x1e>
 800c290:	080103c0 	.word	0x080103c0
 800c294:	080103c0 	.word	0x080103c0
 800c298:	080103c0 	.word	0x080103c0
 800c29c:	080103c4 	.word	0x080103c4

0800c2a0 <malloc>:
 800c2a0:	4b02      	ldr	r3, [pc, #8]	; (800c2ac <malloc+0xc>)
 800c2a2:	4601      	mov	r1, r0
 800c2a4:	6818      	ldr	r0, [r3, #0]
 800c2a6:	f000 b861 	b.w	800c36c <_malloc_r>
 800c2aa:	bf00      	nop
 800c2ac:	2000017c 	.word	0x2000017c

0800c2b0 <free>:
 800c2b0:	4b02      	ldr	r3, [pc, #8]	; (800c2bc <free+0xc>)
 800c2b2:	4601      	mov	r1, r0
 800c2b4:	6818      	ldr	r0, [r3, #0]
 800c2b6:	f000 b80b 	b.w	800c2d0 <_free_r>
 800c2ba:	bf00      	nop
 800c2bc:	2000017c 	.word	0x2000017c

0800c2c0 <memset>:
 800c2c0:	4402      	add	r2, r0
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	4293      	cmp	r3, r2
 800c2c6:	d100      	bne.n	800c2ca <memset+0xa>
 800c2c8:	4770      	bx	lr
 800c2ca:	f803 1b01 	strb.w	r1, [r3], #1
 800c2ce:	e7f9      	b.n	800c2c4 <memset+0x4>

0800c2d0 <_free_r>:
 800c2d0:	b538      	push	{r3, r4, r5, lr}
 800c2d2:	4605      	mov	r5, r0
 800c2d4:	2900      	cmp	r1, #0
 800c2d6:	d045      	beq.n	800c364 <_free_r+0x94>
 800c2d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2dc:	1f0c      	subs	r4, r1, #4
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	bfb8      	it	lt
 800c2e2:	18e4      	addlt	r4, r4, r3
 800c2e4:	f002 ff6f 	bl	800f1c6 <__malloc_lock>
 800c2e8:	4a1f      	ldr	r2, [pc, #124]	; (800c368 <_free_r+0x98>)
 800c2ea:	6813      	ldr	r3, [r2, #0]
 800c2ec:	4610      	mov	r0, r2
 800c2ee:	b933      	cbnz	r3, 800c2fe <_free_r+0x2e>
 800c2f0:	6063      	str	r3, [r4, #4]
 800c2f2:	6014      	str	r4, [r2, #0]
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2fa:	f002 bf65 	b.w	800f1c8 <__malloc_unlock>
 800c2fe:	42a3      	cmp	r3, r4
 800c300:	d90c      	bls.n	800c31c <_free_r+0x4c>
 800c302:	6821      	ldr	r1, [r4, #0]
 800c304:	1862      	adds	r2, r4, r1
 800c306:	4293      	cmp	r3, r2
 800c308:	bf04      	itt	eq
 800c30a:	681a      	ldreq	r2, [r3, #0]
 800c30c:	685b      	ldreq	r3, [r3, #4]
 800c30e:	6063      	str	r3, [r4, #4]
 800c310:	bf04      	itt	eq
 800c312:	1852      	addeq	r2, r2, r1
 800c314:	6022      	streq	r2, [r4, #0]
 800c316:	6004      	str	r4, [r0, #0]
 800c318:	e7ec      	b.n	800c2f4 <_free_r+0x24>
 800c31a:	4613      	mov	r3, r2
 800c31c:	685a      	ldr	r2, [r3, #4]
 800c31e:	b10a      	cbz	r2, 800c324 <_free_r+0x54>
 800c320:	42a2      	cmp	r2, r4
 800c322:	d9fa      	bls.n	800c31a <_free_r+0x4a>
 800c324:	6819      	ldr	r1, [r3, #0]
 800c326:	1858      	adds	r0, r3, r1
 800c328:	42a0      	cmp	r0, r4
 800c32a:	d10b      	bne.n	800c344 <_free_r+0x74>
 800c32c:	6820      	ldr	r0, [r4, #0]
 800c32e:	4401      	add	r1, r0
 800c330:	1858      	adds	r0, r3, r1
 800c332:	4282      	cmp	r2, r0
 800c334:	6019      	str	r1, [r3, #0]
 800c336:	d1dd      	bne.n	800c2f4 <_free_r+0x24>
 800c338:	6810      	ldr	r0, [r2, #0]
 800c33a:	6852      	ldr	r2, [r2, #4]
 800c33c:	605a      	str	r2, [r3, #4]
 800c33e:	4401      	add	r1, r0
 800c340:	6019      	str	r1, [r3, #0]
 800c342:	e7d7      	b.n	800c2f4 <_free_r+0x24>
 800c344:	d902      	bls.n	800c34c <_free_r+0x7c>
 800c346:	230c      	movs	r3, #12
 800c348:	602b      	str	r3, [r5, #0]
 800c34a:	e7d3      	b.n	800c2f4 <_free_r+0x24>
 800c34c:	6820      	ldr	r0, [r4, #0]
 800c34e:	1821      	adds	r1, r4, r0
 800c350:	428a      	cmp	r2, r1
 800c352:	bf04      	itt	eq
 800c354:	6811      	ldreq	r1, [r2, #0]
 800c356:	6852      	ldreq	r2, [r2, #4]
 800c358:	6062      	str	r2, [r4, #4]
 800c35a:	bf04      	itt	eq
 800c35c:	1809      	addeq	r1, r1, r0
 800c35e:	6021      	streq	r1, [r4, #0]
 800c360:	605c      	str	r4, [r3, #4]
 800c362:	e7c7      	b.n	800c2f4 <_free_r+0x24>
 800c364:	bd38      	pop	{r3, r4, r5, pc}
 800c366:	bf00      	nop
 800c368:	2000057c 	.word	0x2000057c

0800c36c <_malloc_r>:
 800c36c:	b570      	push	{r4, r5, r6, lr}
 800c36e:	1ccd      	adds	r5, r1, #3
 800c370:	f025 0503 	bic.w	r5, r5, #3
 800c374:	3508      	adds	r5, #8
 800c376:	2d0c      	cmp	r5, #12
 800c378:	bf38      	it	cc
 800c37a:	250c      	movcc	r5, #12
 800c37c:	2d00      	cmp	r5, #0
 800c37e:	4606      	mov	r6, r0
 800c380:	db01      	blt.n	800c386 <_malloc_r+0x1a>
 800c382:	42a9      	cmp	r1, r5
 800c384:	d903      	bls.n	800c38e <_malloc_r+0x22>
 800c386:	230c      	movs	r3, #12
 800c388:	6033      	str	r3, [r6, #0]
 800c38a:	2000      	movs	r0, #0
 800c38c:	bd70      	pop	{r4, r5, r6, pc}
 800c38e:	f002 ff1a 	bl	800f1c6 <__malloc_lock>
 800c392:	4a21      	ldr	r2, [pc, #132]	; (800c418 <_malloc_r+0xac>)
 800c394:	6814      	ldr	r4, [r2, #0]
 800c396:	4621      	mov	r1, r4
 800c398:	b991      	cbnz	r1, 800c3c0 <_malloc_r+0x54>
 800c39a:	4c20      	ldr	r4, [pc, #128]	; (800c41c <_malloc_r+0xb0>)
 800c39c:	6823      	ldr	r3, [r4, #0]
 800c39e:	b91b      	cbnz	r3, 800c3a8 <_malloc_r+0x3c>
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	f000 fe7b 	bl	800d09c <_sbrk_r>
 800c3a6:	6020      	str	r0, [r4, #0]
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	4630      	mov	r0, r6
 800c3ac:	f000 fe76 	bl	800d09c <_sbrk_r>
 800c3b0:	1c43      	adds	r3, r0, #1
 800c3b2:	d124      	bne.n	800c3fe <_malloc_r+0x92>
 800c3b4:	230c      	movs	r3, #12
 800c3b6:	6033      	str	r3, [r6, #0]
 800c3b8:	4630      	mov	r0, r6
 800c3ba:	f002 ff05 	bl	800f1c8 <__malloc_unlock>
 800c3be:	e7e4      	b.n	800c38a <_malloc_r+0x1e>
 800c3c0:	680b      	ldr	r3, [r1, #0]
 800c3c2:	1b5b      	subs	r3, r3, r5
 800c3c4:	d418      	bmi.n	800c3f8 <_malloc_r+0x8c>
 800c3c6:	2b0b      	cmp	r3, #11
 800c3c8:	d90f      	bls.n	800c3ea <_malloc_r+0x7e>
 800c3ca:	600b      	str	r3, [r1, #0]
 800c3cc:	50cd      	str	r5, [r1, r3]
 800c3ce:	18cc      	adds	r4, r1, r3
 800c3d0:	4630      	mov	r0, r6
 800c3d2:	f002 fef9 	bl	800f1c8 <__malloc_unlock>
 800c3d6:	f104 000b 	add.w	r0, r4, #11
 800c3da:	1d23      	adds	r3, r4, #4
 800c3dc:	f020 0007 	bic.w	r0, r0, #7
 800c3e0:	1ac3      	subs	r3, r0, r3
 800c3e2:	d0d3      	beq.n	800c38c <_malloc_r+0x20>
 800c3e4:	425a      	negs	r2, r3
 800c3e6:	50e2      	str	r2, [r4, r3]
 800c3e8:	e7d0      	b.n	800c38c <_malloc_r+0x20>
 800c3ea:	428c      	cmp	r4, r1
 800c3ec:	684b      	ldr	r3, [r1, #4]
 800c3ee:	bf16      	itet	ne
 800c3f0:	6063      	strne	r3, [r4, #4]
 800c3f2:	6013      	streq	r3, [r2, #0]
 800c3f4:	460c      	movne	r4, r1
 800c3f6:	e7eb      	b.n	800c3d0 <_malloc_r+0x64>
 800c3f8:	460c      	mov	r4, r1
 800c3fa:	6849      	ldr	r1, [r1, #4]
 800c3fc:	e7cc      	b.n	800c398 <_malloc_r+0x2c>
 800c3fe:	1cc4      	adds	r4, r0, #3
 800c400:	f024 0403 	bic.w	r4, r4, #3
 800c404:	42a0      	cmp	r0, r4
 800c406:	d005      	beq.n	800c414 <_malloc_r+0xa8>
 800c408:	1a21      	subs	r1, r4, r0
 800c40a:	4630      	mov	r0, r6
 800c40c:	f000 fe46 	bl	800d09c <_sbrk_r>
 800c410:	3001      	adds	r0, #1
 800c412:	d0cf      	beq.n	800c3b4 <_malloc_r+0x48>
 800c414:	6025      	str	r5, [r4, #0]
 800c416:	e7db      	b.n	800c3d0 <_malloc_r+0x64>
 800c418:	2000057c 	.word	0x2000057c
 800c41c:	20000580 	.word	0x20000580

0800c420 <__cvt>:
 800c420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c424:	ec55 4b10 	vmov	r4, r5, d0
 800c428:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c42a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c42e:	2d00      	cmp	r5, #0
 800c430:	460e      	mov	r6, r1
 800c432:	4691      	mov	r9, r2
 800c434:	4619      	mov	r1, r3
 800c436:	bfb8      	it	lt
 800c438:	4622      	movlt	r2, r4
 800c43a:	462b      	mov	r3, r5
 800c43c:	f027 0720 	bic.w	r7, r7, #32
 800c440:	bfbb      	ittet	lt
 800c442:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c446:	461d      	movlt	r5, r3
 800c448:	2300      	movge	r3, #0
 800c44a:	232d      	movlt	r3, #45	; 0x2d
 800c44c:	bfb8      	it	lt
 800c44e:	4614      	movlt	r4, r2
 800c450:	2f46      	cmp	r7, #70	; 0x46
 800c452:	700b      	strb	r3, [r1, #0]
 800c454:	d004      	beq.n	800c460 <__cvt+0x40>
 800c456:	2f45      	cmp	r7, #69	; 0x45
 800c458:	d100      	bne.n	800c45c <__cvt+0x3c>
 800c45a:	3601      	adds	r6, #1
 800c45c:	2102      	movs	r1, #2
 800c45e:	e000      	b.n	800c462 <__cvt+0x42>
 800c460:	2103      	movs	r1, #3
 800c462:	ab03      	add	r3, sp, #12
 800c464:	9301      	str	r3, [sp, #4]
 800c466:	ab02      	add	r3, sp, #8
 800c468:	9300      	str	r3, [sp, #0]
 800c46a:	4632      	mov	r2, r6
 800c46c:	4653      	mov	r3, sl
 800c46e:	ec45 4b10 	vmov	d0, r4, r5
 800c472:	f001 fd99 	bl	800dfa8 <_dtoa_r>
 800c476:	2f47      	cmp	r7, #71	; 0x47
 800c478:	4680      	mov	r8, r0
 800c47a:	d102      	bne.n	800c482 <__cvt+0x62>
 800c47c:	f019 0f01 	tst.w	r9, #1
 800c480:	d026      	beq.n	800c4d0 <__cvt+0xb0>
 800c482:	2f46      	cmp	r7, #70	; 0x46
 800c484:	eb08 0906 	add.w	r9, r8, r6
 800c488:	d111      	bne.n	800c4ae <__cvt+0x8e>
 800c48a:	f898 3000 	ldrb.w	r3, [r8]
 800c48e:	2b30      	cmp	r3, #48	; 0x30
 800c490:	d10a      	bne.n	800c4a8 <__cvt+0x88>
 800c492:	2200      	movs	r2, #0
 800c494:	2300      	movs	r3, #0
 800c496:	4620      	mov	r0, r4
 800c498:	4629      	mov	r1, r5
 800c49a:	f7f4 fb15 	bl	8000ac8 <__aeabi_dcmpeq>
 800c49e:	b918      	cbnz	r0, 800c4a8 <__cvt+0x88>
 800c4a0:	f1c6 0601 	rsb	r6, r6, #1
 800c4a4:	f8ca 6000 	str.w	r6, [sl]
 800c4a8:	f8da 3000 	ldr.w	r3, [sl]
 800c4ac:	4499      	add	r9, r3
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	4629      	mov	r1, r5
 800c4b6:	f7f4 fb07 	bl	8000ac8 <__aeabi_dcmpeq>
 800c4ba:	b938      	cbnz	r0, 800c4cc <__cvt+0xac>
 800c4bc:	2230      	movs	r2, #48	; 0x30
 800c4be:	9b03      	ldr	r3, [sp, #12]
 800c4c0:	454b      	cmp	r3, r9
 800c4c2:	d205      	bcs.n	800c4d0 <__cvt+0xb0>
 800c4c4:	1c59      	adds	r1, r3, #1
 800c4c6:	9103      	str	r1, [sp, #12]
 800c4c8:	701a      	strb	r2, [r3, #0]
 800c4ca:	e7f8      	b.n	800c4be <__cvt+0x9e>
 800c4cc:	f8cd 900c 	str.w	r9, [sp, #12]
 800c4d0:	9b03      	ldr	r3, [sp, #12]
 800c4d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4d4:	eba3 0308 	sub.w	r3, r3, r8
 800c4d8:	4640      	mov	r0, r8
 800c4da:	6013      	str	r3, [r2, #0]
 800c4dc:	b004      	add	sp, #16
 800c4de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c4e2 <__exponent>:
 800c4e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4e4:	2900      	cmp	r1, #0
 800c4e6:	4604      	mov	r4, r0
 800c4e8:	bfba      	itte	lt
 800c4ea:	4249      	neglt	r1, r1
 800c4ec:	232d      	movlt	r3, #45	; 0x2d
 800c4ee:	232b      	movge	r3, #43	; 0x2b
 800c4f0:	2909      	cmp	r1, #9
 800c4f2:	f804 2b02 	strb.w	r2, [r4], #2
 800c4f6:	7043      	strb	r3, [r0, #1]
 800c4f8:	dd20      	ble.n	800c53c <__exponent+0x5a>
 800c4fa:	f10d 0307 	add.w	r3, sp, #7
 800c4fe:	461f      	mov	r7, r3
 800c500:	260a      	movs	r6, #10
 800c502:	fb91 f5f6 	sdiv	r5, r1, r6
 800c506:	fb06 1115 	mls	r1, r6, r5, r1
 800c50a:	3130      	adds	r1, #48	; 0x30
 800c50c:	2d09      	cmp	r5, #9
 800c50e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c512:	f103 32ff 	add.w	r2, r3, #4294967295
 800c516:	4629      	mov	r1, r5
 800c518:	dc09      	bgt.n	800c52e <__exponent+0x4c>
 800c51a:	3130      	adds	r1, #48	; 0x30
 800c51c:	3b02      	subs	r3, #2
 800c51e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c522:	42bb      	cmp	r3, r7
 800c524:	4622      	mov	r2, r4
 800c526:	d304      	bcc.n	800c532 <__exponent+0x50>
 800c528:	1a10      	subs	r0, r2, r0
 800c52a:	b003      	add	sp, #12
 800c52c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c52e:	4613      	mov	r3, r2
 800c530:	e7e7      	b.n	800c502 <__exponent+0x20>
 800c532:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c536:	f804 2b01 	strb.w	r2, [r4], #1
 800c53a:	e7f2      	b.n	800c522 <__exponent+0x40>
 800c53c:	2330      	movs	r3, #48	; 0x30
 800c53e:	4419      	add	r1, r3
 800c540:	7083      	strb	r3, [r0, #2]
 800c542:	1d02      	adds	r2, r0, #4
 800c544:	70c1      	strb	r1, [r0, #3]
 800c546:	e7ef      	b.n	800c528 <__exponent+0x46>

0800c548 <_printf_float>:
 800c548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c54c:	b08d      	sub	sp, #52	; 0x34
 800c54e:	460c      	mov	r4, r1
 800c550:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c554:	4616      	mov	r6, r2
 800c556:	461f      	mov	r7, r3
 800c558:	4605      	mov	r5, r0
 800c55a:	f002 fe09 	bl	800f170 <_localeconv_r>
 800c55e:	6803      	ldr	r3, [r0, #0]
 800c560:	9304      	str	r3, [sp, #16]
 800c562:	4618      	mov	r0, r3
 800c564:	f7f3 fe34 	bl	80001d0 <strlen>
 800c568:	2300      	movs	r3, #0
 800c56a:	930a      	str	r3, [sp, #40]	; 0x28
 800c56c:	f8d8 3000 	ldr.w	r3, [r8]
 800c570:	9005      	str	r0, [sp, #20]
 800c572:	3307      	adds	r3, #7
 800c574:	f023 0307 	bic.w	r3, r3, #7
 800c578:	f103 0208 	add.w	r2, r3, #8
 800c57c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c580:	f8d4 b000 	ldr.w	fp, [r4]
 800c584:	f8c8 2000 	str.w	r2, [r8]
 800c588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c590:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c594:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c598:	9307      	str	r3, [sp, #28]
 800c59a:	f8cd 8018 	str.w	r8, [sp, #24]
 800c59e:	f04f 32ff 	mov.w	r2, #4294967295
 800c5a2:	4ba7      	ldr	r3, [pc, #668]	; (800c840 <_printf_float+0x2f8>)
 800c5a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5a8:	f7f4 fac0 	bl	8000b2c <__aeabi_dcmpun>
 800c5ac:	bb70      	cbnz	r0, 800c60c <_printf_float+0xc4>
 800c5ae:	f04f 32ff 	mov.w	r2, #4294967295
 800c5b2:	4ba3      	ldr	r3, [pc, #652]	; (800c840 <_printf_float+0x2f8>)
 800c5b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5b8:	f7f4 fa9a 	bl	8000af0 <__aeabi_dcmple>
 800c5bc:	bb30      	cbnz	r0, 800c60c <_printf_float+0xc4>
 800c5be:	2200      	movs	r2, #0
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	4640      	mov	r0, r8
 800c5c4:	4649      	mov	r1, r9
 800c5c6:	f7f4 fa89 	bl	8000adc <__aeabi_dcmplt>
 800c5ca:	b110      	cbz	r0, 800c5d2 <_printf_float+0x8a>
 800c5cc:	232d      	movs	r3, #45	; 0x2d
 800c5ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5d2:	4a9c      	ldr	r2, [pc, #624]	; (800c844 <_printf_float+0x2fc>)
 800c5d4:	4b9c      	ldr	r3, [pc, #624]	; (800c848 <_printf_float+0x300>)
 800c5d6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c5da:	bf8c      	ite	hi
 800c5dc:	4690      	movhi	r8, r2
 800c5de:	4698      	movls	r8, r3
 800c5e0:	2303      	movs	r3, #3
 800c5e2:	f02b 0204 	bic.w	r2, fp, #4
 800c5e6:	6123      	str	r3, [r4, #16]
 800c5e8:	6022      	str	r2, [r4, #0]
 800c5ea:	f04f 0900 	mov.w	r9, #0
 800c5ee:	9700      	str	r7, [sp, #0]
 800c5f0:	4633      	mov	r3, r6
 800c5f2:	aa0b      	add	r2, sp, #44	; 0x2c
 800c5f4:	4621      	mov	r1, r4
 800c5f6:	4628      	mov	r0, r5
 800c5f8:	f000 f9e6 	bl	800c9c8 <_printf_common>
 800c5fc:	3001      	adds	r0, #1
 800c5fe:	f040 808d 	bne.w	800c71c <_printf_float+0x1d4>
 800c602:	f04f 30ff 	mov.w	r0, #4294967295
 800c606:	b00d      	add	sp, #52	; 0x34
 800c608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c60c:	4642      	mov	r2, r8
 800c60e:	464b      	mov	r3, r9
 800c610:	4640      	mov	r0, r8
 800c612:	4649      	mov	r1, r9
 800c614:	f7f4 fa8a 	bl	8000b2c <__aeabi_dcmpun>
 800c618:	b110      	cbz	r0, 800c620 <_printf_float+0xd8>
 800c61a:	4a8c      	ldr	r2, [pc, #560]	; (800c84c <_printf_float+0x304>)
 800c61c:	4b8c      	ldr	r3, [pc, #560]	; (800c850 <_printf_float+0x308>)
 800c61e:	e7da      	b.n	800c5d6 <_printf_float+0x8e>
 800c620:	6861      	ldr	r1, [r4, #4]
 800c622:	1c4b      	adds	r3, r1, #1
 800c624:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c628:	a80a      	add	r0, sp, #40	; 0x28
 800c62a:	d13e      	bne.n	800c6aa <_printf_float+0x162>
 800c62c:	2306      	movs	r3, #6
 800c62e:	6063      	str	r3, [r4, #4]
 800c630:	2300      	movs	r3, #0
 800c632:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c636:	ab09      	add	r3, sp, #36	; 0x24
 800c638:	9300      	str	r3, [sp, #0]
 800c63a:	ec49 8b10 	vmov	d0, r8, r9
 800c63e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c642:	6022      	str	r2, [r4, #0]
 800c644:	f8cd a004 	str.w	sl, [sp, #4]
 800c648:	6861      	ldr	r1, [r4, #4]
 800c64a:	4628      	mov	r0, r5
 800c64c:	f7ff fee8 	bl	800c420 <__cvt>
 800c650:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c654:	2b47      	cmp	r3, #71	; 0x47
 800c656:	4680      	mov	r8, r0
 800c658:	d109      	bne.n	800c66e <_printf_float+0x126>
 800c65a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c65c:	1cd8      	adds	r0, r3, #3
 800c65e:	db02      	blt.n	800c666 <_printf_float+0x11e>
 800c660:	6862      	ldr	r2, [r4, #4]
 800c662:	4293      	cmp	r3, r2
 800c664:	dd47      	ble.n	800c6f6 <_printf_float+0x1ae>
 800c666:	f1aa 0a02 	sub.w	sl, sl, #2
 800c66a:	fa5f fa8a 	uxtb.w	sl, sl
 800c66e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c672:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c674:	d824      	bhi.n	800c6c0 <_printf_float+0x178>
 800c676:	3901      	subs	r1, #1
 800c678:	4652      	mov	r2, sl
 800c67a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c67e:	9109      	str	r1, [sp, #36]	; 0x24
 800c680:	f7ff ff2f 	bl	800c4e2 <__exponent>
 800c684:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c686:	1813      	adds	r3, r2, r0
 800c688:	2a01      	cmp	r2, #1
 800c68a:	4681      	mov	r9, r0
 800c68c:	6123      	str	r3, [r4, #16]
 800c68e:	dc02      	bgt.n	800c696 <_printf_float+0x14e>
 800c690:	6822      	ldr	r2, [r4, #0]
 800c692:	07d1      	lsls	r1, r2, #31
 800c694:	d501      	bpl.n	800c69a <_printf_float+0x152>
 800c696:	3301      	adds	r3, #1
 800c698:	6123      	str	r3, [r4, #16]
 800c69a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d0a5      	beq.n	800c5ee <_printf_float+0xa6>
 800c6a2:	232d      	movs	r3, #45	; 0x2d
 800c6a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6a8:	e7a1      	b.n	800c5ee <_printf_float+0xa6>
 800c6aa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c6ae:	f000 8177 	beq.w	800c9a0 <_printf_float+0x458>
 800c6b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c6b6:	d1bb      	bne.n	800c630 <_printf_float+0xe8>
 800c6b8:	2900      	cmp	r1, #0
 800c6ba:	d1b9      	bne.n	800c630 <_printf_float+0xe8>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e7b6      	b.n	800c62e <_printf_float+0xe6>
 800c6c0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c6c4:	d119      	bne.n	800c6fa <_printf_float+0x1b2>
 800c6c6:	2900      	cmp	r1, #0
 800c6c8:	6863      	ldr	r3, [r4, #4]
 800c6ca:	dd0c      	ble.n	800c6e6 <_printf_float+0x19e>
 800c6cc:	6121      	str	r1, [r4, #16]
 800c6ce:	b913      	cbnz	r3, 800c6d6 <_printf_float+0x18e>
 800c6d0:	6822      	ldr	r2, [r4, #0]
 800c6d2:	07d2      	lsls	r2, r2, #31
 800c6d4:	d502      	bpl.n	800c6dc <_printf_float+0x194>
 800c6d6:	3301      	adds	r3, #1
 800c6d8:	440b      	add	r3, r1
 800c6da:	6123      	str	r3, [r4, #16]
 800c6dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6de:	65a3      	str	r3, [r4, #88]	; 0x58
 800c6e0:	f04f 0900 	mov.w	r9, #0
 800c6e4:	e7d9      	b.n	800c69a <_printf_float+0x152>
 800c6e6:	b913      	cbnz	r3, 800c6ee <_printf_float+0x1a6>
 800c6e8:	6822      	ldr	r2, [r4, #0]
 800c6ea:	07d0      	lsls	r0, r2, #31
 800c6ec:	d501      	bpl.n	800c6f2 <_printf_float+0x1aa>
 800c6ee:	3302      	adds	r3, #2
 800c6f0:	e7f3      	b.n	800c6da <_printf_float+0x192>
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	e7f1      	b.n	800c6da <_printf_float+0x192>
 800c6f6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c6fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c6fe:	4293      	cmp	r3, r2
 800c700:	db05      	blt.n	800c70e <_printf_float+0x1c6>
 800c702:	6822      	ldr	r2, [r4, #0]
 800c704:	6123      	str	r3, [r4, #16]
 800c706:	07d1      	lsls	r1, r2, #31
 800c708:	d5e8      	bpl.n	800c6dc <_printf_float+0x194>
 800c70a:	3301      	adds	r3, #1
 800c70c:	e7e5      	b.n	800c6da <_printf_float+0x192>
 800c70e:	2b00      	cmp	r3, #0
 800c710:	bfd4      	ite	le
 800c712:	f1c3 0302 	rsble	r3, r3, #2
 800c716:	2301      	movgt	r3, #1
 800c718:	4413      	add	r3, r2
 800c71a:	e7de      	b.n	800c6da <_printf_float+0x192>
 800c71c:	6823      	ldr	r3, [r4, #0]
 800c71e:	055a      	lsls	r2, r3, #21
 800c720:	d407      	bmi.n	800c732 <_printf_float+0x1ea>
 800c722:	6923      	ldr	r3, [r4, #16]
 800c724:	4642      	mov	r2, r8
 800c726:	4631      	mov	r1, r6
 800c728:	4628      	mov	r0, r5
 800c72a:	47b8      	blx	r7
 800c72c:	3001      	adds	r0, #1
 800c72e:	d12b      	bne.n	800c788 <_printf_float+0x240>
 800c730:	e767      	b.n	800c602 <_printf_float+0xba>
 800c732:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c736:	f240 80dc 	bls.w	800c8f2 <_printf_float+0x3aa>
 800c73a:	2200      	movs	r2, #0
 800c73c:	2300      	movs	r3, #0
 800c73e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c742:	f7f4 f9c1 	bl	8000ac8 <__aeabi_dcmpeq>
 800c746:	2800      	cmp	r0, #0
 800c748:	d033      	beq.n	800c7b2 <_printf_float+0x26a>
 800c74a:	2301      	movs	r3, #1
 800c74c:	4a41      	ldr	r2, [pc, #260]	; (800c854 <_printf_float+0x30c>)
 800c74e:	4631      	mov	r1, r6
 800c750:	4628      	mov	r0, r5
 800c752:	47b8      	blx	r7
 800c754:	3001      	adds	r0, #1
 800c756:	f43f af54 	beq.w	800c602 <_printf_float+0xba>
 800c75a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c75e:	429a      	cmp	r2, r3
 800c760:	db02      	blt.n	800c768 <_printf_float+0x220>
 800c762:	6823      	ldr	r3, [r4, #0]
 800c764:	07d8      	lsls	r0, r3, #31
 800c766:	d50f      	bpl.n	800c788 <_printf_float+0x240>
 800c768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c76c:	4631      	mov	r1, r6
 800c76e:	4628      	mov	r0, r5
 800c770:	47b8      	blx	r7
 800c772:	3001      	adds	r0, #1
 800c774:	f43f af45 	beq.w	800c602 <_printf_float+0xba>
 800c778:	f04f 0800 	mov.w	r8, #0
 800c77c:	f104 091a 	add.w	r9, r4, #26
 800c780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c782:	3b01      	subs	r3, #1
 800c784:	4543      	cmp	r3, r8
 800c786:	dc09      	bgt.n	800c79c <_printf_float+0x254>
 800c788:	6823      	ldr	r3, [r4, #0]
 800c78a:	079b      	lsls	r3, r3, #30
 800c78c:	f100 8103 	bmi.w	800c996 <_printf_float+0x44e>
 800c790:	68e0      	ldr	r0, [r4, #12]
 800c792:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c794:	4298      	cmp	r0, r3
 800c796:	bfb8      	it	lt
 800c798:	4618      	movlt	r0, r3
 800c79a:	e734      	b.n	800c606 <_printf_float+0xbe>
 800c79c:	2301      	movs	r3, #1
 800c79e:	464a      	mov	r2, r9
 800c7a0:	4631      	mov	r1, r6
 800c7a2:	4628      	mov	r0, r5
 800c7a4:	47b8      	blx	r7
 800c7a6:	3001      	adds	r0, #1
 800c7a8:	f43f af2b 	beq.w	800c602 <_printf_float+0xba>
 800c7ac:	f108 0801 	add.w	r8, r8, #1
 800c7b0:	e7e6      	b.n	800c780 <_printf_float+0x238>
 800c7b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	dc2b      	bgt.n	800c810 <_printf_float+0x2c8>
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	4a26      	ldr	r2, [pc, #152]	; (800c854 <_printf_float+0x30c>)
 800c7bc:	4631      	mov	r1, r6
 800c7be:	4628      	mov	r0, r5
 800c7c0:	47b8      	blx	r7
 800c7c2:	3001      	adds	r0, #1
 800c7c4:	f43f af1d 	beq.w	800c602 <_printf_float+0xba>
 800c7c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7ca:	b923      	cbnz	r3, 800c7d6 <_printf_float+0x28e>
 800c7cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7ce:	b913      	cbnz	r3, 800c7d6 <_printf_float+0x28e>
 800c7d0:	6823      	ldr	r3, [r4, #0]
 800c7d2:	07d9      	lsls	r1, r3, #31
 800c7d4:	d5d8      	bpl.n	800c788 <_printf_float+0x240>
 800c7d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7da:	4631      	mov	r1, r6
 800c7dc:	4628      	mov	r0, r5
 800c7de:	47b8      	blx	r7
 800c7e0:	3001      	adds	r0, #1
 800c7e2:	f43f af0e 	beq.w	800c602 <_printf_float+0xba>
 800c7e6:	f04f 0900 	mov.w	r9, #0
 800c7ea:	f104 0a1a 	add.w	sl, r4, #26
 800c7ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7f0:	425b      	negs	r3, r3
 800c7f2:	454b      	cmp	r3, r9
 800c7f4:	dc01      	bgt.n	800c7fa <_printf_float+0x2b2>
 800c7f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7f8:	e794      	b.n	800c724 <_printf_float+0x1dc>
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	4652      	mov	r2, sl
 800c7fe:	4631      	mov	r1, r6
 800c800:	4628      	mov	r0, r5
 800c802:	47b8      	blx	r7
 800c804:	3001      	adds	r0, #1
 800c806:	f43f aefc 	beq.w	800c602 <_printf_float+0xba>
 800c80a:	f109 0901 	add.w	r9, r9, #1
 800c80e:	e7ee      	b.n	800c7ee <_printf_float+0x2a6>
 800c810:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c812:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c814:	429a      	cmp	r2, r3
 800c816:	bfa8      	it	ge
 800c818:	461a      	movge	r2, r3
 800c81a:	2a00      	cmp	r2, #0
 800c81c:	4691      	mov	r9, r2
 800c81e:	dd07      	ble.n	800c830 <_printf_float+0x2e8>
 800c820:	4613      	mov	r3, r2
 800c822:	4631      	mov	r1, r6
 800c824:	4642      	mov	r2, r8
 800c826:	4628      	mov	r0, r5
 800c828:	47b8      	blx	r7
 800c82a:	3001      	adds	r0, #1
 800c82c:	f43f aee9 	beq.w	800c602 <_printf_float+0xba>
 800c830:	f104 031a 	add.w	r3, r4, #26
 800c834:	f04f 0b00 	mov.w	fp, #0
 800c838:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c83c:	9306      	str	r3, [sp, #24]
 800c83e:	e015      	b.n	800c86c <_printf_float+0x324>
 800c840:	7fefffff 	.word	0x7fefffff
 800c844:	08010104 	.word	0x08010104
 800c848:	08010100 	.word	0x08010100
 800c84c:	0801010c 	.word	0x0801010c
 800c850:	08010108 	.word	0x08010108
 800c854:	08010110 	.word	0x08010110
 800c858:	2301      	movs	r3, #1
 800c85a:	9a06      	ldr	r2, [sp, #24]
 800c85c:	4631      	mov	r1, r6
 800c85e:	4628      	mov	r0, r5
 800c860:	47b8      	blx	r7
 800c862:	3001      	adds	r0, #1
 800c864:	f43f aecd 	beq.w	800c602 <_printf_float+0xba>
 800c868:	f10b 0b01 	add.w	fp, fp, #1
 800c86c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c870:	ebaa 0309 	sub.w	r3, sl, r9
 800c874:	455b      	cmp	r3, fp
 800c876:	dcef      	bgt.n	800c858 <_printf_float+0x310>
 800c878:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c87c:	429a      	cmp	r2, r3
 800c87e:	44d0      	add	r8, sl
 800c880:	db15      	blt.n	800c8ae <_printf_float+0x366>
 800c882:	6823      	ldr	r3, [r4, #0]
 800c884:	07da      	lsls	r2, r3, #31
 800c886:	d412      	bmi.n	800c8ae <_printf_float+0x366>
 800c888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c88a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c88c:	eba3 020a 	sub.w	r2, r3, sl
 800c890:	eba3 0a01 	sub.w	sl, r3, r1
 800c894:	4592      	cmp	sl, r2
 800c896:	bfa8      	it	ge
 800c898:	4692      	movge	sl, r2
 800c89a:	f1ba 0f00 	cmp.w	sl, #0
 800c89e:	dc0e      	bgt.n	800c8be <_printf_float+0x376>
 800c8a0:	f04f 0800 	mov.w	r8, #0
 800c8a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c8a8:	f104 091a 	add.w	r9, r4, #26
 800c8ac:	e019      	b.n	800c8e2 <_printf_float+0x39a>
 800c8ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8b2:	4631      	mov	r1, r6
 800c8b4:	4628      	mov	r0, r5
 800c8b6:	47b8      	blx	r7
 800c8b8:	3001      	adds	r0, #1
 800c8ba:	d1e5      	bne.n	800c888 <_printf_float+0x340>
 800c8bc:	e6a1      	b.n	800c602 <_printf_float+0xba>
 800c8be:	4653      	mov	r3, sl
 800c8c0:	4642      	mov	r2, r8
 800c8c2:	4631      	mov	r1, r6
 800c8c4:	4628      	mov	r0, r5
 800c8c6:	47b8      	blx	r7
 800c8c8:	3001      	adds	r0, #1
 800c8ca:	d1e9      	bne.n	800c8a0 <_printf_float+0x358>
 800c8cc:	e699      	b.n	800c602 <_printf_float+0xba>
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	464a      	mov	r2, r9
 800c8d2:	4631      	mov	r1, r6
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	47b8      	blx	r7
 800c8d8:	3001      	adds	r0, #1
 800c8da:	f43f ae92 	beq.w	800c602 <_printf_float+0xba>
 800c8de:	f108 0801 	add.w	r8, r8, #1
 800c8e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c8e6:	1a9b      	subs	r3, r3, r2
 800c8e8:	eba3 030a 	sub.w	r3, r3, sl
 800c8ec:	4543      	cmp	r3, r8
 800c8ee:	dcee      	bgt.n	800c8ce <_printf_float+0x386>
 800c8f0:	e74a      	b.n	800c788 <_printf_float+0x240>
 800c8f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c8f4:	2a01      	cmp	r2, #1
 800c8f6:	dc01      	bgt.n	800c8fc <_printf_float+0x3b4>
 800c8f8:	07db      	lsls	r3, r3, #31
 800c8fa:	d53a      	bpl.n	800c972 <_printf_float+0x42a>
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	4642      	mov	r2, r8
 800c900:	4631      	mov	r1, r6
 800c902:	4628      	mov	r0, r5
 800c904:	47b8      	blx	r7
 800c906:	3001      	adds	r0, #1
 800c908:	f43f ae7b 	beq.w	800c602 <_printf_float+0xba>
 800c90c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c910:	4631      	mov	r1, r6
 800c912:	4628      	mov	r0, r5
 800c914:	47b8      	blx	r7
 800c916:	3001      	adds	r0, #1
 800c918:	f108 0801 	add.w	r8, r8, #1
 800c91c:	f43f ae71 	beq.w	800c602 <_printf_float+0xba>
 800c920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c922:	2200      	movs	r2, #0
 800c924:	f103 3aff 	add.w	sl, r3, #4294967295
 800c928:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c92c:	2300      	movs	r3, #0
 800c92e:	f7f4 f8cb 	bl	8000ac8 <__aeabi_dcmpeq>
 800c932:	b9c8      	cbnz	r0, 800c968 <_printf_float+0x420>
 800c934:	4653      	mov	r3, sl
 800c936:	4642      	mov	r2, r8
 800c938:	4631      	mov	r1, r6
 800c93a:	4628      	mov	r0, r5
 800c93c:	47b8      	blx	r7
 800c93e:	3001      	adds	r0, #1
 800c940:	d10e      	bne.n	800c960 <_printf_float+0x418>
 800c942:	e65e      	b.n	800c602 <_printf_float+0xba>
 800c944:	2301      	movs	r3, #1
 800c946:	4652      	mov	r2, sl
 800c948:	4631      	mov	r1, r6
 800c94a:	4628      	mov	r0, r5
 800c94c:	47b8      	blx	r7
 800c94e:	3001      	adds	r0, #1
 800c950:	f43f ae57 	beq.w	800c602 <_printf_float+0xba>
 800c954:	f108 0801 	add.w	r8, r8, #1
 800c958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c95a:	3b01      	subs	r3, #1
 800c95c:	4543      	cmp	r3, r8
 800c95e:	dcf1      	bgt.n	800c944 <_printf_float+0x3fc>
 800c960:	464b      	mov	r3, r9
 800c962:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c966:	e6de      	b.n	800c726 <_printf_float+0x1de>
 800c968:	f04f 0800 	mov.w	r8, #0
 800c96c:	f104 0a1a 	add.w	sl, r4, #26
 800c970:	e7f2      	b.n	800c958 <_printf_float+0x410>
 800c972:	2301      	movs	r3, #1
 800c974:	e7df      	b.n	800c936 <_printf_float+0x3ee>
 800c976:	2301      	movs	r3, #1
 800c978:	464a      	mov	r2, r9
 800c97a:	4631      	mov	r1, r6
 800c97c:	4628      	mov	r0, r5
 800c97e:	47b8      	blx	r7
 800c980:	3001      	adds	r0, #1
 800c982:	f43f ae3e 	beq.w	800c602 <_printf_float+0xba>
 800c986:	f108 0801 	add.w	r8, r8, #1
 800c98a:	68e3      	ldr	r3, [r4, #12]
 800c98c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c98e:	1a9b      	subs	r3, r3, r2
 800c990:	4543      	cmp	r3, r8
 800c992:	dcf0      	bgt.n	800c976 <_printf_float+0x42e>
 800c994:	e6fc      	b.n	800c790 <_printf_float+0x248>
 800c996:	f04f 0800 	mov.w	r8, #0
 800c99a:	f104 0919 	add.w	r9, r4, #25
 800c99e:	e7f4      	b.n	800c98a <_printf_float+0x442>
 800c9a0:	2900      	cmp	r1, #0
 800c9a2:	f43f ae8b 	beq.w	800c6bc <_printf_float+0x174>
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c9ac:	ab09      	add	r3, sp, #36	; 0x24
 800c9ae:	9300      	str	r3, [sp, #0]
 800c9b0:	ec49 8b10 	vmov	d0, r8, r9
 800c9b4:	6022      	str	r2, [r4, #0]
 800c9b6:	f8cd a004 	str.w	sl, [sp, #4]
 800c9ba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c9be:	4628      	mov	r0, r5
 800c9c0:	f7ff fd2e 	bl	800c420 <__cvt>
 800c9c4:	4680      	mov	r8, r0
 800c9c6:	e648      	b.n	800c65a <_printf_float+0x112>

0800c9c8 <_printf_common>:
 800c9c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9cc:	4691      	mov	r9, r2
 800c9ce:	461f      	mov	r7, r3
 800c9d0:	688a      	ldr	r2, [r1, #8]
 800c9d2:	690b      	ldr	r3, [r1, #16]
 800c9d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	bfb8      	it	lt
 800c9dc:	4613      	movlt	r3, r2
 800c9de:	f8c9 3000 	str.w	r3, [r9]
 800c9e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c9e6:	4606      	mov	r6, r0
 800c9e8:	460c      	mov	r4, r1
 800c9ea:	b112      	cbz	r2, 800c9f2 <_printf_common+0x2a>
 800c9ec:	3301      	adds	r3, #1
 800c9ee:	f8c9 3000 	str.w	r3, [r9]
 800c9f2:	6823      	ldr	r3, [r4, #0]
 800c9f4:	0699      	lsls	r1, r3, #26
 800c9f6:	bf42      	ittt	mi
 800c9f8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c9fc:	3302      	addmi	r3, #2
 800c9fe:	f8c9 3000 	strmi.w	r3, [r9]
 800ca02:	6825      	ldr	r5, [r4, #0]
 800ca04:	f015 0506 	ands.w	r5, r5, #6
 800ca08:	d107      	bne.n	800ca1a <_printf_common+0x52>
 800ca0a:	f104 0a19 	add.w	sl, r4, #25
 800ca0e:	68e3      	ldr	r3, [r4, #12]
 800ca10:	f8d9 2000 	ldr.w	r2, [r9]
 800ca14:	1a9b      	subs	r3, r3, r2
 800ca16:	42ab      	cmp	r3, r5
 800ca18:	dc28      	bgt.n	800ca6c <_printf_common+0xa4>
 800ca1a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ca1e:	6822      	ldr	r2, [r4, #0]
 800ca20:	3300      	adds	r3, #0
 800ca22:	bf18      	it	ne
 800ca24:	2301      	movne	r3, #1
 800ca26:	0692      	lsls	r2, r2, #26
 800ca28:	d42d      	bmi.n	800ca86 <_printf_common+0xbe>
 800ca2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca2e:	4639      	mov	r1, r7
 800ca30:	4630      	mov	r0, r6
 800ca32:	47c0      	blx	r8
 800ca34:	3001      	adds	r0, #1
 800ca36:	d020      	beq.n	800ca7a <_printf_common+0xb2>
 800ca38:	6823      	ldr	r3, [r4, #0]
 800ca3a:	68e5      	ldr	r5, [r4, #12]
 800ca3c:	f8d9 2000 	ldr.w	r2, [r9]
 800ca40:	f003 0306 	and.w	r3, r3, #6
 800ca44:	2b04      	cmp	r3, #4
 800ca46:	bf08      	it	eq
 800ca48:	1aad      	subeq	r5, r5, r2
 800ca4a:	68a3      	ldr	r3, [r4, #8]
 800ca4c:	6922      	ldr	r2, [r4, #16]
 800ca4e:	bf0c      	ite	eq
 800ca50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca54:	2500      	movne	r5, #0
 800ca56:	4293      	cmp	r3, r2
 800ca58:	bfc4      	itt	gt
 800ca5a:	1a9b      	subgt	r3, r3, r2
 800ca5c:	18ed      	addgt	r5, r5, r3
 800ca5e:	f04f 0900 	mov.w	r9, #0
 800ca62:	341a      	adds	r4, #26
 800ca64:	454d      	cmp	r5, r9
 800ca66:	d11a      	bne.n	800ca9e <_printf_common+0xd6>
 800ca68:	2000      	movs	r0, #0
 800ca6a:	e008      	b.n	800ca7e <_printf_common+0xb6>
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	4652      	mov	r2, sl
 800ca70:	4639      	mov	r1, r7
 800ca72:	4630      	mov	r0, r6
 800ca74:	47c0      	blx	r8
 800ca76:	3001      	adds	r0, #1
 800ca78:	d103      	bne.n	800ca82 <_printf_common+0xba>
 800ca7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ca7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca82:	3501      	adds	r5, #1
 800ca84:	e7c3      	b.n	800ca0e <_printf_common+0x46>
 800ca86:	18e1      	adds	r1, r4, r3
 800ca88:	1c5a      	adds	r2, r3, #1
 800ca8a:	2030      	movs	r0, #48	; 0x30
 800ca8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ca90:	4422      	add	r2, r4
 800ca92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ca96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ca9a:	3302      	adds	r3, #2
 800ca9c:	e7c5      	b.n	800ca2a <_printf_common+0x62>
 800ca9e:	2301      	movs	r3, #1
 800caa0:	4622      	mov	r2, r4
 800caa2:	4639      	mov	r1, r7
 800caa4:	4630      	mov	r0, r6
 800caa6:	47c0      	blx	r8
 800caa8:	3001      	adds	r0, #1
 800caaa:	d0e6      	beq.n	800ca7a <_printf_common+0xb2>
 800caac:	f109 0901 	add.w	r9, r9, #1
 800cab0:	e7d8      	b.n	800ca64 <_printf_common+0x9c>
	...

0800cab4 <_printf_i>:
 800cab4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cab8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cabc:	460c      	mov	r4, r1
 800cabe:	7e09      	ldrb	r1, [r1, #24]
 800cac0:	b085      	sub	sp, #20
 800cac2:	296e      	cmp	r1, #110	; 0x6e
 800cac4:	4617      	mov	r7, r2
 800cac6:	4606      	mov	r6, r0
 800cac8:	4698      	mov	r8, r3
 800caca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cacc:	f000 80b3 	beq.w	800cc36 <_printf_i+0x182>
 800cad0:	d822      	bhi.n	800cb18 <_printf_i+0x64>
 800cad2:	2963      	cmp	r1, #99	; 0x63
 800cad4:	d036      	beq.n	800cb44 <_printf_i+0x90>
 800cad6:	d80a      	bhi.n	800caee <_printf_i+0x3a>
 800cad8:	2900      	cmp	r1, #0
 800cada:	f000 80b9 	beq.w	800cc50 <_printf_i+0x19c>
 800cade:	2958      	cmp	r1, #88	; 0x58
 800cae0:	f000 8083 	beq.w	800cbea <_printf_i+0x136>
 800cae4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cae8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800caec:	e032      	b.n	800cb54 <_printf_i+0xa0>
 800caee:	2964      	cmp	r1, #100	; 0x64
 800caf0:	d001      	beq.n	800caf6 <_printf_i+0x42>
 800caf2:	2969      	cmp	r1, #105	; 0x69
 800caf4:	d1f6      	bne.n	800cae4 <_printf_i+0x30>
 800caf6:	6820      	ldr	r0, [r4, #0]
 800caf8:	6813      	ldr	r3, [r2, #0]
 800cafa:	0605      	lsls	r5, r0, #24
 800cafc:	f103 0104 	add.w	r1, r3, #4
 800cb00:	d52a      	bpl.n	800cb58 <_printf_i+0xa4>
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	6011      	str	r1, [r2, #0]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	da03      	bge.n	800cb12 <_printf_i+0x5e>
 800cb0a:	222d      	movs	r2, #45	; 0x2d
 800cb0c:	425b      	negs	r3, r3
 800cb0e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cb12:	486f      	ldr	r0, [pc, #444]	; (800ccd0 <_printf_i+0x21c>)
 800cb14:	220a      	movs	r2, #10
 800cb16:	e039      	b.n	800cb8c <_printf_i+0xd8>
 800cb18:	2973      	cmp	r1, #115	; 0x73
 800cb1a:	f000 809d 	beq.w	800cc58 <_printf_i+0x1a4>
 800cb1e:	d808      	bhi.n	800cb32 <_printf_i+0x7e>
 800cb20:	296f      	cmp	r1, #111	; 0x6f
 800cb22:	d020      	beq.n	800cb66 <_printf_i+0xb2>
 800cb24:	2970      	cmp	r1, #112	; 0x70
 800cb26:	d1dd      	bne.n	800cae4 <_printf_i+0x30>
 800cb28:	6823      	ldr	r3, [r4, #0]
 800cb2a:	f043 0320 	orr.w	r3, r3, #32
 800cb2e:	6023      	str	r3, [r4, #0]
 800cb30:	e003      	b.n	800cb3a <_printf_i+0x86>
 800cb32:	2975      	cmp	r1, #117	; 0x75
 800cb34:	d017      	beq.n	800cb66 <_printf_i+0xb2>
 800cb36:	2978      	cmp	r1, #120	; 0x78
 800cb38:	d1d4      	bne.n	800cae4 <_printf_i+0x30>
 800cb3a:	2378      	movs	r3, #120	; 0x78
 800cb3c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cb40:	4864      	ldr	r0, [pc, #400]	; (800ccd4 <_printf_i+0x220>)
 800cb42:	e055      	b.n	800cbf0 <_printf_i+0x13c>
 800cb44:	6813      	ldr	r3, [r2, #0]
 800cb46:	1d19      	adds	r1, r3, #4
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	6011      	str	r1, [r2, #0]
 800cb4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cb50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cb54:	2301      	movs	r3, #1
 800cb56:	e08c      	b.n	800cc72 <_printf_i+0x1be>
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	6011      	str	r1, [r2, #0]
 800cb5c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cb60:	bf18      	it	ne
 800cb62:	b21b      	sxthne	r3, r3
 800cb64:	e7cf      	b.n	800cb06 <_printf_i+0x52>
 800cb66:	6813      	ldr	r3, [r2, #0]
 800cb68:	6825      	ldr	r5, [r4, #0]
 800cb6a:	1d18      	adds	r0, r3, #4
 800cb6c:	6010      	str	r0, [r2, #0]
 800cb6e:	0628      	lsls	r0, r5, #24
 800cb70:	d501      	bpl.n	800cb76 <_printf_i+0xc2>
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	e002      	b.n	800cb7c <_printf_i+0xc8>
 800cb76:	0668      	lsls	r0, r5, #25
 800cb78:	d5fb      	bpl.n	800cb72 <_printf_i+0xbe>
 800cb7a:	881b      	ldrh	r3, [r3, #0]
 800cb7c:	4854      	ldr	r0, [pc, #336]	; (800ccd0 <_printf_i+0x21c>)
 800cb7e:	296f      	cmp	r1, #111	; 0x6f
 800cb80:	bf14      	ite	ne
 800cb82:	220a      	movne	r2, #10
 800cb84:	2208      	moveq	r2, #8
 800cb86:	2100      	movs	r1, #0
 800cb88:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cb8c:	6865      	ldr	r5, [r4, #4]
 800cb8e:	60a5      	str	r5, [r4, #8]
 800cb90:	2d00      	cmp	r5, #0
 800cb92:	f2c0 8095 	blt.w	800ccc0 <_printf_i+0x20c>
 800cb96:	6821      	ldr	r1, [r4, #0]
 800cb98:	f021 0104 	bic.w	r1, r1, #4
 800cb9c:	6021      	str	r1, [r4, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d13d      	bne.n	800cc1e <_printf_i+0x16a>
 800cba2:	2d00      	cmp	r5, #0
 800cba4:	f040 808e 	bne.w	800ccc4 <_printf_i+0x210>
 800cba8:	4665      	mov	r5, ip
 800cbaa:	2a08      	cmp	r2, #8
 800cbac:	d10b      	bne.n	800cbc6 <_printf_i+0x112>
 800cbae:	6823      	ldr	r3, [r4, #0]
 800cbb0:	07db      	lsls	r3, r3, #31
 800cbb2:	d508      	bpl.n	800cbc6 <_printf_i+0x112>
 800cbb4:	6923      	ldr	r3, [r4, #16]
 800cbb6:	6862      	ldr	r2, [r4, #4]
 800cbb8:	429a      	cmp	r2, r3
 800cbba:	bfde      	ittt	le
 800cbbc:	2330      	movle	r3, #48	; 0x30
 800cbbe:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cbc2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cbc6:	ebac 0305 	sub.w	r3, ip, r5
 800cbca:	6123      	str	r3, [r4, #16]
 800cbcc:	f8cd 8000 	str.w	r8, [sp]
 800cbd0:	463b      	mov	r3, r7
 800cbd2:	aa03      	add	r2, sp, #12
 800cbd4:	4621      	mov	r1, r4
 800cbd6:	4630      	mov	r0, r6
 800cbd8:	f7ff fef6 	bl	800c9c8 <_printf_common>
 800cbdc:	3001      	adds	r0, #1
 800cbde:	d14d      	bne.n	800cc7c <_printf_i+0x1c8>
 800cbe0:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe4:	b005      	add	sp, #20
 800cbe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbea:	4839      	ldr	r0, [pc, #228]	; (800ccd0 <_printf_i+0x21c>)
 800cbec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cbf0:	6813      	ldr	r3, [r2, #0]
 800cbf2:	6821      	ldr	r1, [r4, #0]
 800cbf4:	1d1d      	adds	r5, r3, #4
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	6015      	str	r5, [r2, #0]
 800cbfa:	060a      	lsls	r2, r1, #24
 800cbfc:	d50b      	bpl.n	800cc16 <_printf_i+0x162>
 800cbfe:	07ca      	lsls	r2, r1, #31
 800cc00:	bf44      	itt	mi
 800cc02:	f041 0120 	orrmi.w	r1, r1, #32
 800cc06:	6021      	strmi	r1, [r4, #0]
 800cc08:	b91b      	cbnz	r3, 800cc12 <_printf_i+0x15e>
 800cc0a:	6822      	ldr	r2, [r4, #0]
 800cc0c:	f022 0220 	bic.w	r2, r2, #32
 800cc10:	6022      	str	r2, [r4, #0]
 800cc12:	2210      	movs	r2, #16
 800cc14:	e7b7      	b.n	800cb86 <_printf_i+0xd2>
 800cc16:	064d      	lsls	r5, r1, #25
 800cc18:	bf48      	it	mi
 800cc1a:	b29b      	uxthmi	r3, r3
 800cc1c:	e7ef      	b.n	800cbfe <_printf_i+0x14a>
 800cc1e:	4665      	mov	r5, ip
 800cc20:	fbb3 f1f2 	udiv	r1, r3, r2
 800cc24:	fb02 3311 	mls	r3, r2, r1, r3
 800cc28:	5cc3      	ldrb	r3, [r0, r3]
 800cc2a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cc2e:	460b      	mov	r3, r1
 800cc30:	2900      	cmp	r1, #0
 800cc32:	d1f5      	bne.n	800cc20 <_printf_i+0x16c>
 800cc34:	e7b9      	b.n	800cbaa <_printf_i+0xf6>
 800cc36:	6813      	ldr	r3, [r2, #0]
 800cc38:	6825      	ldr	r5, [r4, #0]
 800cc3a:	6961      	ldr	r1, [r4, #20]
 800cc3c:	1d18      	adds	r0, r3, #4
 800cc3e:	6010      	str	r0, [r2, #0]
 800cc40:	0628      	lsls	r0, r5, #24
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	d501      	bpl.n	800cc4a <_printf_i+0x196>
 800cc46:	6019      	str	r1, [r3, #0]
 800cc48:	e002      	b.n	800cc50 <_printf_i+0x19c>
 800cc4a:	066a      	lsls	r2, r5, #25
 800cc4c:	d5fb      	bpl.n	800cc46 <_printf_i+0x192>
 800cc4e:	8019      	strh	r1, [r3, #0]
 800cc50:	2300      	movs	r3, #0
 800cc52:	6123      	str	r3, [r4, #16]
 800cc54:	4665      	mov	r5, ip
 800cc56:	e7b9      	b.n	800cbcc <_printf_i+0x118>
 800cc58:	6813      	ldr	r3, [r2, #0]
 800cc5a:	1d19      	adds	r1, r3, #4
 800cc5c:	6011      	str	r1, [r2, #0]
 800cc5e:	681d      	ldr	r5, [r3, #0]
 800cc60:	6862      	ldr	r2, [r4, #4]
 800cc62:	2100      	movs	r1, #0
 800cc64:	4628      	mov	r0, r5
 800cc66:	f7f3 fabb 	bl	80001e0 <memchr>
 800cc6a:	b108      	cbz	r0, 800cc70 <_printf_i+0x1bc>
 800cc6c:	1b40      	subs	r0, r0, r5
 800cc6e:	6060      	str	r0, [r4, #4]
 800cc70:	6863      	ldr	r3, [r4, #4]
 800cc72:	6123      	str	r3, [r4, #16]
 800cc74:	2300      	movs	r3, #0
 800cc76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc7a:	e7a7      	b.n	800cbcc <_printf_i+0x118>
 800cc7c:	6923      	ldr	r3, [r4, #16]
 800cc7e:	462a      	mov	r2, r5
 800cc80:	4639      	mov	r1, r7
 800cc82:	4630      	mov	r0, r6
 800cc84:	47c0      	blx	r8
 800cc86:	3001      	adds	r0, #1
 800cc88:	d0aa      	beq.n	800cbe0 <_printf_i+0x12c>
 800cc8a:	6823      	ldr	r3, [r4, #0]
 800cc8c:	079b      	lsls	r3, r3, #30
 800cc8e:	d413      	bmi.n	800ccb8 <_printf_i+0x204>
 800cc90:	68e0      	ldr	r0, [r4, #12]
 800cc92:	9b03      	ldr	r3, [sp, #12]
 800cc94:	4298      	cmp	r0, r3
 800cc96:	bfb8      	it	lt
 800cc98:	4618      	movlt	r0, r3
 800cc9a:	e7a3      	b.n	800cbe4 <_printf_i+0x130>
 800cc9c:	2301      	movs	r3, #1
 800cc9e:	464a      	mov	r2, r9
 800cca0:	4639      	mov	r1, r7
 800cca2:	4630      	mov	r0, r6
 800cca4:	47c0      	blx	r8
 800cca6:	3001      	adds	r0, #1
 800cca8:	d09a      	beq.n	800cbe0 <_printf_i+0x12c>
 800ccaa:	3501      	adds	r5, #1
 800ccac:	68e3      	ldr	r3, [r4, #12]
 800ccae:	9a03      	ldr	r2, [sp, #12]
 800ccb0:	1a9b      	subs	r3, r3, r2
 800ccb2:	42ab      	cmp	r3, r5
 800ccb4:	dcf2      	bgt.n	800cc9c <_printf_i+0x1e8>
 800ccb6:	e7eb      	b.n	800cc90 <_printf_i+0x1dc>
 800ccb8:	2500      	movs	r5, #0
 800ccba:	f104 0919 	add.w	r9, r4, #25
 800ccbe:	e7f5      	b.n	800ccac <_printf_i+0x1f8>
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d1ac      	bne.n	800cc1e <_printf_i+0x16a>
 800ccc4:	7803      	ldrb	r3, [r0, #0]
 800ccc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ccca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ccce:	e76c      	b.n	800cbaa <_printf_i+0xf6>
 800ccd0:	08010112 	.word	0x08010112
 800ccd4:	08010123 	.word	0x08010123

0800ccd8 <_scanf_float>:
 800ccd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccdc:	469a      	mov	sl, r3
 800ccde:	688b      	ldr	r3, [r1, #8]
 800cce0:	4616      	mov	r6, r2
 800cce2:	1e5a      	subs	r2, r3, #1
 800cce4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800cce8:	b087      	sub	sp, #28
 800ccea:	bf83      	ittte	hi
 800ccec:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800ccf0:	189b      	addhi	r3, r3, r2
 800ccf2:	9301      	strhi	r3, [sp, #4]
 800ccf4:	2300      	movls	r3, #0
 800ccf6:	bf86      	itte	hi
 800ccf8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ccfc:	608b      	strhi	r3, [r1, #8]
 800ccfe:	9301      	strls	r3, [sp, #4]
 800cd00:	680b      	ldr	r3, [r1, #0]
 800cd02:	4688      	mov	r8, r1
 800cd04:	f04f 0b00 	mov.w	fp, #0
 800cd08:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800cd0c:	f848 3b1c 	str.w	r3, [r8], #28
 800cd10:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800cd14:	4607      	mov	r7, r0
 800cd16:	460c      	mov	r4, r1
 800cd18:	4645      	mov	r5, r8
 800cd1a:	465a      	mov	r2, fp
 800cd1c:	46d9      	mov	r9, fp
 800cd1e:	f8cd b008 	str.w	fp, [sp, #8]
 800cd22:	68a1      	ldr	r1, [r4, #8]
 800cd24:	b181      	cbz	r1, 800cd48 <_scanf_float+0x70>
 800cd26:	6833      	ldr	r3, [r6, #0]
 800cd28:	781b      	ldrb	r3, [r3, #0]
 800cd2a:	2b49      	cmp	r3, #73	; 0x49
 800cd2c:	d071      	beq.n	800ce12 <_scanf_float+0x13a>
 800cd2e:	d84d      	bhi.n	800cdcc <_scanf_float+0xf4>
 800cd30:	2b39      	cmp	r3, #57	; 0x39
 800cd32:	d840      	bhi.n	800cdb6 <_scanf_float+0xde>
 800cd34:	2b31      	cmp	r3, #49	; 0x31
 800cd36:	f080 8088 	bcs.w	800ce4a <_scanf_float+0x172>
 800cd3a:	2b2d      	cmp	r3, #45	; 0x2d
 800cd3c:	f000 8090 	beq.w	800ce60 <_scanf_float+0x188>
 800cd40:	d815      	bhi.n	800cd6e <_scanf_float+0x96>
 800cd42:	2b2b      	cmp	r3, #43	; 0x2b
 800cd44:	f000 808c 	beq.w	800ce60 <_scanf_float+0x188>
 800cd48:	f1b9 0f00 	cmp.w	r9, #0
 800cd4c:	d003      	beq.n	800cd56 <_scanf_float+0x7e>
 800cd4e:	6823      	ldr	r3, [r4, #0]
 800cd50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cd54:	6023      	str	r3, [r4, #0]
 800cd56:	3a01      	subs	r2, #1
 800cd58:	2a01      	cmp	r2, #1
 800cd5a:	f200 80ea 	bhi.w	800cf32 <_scanf_float+0x25a>
 800cd5e:	4545      	cmp	r5, r8
 800cd60:	f200 80dc 	bhi.w	800cf1c <_scanf_float+0x244>
 800cd64:	2601      	movs	r6, #1
 800cd66:	4630      	mov	r0, r6
 800cd68:	b007      	add	sp, #28
 800cd6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd6e:	2b2e      	cmp	r3, #46	; 0x2e
 800cd70:	f000 809f 	beq.w	800ceb2 <_scanf_float+0x1da>
 800cd74:	2b30      	cmp	r3, #48	; 0x30
 800cd76:	d1e7      	bne.n	800cd48 <_scanf_float+0x70>
 800cd78:	6820      	ldr	r0, [r4, #0]
 800cd7a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800cd7e:	d064      	beq.n	800ce4a <_scanf_float+0x172>
 800cd80:	9b01      	ldr	r3, [sp, #4]
 800cd82:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800cd86:	6020      	str	r0, [r4, #0]
 800cd88:	f109 0901 	add.w	r9, r9, #1
 800cd8c:	b11b      	cbz	r3, 800cd96 <_scanf_float+0xbe>
 800cd8e:	3b01      	subs	r3, #1
 800cd90:	3101      	adds	r1, #1
 800cd92:	9301      	str	r3, [sp, #4]
 800cd94:	60a1      	str	r1, [r4, #8]
 800cd96:	68a3      	ldr	r3, [r4, #8]
 800cd98:	3b01      	subs	r3, #1
 800cd9a:	60a3      	str	r3, [r4, #8]
 800cd9c:	6923      	ldr	r3, [r4, #16]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	6123      	str	r3, [r4, #16]
 800cda2:	6873      	ldr	r3, [r6, #4]
 800cda4:	3b01      	subs	r3, #1
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	6073      	str	r3, [r6, #4]
 800cdaa:	f340 80ac 	ble.w	800cf06 <_scanf_float+0x22e>
 800cdae:	6833      	ldr	r3, [r6, #0]
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	6033      	str	r3, [r6, #0]
 800cdb4:	e7b5      	b.n	800cd22 <_scanf_float+0x4a>
 800cdb6:	2b45      	cmp	r3, #69	; 0x45
 800cdb8:	f000 8085 	beq.w	800cec6 <_scanf_float+0x1ee>
 800cdbc:	2b46      	cmp	r3, #70	; 0x46
 800cdbe:	d06a      	beq.n	800ce96 <_scanf_float+0x1be>
 800cdc0:	2b41      	cmp	r3, #65	; 0x41
 800cdc2:	d1c1      	bne.n	800cd48 <_scanf_float+0x70>
 800cdc4:	2a01      	cmp	r2, #1
 800cdc6:	d1bf      	bne.n	800cd48 <_scanf_float+0x70>
 800cdc8:	2202      	movs	r2, #2
 800cdca:	e046      	b.n	800ce5a <_scanf_float+0x182>
 800cdcc:	2b65      	cmp	r3, #101	; 0x65
 800cdce:	d07a      	beq.n	800cec6 <_scanf_float+0x1ee>
 800cdd0:	d818      	bhi.n	800ce04 <_scanf_float+0x12c>
 800cdd2:	2b54      	cmp	r3, #84	; 0x54
 800cdd4:	d066      	beq.n	800cea4 <_scanf_float+0x1cc>
 800cdd6:	d811      	bhi.n	800cdfc <_scanf_float+0x124>
 800cdd8:	2b4e      	cmp	r3, #78	; 0x4e
 800cdda:	d1b5      	bne.n	800cd48 <_scanf_float+0x70>
 800cddc:	2a00      	cmp	r2, #0
 800cdde:	d146      	bne.n	800ce6e <_scanf_float+0x196>
 800cde0:	f1b9 0f00 	cmp.w	r9, #0
 800cde4:	d145      	bne.n	800ce72 <_scanf_float+0x19a>
 800cde6:	6821      	ldr	r1, [r4, #0]
 800cde8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800cdec:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800cdf0:	d13f      	bne.n	800ce72 <_scanf_float+0x19a>
 800cdf2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800cdf6:	6021      	str	r1, [r4, #0]
 800cdf8:	2201      	movs	r2, #1
 800cdfa:	e02e      	b.n	800ce5a <_scanf_float+0x182>
 800cdfc:	2b59      	cmp	r3, #89	; 0x59
 800cdfe:	d01e      	beq.n	800ce3e <_scanf_float+0x166>
 800ce00:	2b61      	cmp	r3, #97	; 0x61
 800ce02:	e7de      	b.n	800cdc2 <_scanf_float+0xea>
 800ce04:	2b6e      	cmp	r3, #110	; 0x6e
 800ce06:	d0e9      	beq.n	800cddc <_scanf_float+0x104>
 800ce08:	d815      	bhi.n	800ce36 <_scanf_float+0x15e>
 800ce0a:	2b66      	cmp	r3, #102	; 0x66
 800ce0c:	d043      	beq.n	800ce96 <_scanf_float+0x1be>
 800ce0e:	2b69      	cmp	r3, #105	; 0x69
 800ce10:	d19a      	bne.n	800cd48 <_scanf_float+0x70>
 800ce12:	f1bb 0f00 	cmp.w	fp, #0
 800ce16:	d138      	bne.n	800ce8a <_scanf_float+0x1b2>
 800ce18:	f1b9 0f00 	cmp.w	r9, #0
 800ce1c:	d197      	bne.n	800cd4e <_scanf_float+0x76>
 800ce1e:	6821      	ldr	r1, [r4, #0]
 800ce20:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ce24:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ce28:	d195      	bne.n	800cd56 <_scanf_float+0x7e>
 800ce2a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ce2e:	6021      	str	r1, [r4, #0]
 800ce30:	f04f 0b01 	mov.w	fp, #1
 800ce34:	e011      	b.n	800ce5a <_scanf_float+0x182>
 800ce36:	2b74      	cmp	r3, #116	; 0x74
 800ce38:	d034      	beq.n	800cea4 <_scanf_float+0x1cc>
 800ce3a:	2b79      	cmp	r3, #121	; 0x79
 800ce3c:	d184      	bne.n	800cd48 <_scanf_float+0x70>
 800ce3e:	f1bb 0f07 	cmp.w	fp, #7
 800ce42:	d181      	bne.n	800cd48 <_scanf_float+0x70>
 800ce44:	f04f 0b08 	mov.w	fp, #8
 800ce48:	e007      	b.n	800ce5a <_scanf_float+0x182>
 800ce4a:	eb12 0f0b 	cmn.w	r2, fp
 800ce4e:	f47f af7b 	bne.w	800cd48 <_scanf_float+0x70>
 800ce52:	6821      	ldr	r1, [r4, #0]
 800ce54:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800ce58:	6021      	str	r1, [r4, #0]
 800ce5a:	702b      	strb	r3, [r5, #0]
 800ce5c:	3501      	adds	r5, #1
 800ce5e:	e79a      	b.n	800cd96 <_scanf_float+0xbe>
 800ce60:	6821      	ldr	r1, [r4, #0]
 800ce62:	0608      	lsls	r0, r1, #24
 800ce64:	f57f af70 	bpl.w	800cd48 <_scanf_float+0x70>
 800ce68:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ce6c:	e7f4      	b.n	800ce58 <_scanf_float+0x180>
 800ce6e:	2a02      	cmp	r2, #2
 800ce70:	d047      	beq.n	800cf02 <_scanf_float+0x22a>
 800ce72:	f1bb 0f01 	cmp.w	fp, #1
 800ce76:	d003      	beq.n	800ce80 <_scanf_float+0x1a8>
 800ce78:	f1bb 0f04 	cmp.w	fp, #4
 800ce7c:	f47f af64 	bne.w	800cd48 <_scanf_float+0x70>
 800ce80:	f10b 0b01 	add.w	fp, fp, #1
 800ce84:	fa5f fb8b 	uxtb.w	fp, fp
 800ce88:	e7e7      	b.n	800ce5a <_scanf_float+0x182>
 800ce8a:	f1bb 0f03 	cmp.w	fp, #3
 800ce8e:	d0f7      	beq.n	800ce80 <_scanf_float+0x1a8>
 800ce90:	f1bb 0f05 	cmp.w	fp, #5
 800ce94:	e7f2      	b.n	800ce7c <_scanf_float+0x1a4>
 800ce96:	f1bb 0f02 	cmp.w	fp, #2
 800ce9a:	f47f af55 	bne.w	800cd48 <_scanf_float+0x70>
 800ce9e:	f04f 0b03 	mov.w	fp, #3
 800cea2:	e7da      	b.n	800ce5a <_scanf_float+0x182>
 800cea4:	f1bb 0f06 	cmp.w	fp, #6
 800cea8:	f47f af4e 	bne.w	800cd48 <_scanf_float+0x70>
 800ceac:	f04f 0b07 	mov.w	fp, #7
 800ceb0:	e7d3      	b.n	800ce5a <_scanf_float+0x182>
 800ceb2:	6821      	ldr	r1, [r4, #0]
 800ceb4:	0588      	lsls	r0, r1, #22
 800ceb6:	f57f af47 	bpl.w	800cd48 <_scanf_float+0x70>
 800ceba:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800cebe:	6021      	str	r1, [r4, #0]
 800cec0:	f8cd 9008 	str.w	r9, [sp, #8]
 800cec4:	e7c9      	b.n	800ce5a <_scanf_float+0x182>
 800cec6:	6821      	ldr	r1, [r4, #0]
 800cec8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800cecc:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800ced0:	d006      	beq.n	800cee0 <_scanf_float+0x208>
 800ced2:	0548      	lsls	r0, r1, #21
 800ced4:	f57f af38 	bpl.w	800cd48 <_scanf_float+0x70>
 800ced8:	f1b9 0f00 	cmp.w	r9, #0
 800cedc:	f43f af3b 	beq.w	800cd56 <_scanf_float+0x7e>
 800cee0:	0588      	lsls	r0, r1, #22
 800cee2:	bf58      	it	pl
 800cee4:	9802      	ldrpl	r0, [sp, #8]
 800cee6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ceea:	bf58      	it	pl
 800ceec:	eba9 0000 	subpl.w	r0, r9, r0
 800cef0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800cef4:	bf58      	it	pl
 800cef6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800cefa:	6021      	str	r1, [r4, #0]
 800cefc:	f04f 0900 	mov.w	r9, #0
 800cf00:	e7ab      	b.n	800ce5a <_scanf_float+0x182>
 800cf02:	2203      	movs	r2, #3
 800cf04:	e7a9      	b.n	800ce5a <_scanf_float+0x182>
 800cf06:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cf0a:	9205      	str	r2, [sp, #20]
 800cf0c:	4631      	mov	r1, r6
 800cf0e:	4638      	mov	r0, r7
 800cf10:	4798      	blx	r3
 800cf12:	9a05      	ldr	r2, [sp, #20]
 800cf14:	2800      	cmp	r0, #0
 800cf16:	f43f af04 	beq.w	800cd22 <_scanf_float+0x4a>
 800cf1a:	e715      	b.n	800cd48 <_scanf_float+0x70>
 800cf1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cf20:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800cf24:	4632      	mov	r2, r6
 800cf26:	4638      	mov	r0, r7
 800cf28:	4798      	blx	r3
 800cf2a:	6923      	ldr	r3, [r4, #16]
 800cf2c:	3b01      	subs	r3, #1
 800cf2e:	6123      	str	r3, [r4, #16]
 800cf30:	e715      	b.n	800cd5e <_scanf_float+0x86>
 800cf32:	f10b 33ff 	add.w	r3, fp, #4294967295
 800cf36:	2b06      	cmp	r3, #6
 800cf38:	d80a      	bhi.n	800cf50 <_scanf_float+0x278>
 800cf3a:	f1bb 0f02 	cmp.w	fp, #2
 800cf3e:	d968      	bls.n	800d012 <_scanf_float+0x33a>
 800cf40:	f1ab 0b03 	sub.w	fp, fp, #3
 800cf44:	fa5f fb8b 	uxtb.w	fp, fp
 800cf48:	eba5 0b0b 	sub.w	fp, r5, fp
 800cf4c:	455d      	cmp	r5, fp
 800cf4e:	d14b      	bne.n	800cfe8 <_scanf_float+0x310>
 800cf50:	6823      	ldr	r3, [r4, #0]
 800cf52:	05da      	lsls	r2, r3, #23
 800cf54:	d51f      	bpl.n	800cf96 <_scanf_float+0x2be>
 800cf56:	055b      	lsls	r3, r3, #21
 800cf58:	d468      	bmi.n	800d02c <_scanf_float+0x354>
 800cf5a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800cf5e:	6923      	ldr	r3, [r4, #16]
 800cf60:	2965      	cmp	r1, #101	; 0x65
 800cf62:	f103 33ff 	add.w	r3, r3, #4294967295
 800cf66:	f105 3bff 	add.w	fp, r5, #4294967295
 800cf6a:	6123      	str	r3, [r4, #16]
 800cf6c:	d00d      	beq.n	800cf8a <_scanf_float+0x2b2>
 800cf6e:	2945      	cmp	r1, #69	; 0x45
 800cf70:	d00b      	beq.n	800cf8a <_scanf_float+0x2b2>
 800cf72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cf76:	4632      	mov	r2, r6
 800cf78:	4638      	mov	r0, r7
 800cf7a:	4798      	blx	r3
 800cf7c:	6923      	ldr	r3, [r4, #16]
 800cf7e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800cf82:	3b01      	subs	r3, #1
 800cf84:	f1a5 0b02 	sub.w	fp, r5, #2
 800cf88:	6123      	str	r3, [r4, #16]
 800cf8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cf8e:	4632      	mov	r2, r6
 800cf90:	4638      	mov	r0, r7
 800cf92:	4798      	blx	r3
 800cf94:	465d      	mov	r5, fp
 800cf96:	6826      	ldr	r6, [r4, #0]
 800cf98:	f016 0610 	ands.w	r6, r6, #16
 800cf9c:	d17a      	bne.n	800d094 <_scanf_float+0x3bc>
 800cf9e:	702e      	strb	r6, [r5, #0]
 800cfa0:	6823      	ldr	r3, [r4, #0]
 800cfa2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cfa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cfaa:	d142      	bne.n	800d032 <_scanf_float+0x35a>
 800cfac:	9b02      	ldr	r3, [sp, #8]
 800cfae:	eba9 0303 	sub.w	r3, r9, r3
 800cfb2:	425a      	negs	r2, r3
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d149      	bne.n	800d04c <_scanf_float+0x374>
 800cfb8:	2200      	movs	r2, #0
 800cfba:	4641      	mov	r1, r8
 800cfbc:	4638      	mov	r0, r7
 800cfbe:	f000 fec7 	bl	800dd50 <_strtod_r>
 800cfc2:	6825      	ldr	r5, [r4, #0]
 800cfc4:	f8da 3000 	ldr.w	r3, [sl]
 800cfc8:	f015 0f02 	tst.w	r5, #2
 800cfcc:	f103 0204 	add.w	r2, r3, #4
 800cfd0:	ec59 8b10 	vmov	r8, r9, d0
 800cfd4:	f8ca 2000 	str.w	r2, [sl]
 800cfd8:	d043      	beq.n	800d062 <_scanf_float+0x38a>
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	e9c3 8900 	strd	r8, r9, [r3]
 800cfe0:	68e3      	ldr	r3, [r4, #12]
 800cfe2:	3301      	adds	r3, #1
 800cfe4:	60e3      	str	r3, [r4, #12]
 800cfe6:	e6be      	b.n	800cd66 <_scanf_float+0x8e>
 800cfe8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cfec:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800cff0:	4632      	mov	r2, r6
 800cff2:	4638      	mov	r0, r7
 800cff4:	4798      	blx	r3
 800cff6:	6923      	ldr	r3, [r4, #16]
 800cff8:	3b01      	subs	r3, #1
 800cffa:	6123      	str	r3, [r4, #16]
 800cffc:	e7a6      	b.n	800cf4c <_scanf_float+0x274>
 800cffe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d002:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d006:	4632      	mov	r2, r6
 800d008:	4638      	mov	r0, r7
 800d00a:	4798      	blx	r3
 800d00c:	6923      	ldr	r3, [r4, #16]
 800d00e:	3b01      	subs	r3, #1
 800d010:	6123      	str	r3, [r4, #16]
 800d012:	4545      	cmp	r5, r8
 800d014:	d8f3      	bhi.n	800cffe <_scanf_float+0x326>
 800d016:	e6a5      	b.n	800cd64 <_scanf_float+0x8c>
 800d018:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d01c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d020:	4632      	mov	r2, r6
 800d022:	4638      	mov	r0, r7
 800d024:	4798      	blx	r3
 800d026:	6923      	ldr	r3, [r4, #16]
 800d028:	3b01      	subs	r3, #1
 800d02a:	6123      	str	r3, [r4, #16]
 800d02c:	4545      	cmp	r5, r8
 800d02e:	d8f3      	bhi.n	800d018 <_scanf_float+0x340>
 800d030:	e698      	b.n	800cd64 <_scanf_float+0x8c>
 800d032:	9b03      	ldr	r3, [sp, #12]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d0bf      	beq.n	800cfb8 <_scanf_float+0x2e0>
 800d038:	9904      	ldr	r1, [sp, #16]
 800d03a:	230a      	movs	r3, #10
 800d03c:	4632      	mov	r2, r6
 800d03e:	3101      	adds	r1, #1
 800d040:	4638      	mov	r0, r7
 800d042:	f000 ff11 	bl	800de68 <_strtol_r>
 800d046:	9b03      	ldr	r3, [sp, #12]
 800d048:	9d04      	ldr	r5, [sp, #16]
 800d04a:	1ac2      	subs	r2, r0, r3
 800d04c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800d050:	429d      	cmp	r5, r3
 800d052:	bf28      	it	cs
 800d054:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800d058:	490f      	ldr	r1, [pc, #60]	; (800d098 <_scanf_float+0x3c0>)
 800d05a:	4628      	mov	r0, r5
 800d05c:	f000 f834 	bl	800d0c8 <siprintf>
 800d060:	e7aa      	b.n	800cfb8 <_scanf_float+0x2e0>
 800d062:	f015 0504 	ands.w	r5, r5, #4
 800d066:	d1b8      	bne.n	800cfda <_scanf_float+0x302>
 800d068:	681f      	ldr	r7, [r3, #0]
 800d06a:	ee10 2a10 	vmov	r2, s0
 800d06e:	464b      	mov	r3, r9
 800d070:	ee10 0a10 	vmov	r0, s0
 800d074:	4649      	mov	r1, r9
 800d076:	f7f3 fd59 	bl	8000b2c <__aeabi_dcmpun>
 800d07a:	b128      	cbz	r0, 800d088 <_scanf_float+0x3b0>
 800d07c:	4628      	mov	r0, r5
 800d07e:	f000 f81d 	bl	800d0bc <nanf>
 800d082:	ed87 0a00 	vstr	s0, [r7]
 800d086:	e7ab      	b.n	800cfe0 <_scanf_float+0x308>
 800d088:	4640      	mov	r0, r8
 800d08a:	4649      	mov	r1, r9
 800d08c:	f7f3 fdac 	bl	8000be8 <__aeabi_d2f>
 800d090:	6038      	str	r0, [r7, #0]
 800d092:	e7a5      	b.n	800cfe0 <_scanf_float+0x308>
 800d094:	2600      	movs	r6, #0
 800d096:	e666      	b.n	800cd66 <_scanf_float+0x8e>
 800d098:	08010134 	.word	0x08010134

0800d09c <_sbrk_r>:
 800d09c:	b538      	push	{r3, r4, r5, lr}
 800d09e:	4c06      	ldr	r4, [pc, #24]	; (800d0b8 <_sbrk_r+0x1c>)
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	4605      	mov	r5, r0
 800d0a4:	4608      	mov	r0, r1
 800d0a6:	6023      	str	r3, [r4, #0]
 800d0a8:	f002 fe42 	bl	800fd30 <_sbrk>
 800d0ac:	1c43      	adds	r3, r0, #1
 800d0ae:	d102      	bne.n	800d0b6 <_sbrk_r+0x1a>
 800d0b0:	6823      	ldr	r3, [r4, #0]
 800d0b2:	b103      	cbz	r3, 800d0b6 <_sbrk_r+0x1a>
 800d0b4:	602b      	str	r3, [r5, #0]
 800d0b6:	bd38      	pop	{r3, r4, r5, pc}
 800d0b8:	20002668 	.word	0x20002668

0800d0bc <nanf>:
 800d0bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d0c4 <nanf+0x8>
 800d0c0:	4770      	bx	lr
 800d0c2:	bf00      	nop
 800d0c4:	7fc00000 	.word	0x7fc00000

0800d0c8 <siprintf>:
 800d0c8:	b40e      	push	{r1, r2, r3}
 800d0ca:	b500      	push	{lr}
 800d0cc:	b09c      	sub	sp, #112	; 0x70
 800d0ce:	ab1d      	add	r3, sp, #116	; 0x74
 800d0d0:	9002      	str	r0, [sp, #8]
 800d0d2:	9006      	str	r0, [sp, #24]
 800d0d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d0d8:	4809      	ldr	r0, [pc, #36]	; (800d100 <siprintf+0x38>)
 800d0da:	9107      	str	r1, [sp, #28]
 800d0dc:	9104      	str	r1, [sp, #16]
 800d0de:	4909      	ldr	r1, [pc, #36]	; (800d104 <siprintf+0x3c>)
 800d0e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0e4:	9105      	str	r1, [sp, #20]
 800d0e6:	6800      	ldr	r0, [r0, #0]
 800d0e8:	9301      	str	r3, [sp, #4]
 800d0ea:	a902      	add	r1, sp, #8
 800d0ec:	f002 fcd4 	bl	800fa98 <_svfiprintf_r>
 800d0f0:	9b02      	ldr	r3, [sp, #8]
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	701a      	strb	r2, [r3, #0]
 800d0f6:	b01c      	add	sp, #112	; 0x70
 800d0f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0fc:	b003      	add	sp, #12
 800d0fe:	4770      	bx	lr
 800d100:	2000017c 	.word	0x2000017c
 800d104:	ffff0208 	.word	0xffff0208

0800d108 <strncmp>:
 800d108:	b510      	push	{r4, lr}
 800d10a:	b16a      	cbz	r2, 800d128 <strncmp+0x20>
 800d10c:	3901      	subs	r1, #1
 800d10e:	1884      	adds	r4, r0, r2
 800d110:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d114:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d118:	4293      	cmp	r3, r2
 800d11a:	d103      	bne.n	800d124 <strncmp+0x1c>
 800d11c:	42a0      	cmp	r0, r4
 800d11e:	d001      	beq.n	800d124 <strncmp+0x1c>
 800d120:	2b00      	cmp	r3, #0
 800d122:	d1f5      	bne.n	800d110 <strncmp+0x8>
 800d124:	1a98      	subs	r0, r3, r2
 800d126:	bd10      	pop	{r4, pc}
 800d128:	4610      	mov	r0, r2
 800d12a:	e7fc      	b.n	800d126 <strncmp+0x1e>

0800d12c <sulp>:
 800d12c:	b570      	push	{r4, r5, r6, lr}
 800d12e:	4604      	mov	r4, r0
 800d130:	460d      	mov	r5, r1
 800d132:	ec45 4b10 	vmov	d0, r4, r5
 800d136:	4616      	mov	r6, r2
 800d138:	f002 fb12 	bl	800f760 <__ulp>
 800d13c:	ec51 0b10 	vmov	r0, r1, d0
 800d140:	b17e      	cbz	r6, 800d162 <sulp+0x36>
 800d142:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d146:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	dd09      	ble.n	800d162 <sulp+0x36>
 800d14e:	051b      	lsls	r3, r3, #20
 800d150:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d154:	2400      	movs	r4, #0
 800d156:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d15a:	4622      	mov	r2, r4
 800d15c:	462b      	mov	r3, r5
 800d15e:	f7f3 fa4b 	bl	80005f8 <__aeabi_dmul>
 800d162:	bd70      	pop	{r4, r5, r6, pc}
 800d164:	0000      	movs	r0, r0
	...

0800d168 <_strtod_l>:
 800d168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d16c:	461f      	mov	r7, r3
 800d16e:	b0a1      	sub	sp, #132	; 0x84
 800d170:	2300      	movs	r3, #0
 800d172:	4681      	mov	r9, r0
 800d174:	4638      	mov	r0, r7
 800d176:	460e      	mov	r6, r1
 800d178:	9217      	str	r2, [sp, #92]	; 0x5c
 800d17a:	931c      	str	r3, [sp, #112]	; 0x70
 800d17c:	f001 fff5 	bl	800f16a <__localeconv_l>
 800d180:	4680      	mov	r8, r0
 800d182:	6800      	ldr	r0, [r0, #0]
 800d184:	f7f3 f824 	bl	80001d0 <strlen>
 800d188:	f04f 0a00 	mov.w	sl, #0
 800d18c:	4604      	mov	r4, r0
 800d18e:	f04f 0b00 	mov.w	fp, #0
 800d192:	961b      	str	r6, [sp, #108]	; 0x6c
 800d194:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d196:	781a      	ldrb	r2, [r3, #0]
 800d198:	2a0d      	cmp	r2, #13
 800d19a:	d832      	bhi.n	800d202 <_strtod_l+0x9a>
 800d19c:	2a09      	cmp	r2, #9
 800d19e:	d236      	bcs.n	800d20e <_strtod_l+0xa6>
 800d1a0:	2a00      	cmp	r2, #0
 800d1a2:	d03e      	beq.n	800d222 <_strtod_l+0xba>
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	930d      	str	r3, [sp, #52]	; 0x34
 800d1a8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800d1aa:	782b      	ldrb	r3, [r5, #0]
 800d1ac:	2b30      	cmp	r3, #48	; 0x30
 800d1ae:	f040 80ac 	bne.w	800d30a <_strtod_l+0x1a2>
 800d1b2:	786b      	ldrb	r3, [r5, #1]
 800d1b4:	2b58      	cmp	r3, #88	; 0x58
 800d1b6:	d001      	beq.n	800d1bc <_strtod_l+0x54>
 800d1b8:	2b78      	cmp	r3, #120	; 0x78
 800d1ba:	d167      	bne.n	800d28c <_strtod_l+0x124>
 800d1bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d1be:	9301      	str	r3, [sp, #4]
 800d1c0:	ab1c      	add	r3, sp, #112	; 0x70
 800d1c2:	9300      	str	r3, [sp, #0]
 800d1c4:	9702      	str	r7, [sp, #8]
 800d1c6:	ab1d      	add	r3, sp, #116	; 0x74
 800d1c8:	4a88      	ldr	r2, [pc, #544]	; (800d3ec <_strtod_l+0x284>)
 800d1ca:	a91b      	add	r1, sp, #108	; 0x6c
 800d1cc:	4648      	mov	r0, r9
 800d1ce:	f001 fcf2 	bl	800ebb6 <__gethex>
 800d1d2:	f010 0407 	ands.w	r4, r0, #7
 800d1d6:	4606      	mov	r6, r0
 800d1d8:	d005      	beq.n	800d1e6 <_strtod_l+0x7e>
 800d1da:	2c06      	cmp	r4, #6
 800d1dc:	d12b      	bne.n	800d236 <_strtod_l+0xce>
 800d1de:	3501      	adds	r5, #1
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	951b      	str	r5, [sp, #108]	; 0x6c
 800d1e4:	930d      	str	r3, [sp, #52]	; 0x34
 800d1e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	f040 859a 	bne.w	800dd22 <_strtod_l+0xbba>
 800d1ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d1f0:	b1e3      	cbz	r3, 800d22c <_strtod_l+0xc4>
 800d1f2:	4652      	mov	r2, sl
 800d1f4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d1f8:	ec43 2b10 	vmov	d0, r2, r3
 800d1fc:	b021      	add	sp, #132	; 0x84
 800d1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d202:	2a2b      	cmp	r2, #43	; 0x2b
 800d204:	d015      	beq.n	800d232 <_strtod_l+0xca>
 800d206:	2a2d      	cmp	r2, #45	; 0x2d
 800d208:	d004      	beq.n	800d214 <_strtod_l+0xac>
 800d20a:	2a20      	cmp	r2, #32
 800d20c:	d1ca      	bne.n	800d1a4 <_strtod_l+0x3c>
 800d20e:	3301      	adds	r3, #1
 800d210:	931b      	str	r3, [sp, #108]	; 0x6c
 800d212:	e7bf      	b.n	800d194 <_strtod_l+0x2c>
 800d214:	2201      	movs	r2, #1
 800d216:	920d      	str	r2, [sp, #52]	; 0x34
 800d218:	1c5a      	adds	r2, r3, #1
 800d21a:	921b      	str	r2, [sp, #108]	; 0x6c
 800d21c:	785b      	ldrb	r3, [r3, #1]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d1c2      	bne.n	800d1a8 <_strtod_l+0x40>
 800d222:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d224:	961b      	str	r6, [sp, #108]	; 0x6c
 800d226:	2b00      	cmp	r3, #0
 800d228:	f040 8579 	bne.w	800dd1e <_strtod_l+0xbb6>
 800d22c:	4652      	mov	r2, sl
 800d22e:	465b      	mov	r3, fp
 800d230:	e7e2      	b.n	800d1f8 <_strtod_l+0x90>
 800d232:	2200      	movs	r2, #0
 800d234:	e7ef      	b.n	800d216 <_strtod_l+0xae>
 800d236:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d238:	b13a      	cbz	r2, 800d24a <_strtod_l+0xe2>
 800d23a:	2135      	movs	r1, #53	; 0x35
 800d23c:	a81e      	add	r0, sp, #120	; 0x78
 800d23e:	f002 fb87 	bl	800f950 <__copybits>
 800d242:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d244:	4648      	mov	r0, r9
 800d246:	f001 fff4 	bl	800f232 <_Bfree>
 800d24a:	3c01      	subs	r4, #1
 800d24c:	2c04      	cmp	r4, #4
 800d24e:	d806      	bhi.n	800d25e <_strtod_l+0xf6>
 800d250:	e8df f004 	tbb	[pc, r4]
 800d254:	1714030a 	.word	0x1714030a
 800d258:	0a          	.byte	0x0a
 800d259:	00          	.byte	0x00
 800d25a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800d25e:	0730      	lsls	r0, r6, #28
 800d260:	d5c1      	bpl.n	800d1e6 <_strtod_l+0x7e>
 800d262:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800d266:	e7be      	b.n	800d1e6 <_strtod_l+0x7e>
 800d268:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800d26c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d26e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d272:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d276:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d27a:	e7f0      	b.n	800d25e <_strtod_l+0xf6>
 800d27c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800d3f0 <_strtod_l+0x288>
 800d280:	e7ed      	b.n	800d25e <_strtod_l+0xf6>
 800d282:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800d286:	f04f 3aff 	mov.w	sl, #4294967295
 800d28a:	e7e8      	b.n	800d25e <_strtod_l+0xf6>
 800d28c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d28e:	1c5a      	adds	r2, r3, #1
 800d290:	921b      	str	r2, [sp, #108]	; 0x6c
 800d292:	785b      	ldrb	r3, [r3, #1]
 800d294:	2b30      	cmp	r3, #48	; 0x30
 800d296:	d0f9      	beq.n	800d28c <_strtod_l+0x124>
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d0a4      	beq.n	800d1e6 <_strtod_l+0x7e>
 800d29c:	2301      	movs	r3, #1
 800d29e:	2500      	movs	r5, #0
 800d2a0:	9306      	str	r3, [sp, #24]
 800d2a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d2a4:	9308      	str	r3, [sp, #32]
 800d2a6:	9507      	str	r5, [sp, #28]
 800d2a8:	9505      	str	r5, [sp, #20]
 800d2aa:	220a      	movs	r2, #10
 800d2ac:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800d2ae:	7807      	ldrb	r7, [r0, #0]
 800d2b0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800d2b4:	b2d9      	uxtb	r1, r3
 800d2b6:	2909      	cmp	r1, #9
 800d2b8:	d929      	bls.n	800d30e <_strtod_l+0x1a6>
 800d2ba:	4622      	mov	r2, r4
 800d2bc:	f8d8 1000 	ldr.w	r1, [r8]
 800d2c0:	f7ff ff22 	bl	800d108 <strncmp>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	d031      	beq.n	800d32c <_strtod_l+0x1c4>
 800d2c8:	2000      	movs	r0, #0
 800d2ca:	9c05      	ldr	r4, [sp, #20]
 800d2cc:	9004      	str	r0, [sp, #16]
 800d2ce:	463b      	mov	r3, r7
 800d2d0:	4602      	mov	r2, r0
 800d2d2:	2b65      	cmp	r3, #101	; 0x65
 800d2d4:	d001      	beq.n	800d2da <_strtod_l+0x172>
 800d2d6:	2b45      	cmp	r3, #69	; 0x45
 800d2d8:	d114      	bne.n	800d304 <_strtod_l+0x19c>
 800d2da:	b924      	cbnz	r4, 800d2e6 <_strtod_l+0x17e>
 800d2dc:	b910      	cbnz	r0, 800d2e4 <_strtod_l+0x17c>
 800d2de:	9b06      	ldr	r3, [sp, #24]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d09e      	beq.n	800d222 <_strtod_l+0xba>
 800d2e4:	2400      	movs	r4, #0
 800d2e6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800d2e8:	1c73      	adds	r3, r6, #1
 800d2ea:	931b      	str	r3, [sp, #108]	; 0x6c
 800d2ec:	7873      	ldrb	r3, [r6, #1]
 800d2ee:	2b2b      	cmp	r3, #43	; 0x2b
 800d2f0:	d078      	beq.n	800d3e4 <_strtod_l+0x27c>
 800d2f2:	2b2d      	cmp	r3, #45	; 0x2d
 800d2f4:	d070      	beq.n	800d3d8 <_strtod_l+0x270>
 800d2f6:	f04f 0c00 	mov.w	ip, #0
 800d2fa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800d2fe:	2f09      	cmp	r7, #9
 800d300:	d97c      	bls.n	800d3fc <_strtod_l+0x294>
 800d302:	961b      	str	r6, [sp, #108]	; 0x6c
 800d304:	f04f 0e00 	mov.w	lr, #0
 800d308:	e09a      	b.n	800d440 <_strtod_l+0x2d8>
 800d30a:	2300      	movs	r3, #0
 800d30c:	e7c7      	b.n	800d29e <_strtod_l+0x136>
 800d30e:	9905      	ldr	r1, [sp, #20]
 800d310:	2908      	cmp	r1, #8
 800d312:	bfdd      	ittte	le
 800d314:	9907      	ldrle	r1, [sp, #28]
 800d316:	fb02 3301 	mlale	r3, r2, r1, r3
 800d31a:	9307      	strle	r3, [sp, #28]
 800d31c:	fb02 3505 	mlagt	r5, r2, r5, r3
 800d320:	9b05      	ldr	r3, [sp, #20]
 800d322:	3001      	adds	r0, #1
 800d324:	3301      	adds	r3, #1
 800d326:	9305      	str	r3, [sp, #20]
 800d328:	901b      	str	r0, [sp, #108]	; 0x6c
 800d32a:	e7bf      	b.n	800d2ac <_strtod_l+0x144>
 800d32c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d32e:	191a      	adds	r2, r3, r4
 800d330:	921b      	str	r2, [sp, #108]	; 0x6c
 800d332:	9a05      	ldr	r2, [sp, #20]
 800d334:	5d1b      	ldrb	r3, [r3, r4]
 800d336:	2a00      	cmp	r2, #0
 800d338:	d037      	beq.n	800d3aa <_strtod_l+0x242>
 800d33a:	9c05      	ldr	r4, [sp, #20]
 800d33c:	4602      	mov	r2, r0
 800d33e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d342:	2909      	cmp	r1, #9
 800d344:	d913      	bls.n	800d36e <_strtod_l+0x206>
 800d346:	2101      	movs	r1, #1
 800d348:	9104      	str	r1, [sp, #16]
 800d34a:	e7c2      	b.n	800d2d2 <_strtod_l+0x16a>
 800d34c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d34e:	1c5a      	adds	r2, r3, #1
 800d350:	921b      	str	r2, [sp, #108]	; 0x6c
 800d352:	785b      	ldrb	r3, [r3, #1]
 800d354:	3001      	adds	r0, #1
 800d356:	2b30      	cmp	r3, #48	; 0x30
 800d358:	d0f8      	beq.n	800d34c <_strtod_l+0x1e4>
 800d35a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800d35e:	2a08      	cmp	r2, #8
 800d360:	f200 84e4 	bhi.w	800dd2c <_strtod_l+0xbc4>
 800d364:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d366:	9208      	str	r2, [sp, #32]
 800d368:	4602      	mov	r2, r0
 800d36a:	2000      	movs	r0, #0
 800d36c:	4604      	mov	r4, r0
 800d36e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800d372:	f100 0101 	add.w	r1, r0, #1
 800d376:	d012      	beq.n	800d39e <_strtod_l+0x236>
 800d378:	440a      	add	r2, r1
 800d37a:	eb00 0c04 	add.w	ip, r0, r4
 800d37e:	4621      	mov	r1, r4
 800d380:	270a      	movs	r7, #10
 800d382:	458c      	cmp	ip, r1
 800d384:	d113      	bne.n	800d3ae <_strtod_l+0x246>
 800d386:	1821      	adds	r1, r4, r0
 800d388:	2908      	cmp	r1, #8
 800d38a:	f104 0401 	add.w	r4, r4, #1
 800d38e:	4404      	add	r4, r0
 800d390:	dc19      	bgt.n	800d3c6 <_strtod_l+0x25e>
 800d392:	9b07      	ldr	r3, [sp, #28]
 800d394:	210a      	movs	r1, #10
 800d396:	fb01 e303 	mla	r3, r1, r3, lr
 800d39a:	9307      	str	r3, [sp, #28]
 800d39c:	2100      	movs	r1, #0
 800d39e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3a0:	1c58      	adds	r0, r3, #1
 800d3a2:	901b      	str	r0, [sp, #108]	; 0x6c
 800d3a4:	785b      	ldrb	r3, [r3, #1]
 800d3a6:	4608      	mov	r0, r1
 800d3a8:	e7c9      	b.n	800d33e <_strtod_l+0x1d6>
 800d3aa:	9805      	ldr	r0, [sp, #20]
 800d3ac:	e7d3      	b.n	800d356 <_strtod_l+0x1ee>
 800d3ae:	2908      	cmp	r1, #8
 800d3b0:	f101 0101 	add.w	r1, r1, #1
 800d3b4:	dc03      	bgt.n	800d3be <_strtod_l+0x256>
 800d3b6:	9b07      	ldr	r3, [sp, #28]
 800d3b8:	437b      	muls	r3, r7
 800d3ba:	9307      	str	r3, [sp, #28]
 800d3bc:	e7e1      	b.n	800d382 <_strtod_l+0x21a>
 800d3be:	2910      	cmp	r1, #16
 800d3c0:	bfd8      	it	le
 800d3c2:	437d      	mulle	r5, r7
 800d3c4:	e7dd      	b.n	800d382 <_strtod_l+0x21a>
 800d3c6:	2c10      	cmp	r4, #16
 800d3c8:	bfdc      	itt	le
 800d3ca:	210a      	movle	r1, #10
 800d3cc:	fb01 e505 	mlale	r5, r1, r5, lr
 800d3d0:	e7e4      	b.n	800d39c <_strtod_l+0x234>
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	9304      	str	r3, [sp, #16]
 800d3d6:	e781      	b.n	800d2dc <_strtod_l+0x174>
 800d3d8:	f04f 0c01 	mov.w	ip, #1
 800d3dc:	1cb3      	adds	r3, r6, #2
 800d3de:	931b      	str	r3, [sp, #108]	; 0x6c
 800d3e0:	78b3      	ldrb	r3, [r6, #2]
 800d3e2:	e78a      	b.n	800d2fa <_strtod_l+0x192>
 800d3e4:	f04f 0c00 	mov.w	ip, #0
 800d3e8:	e7f8      	b.n	800d3dc <_strtod_l+0x274>
 800d3ea:	bf00      	nop
 800d3ec:	0801013c 	.word	0x0801013c
 800d3f0:	7ff00000 	.word	0x7ff00000
 800d3f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3f6:	1c5f      	adds	r7, r3, #1
 800d3f8:	971b      	str	r7, [sp, #108]	; 0x6c
 800d3fa:	785b      	ldrb	r3, [r3, #1]
 800d3fc:	2b30      	cmp	r3, #48	; 0x30
 800d3fe:	d0f9      	beq.n	800d3f4 <_strtod_l+0x28c>
 800d400:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800d404:	2f08      	cmp	r7, #8
 800d406:	f63f af7d 	bhi.w	800d304 <_strtod_l+0x19c>
 800d40a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800d40e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d410:	930a      	str	r3, [sp, #40]	; 0x28
 800d412:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d414:	1c5f      	adds	r7, r3, #1
 800d416:	971b      	str	r7, [sp, #108]	; 0x6c
 800d418:	785b      	ldrb	r3, [r3, #1]
 800d41a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800d41e:	f1b8 0f09 	cmp.w	r8, #9
 800d422:	d937      	bls.n	800d494 <_strtod_l+0x32c>
 800d424:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d426:	1a7f      	subs	r7, r7, r1
 800d428:	2f08      	cmp	r7, #8
 800d42a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800d42e:	dc37      	bgt.n	800d4a0 <_strtod_l+0x338>
 800d430:	45be      	cmp	lr, r7
 800d432:	bfa8      	it	ge
 800d434:	46be      	movge	lr, r7
 800d436:	f1bc 0f00 	cmp.w	ip, #0
 800d43a:	d001      	beq.n	800d440 <_strtod_l+0x2d8>
 800d43c:	f1ce 0e00 	rsb	lr, lr, #0
 800d440:	2c00      	cmp	r4, #0
 800d442:	d151      	bne.n	800d4e8 <_strtod_l+0x380>
 800d444:	2800      	cmp	r0, #0
 800d446:	f47f aece 	bne.w	800d1e6 <_strtod_l+0x7e>
 800d44a:	9a06      	ldr	r2, [sp, #24]
 800d44c:	2a00      	cmp	r2, #0
 800d44e:	f47f aeca 	bne.w	800d1e6 <_strtod_l+0x7e>
 800d452:	9a04      	ldr	r2, [sp, #16]
 800d454:	2a00      	cmp	r2, #0
 800d456:	f47f aee4 	bne.w	800d222 <_strtod_l+0xba>
 800d45a:	2b4e      	cmp	r3, #78	; 0x4e
 800d45c:	d027      	beq.n	800d4ae <_strtod_l+0x346>
 800d45e:	dc21      	bgt.n	800d4a4 <_strtod_l+0x33c>
 800d460:	2b49      	cmp	r3, #73	; 0x49
 800d462:	f47f aede 	bne.w	800d222 <_strtod_l+0xba>
 800d466:	49a0      	ldr	r1, [pc, #640]	; (800d6e8 <_strtod_l+0x580>)
 800d468:	a81b      	add	r0, sp, #108	; 0x6c
 800d46a:	f001 fdd7 	bl	800f01c <__match>
 800d46e:	2800      	cmp	r0, #0
 800d470:	f43f aed7 	beq.w	800d222 <_strtod_l+0xba>
 800d474:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d476:	499d      	ldr	r1, [pc, #628]	; (800d6ec <_strtod_l+0x584>)
 800d478:	3b01      	subs	r3, #1
 800d47a:	a81b      	add	r0, sp, #108	; 0x6c
 800d47c:	931b      	str	r3, [sp, #108]	; 0x6c
 800d47e:	f001 fdcd 	bl	800f01c <__match>
 800d482:	b910      	cbnz	r0, 800d48a <_strtod_l+0x322>
 800d484:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d486:	3301      	adds	r3, #1
 800d488:	931b      	str	r3, [sp, #108]	; 0x6c
 800d48a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800d700 <_strtod_l+0x598>
 800d48e:	f04f 0a00 	mov.w	sl, #0
 800d492:	e6a8      	b.n	800d1e6 <_strtod_l+0x7e>
 800d494:	210a      	movs	r1, #10
 800d496:	fb01 3e0e 	mla	lr, r1, lr, r3
 800d49a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d49e:	e7b8      	b.n	800d412 <_strtod_l+0x2aa>
 800d4a0:	46be      	mov	lr, r7
 800d4a2:	e7c8      	b.n	800d436 <_strtod_l+0x2ce>
 800d4a4:	2b69      	cmp	r3, #105	; 0x69
 800d4a6:	d0de      	beq.n	800d466 <_strtod_l+0x2fe>
 800d4a8:	2b6e      	cmp	r3, #110	; 0x6e
 800d4aa:	f47f aeba 	bne.w	800d222 <_strtod_l+0xba>
 800d4ae:	4990      	ldr	r1, [pc, #576]	; (800d6f0 <_strtod_l+0x588>)
 800d4b0:	a81b      	add	r0, sp, #108	; 0x6c
 800d4b2:	f001 fdb3 	bl	800f01c <__match>
 800d4b6:	2800      	cmp	r0, #0
 800d4b8:	f43f aeb3 	beq.w	800d222 <_strtod_l+0xba>
 800d4bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d4be:	781b      	ldrb	r3, [r3, #0]
 800d4c0:	2b28      	cmp	r3, #40	; 0x28
 800d4c2:	d10e      	bne.n	800d4e2 <_strtod_l+0x37a>
 800d4c4:	aa1e      	add	r2, sp, #120	; 0x78
 800d4c6:	498b      	ldr	r1, [pc, #556]	; (800d6f4 <_strtod_l+0x58c>)
 800d4c8:	a81b      	add	r0, sp, #108	; 0x6c
 800d4ca:	f001 fdbb 	bl	800f044 <__hexnan>
 800d4ce:	2805      	cmp	r0, #5
 800d4d0:	d107      	bne.n	800d4e2 <_strtod_l+0x37a>
 800d4d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d4d4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800d4d8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d4dc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d4e0:	e681      	b.n	800d1e6 <_strtod_l+0x7e>
 800d4e2:	f8df b224 	ldr.w	fp, [pc, #548]	; 800d708 <_strtod_l+0x5a0>
 800d4e6:	e7d2      	b.n	800d48e <_strtod_l+0x326>
 800d4e8:	ebae 0302 	sub.w	r3, lr, r2
 800d4ec:	9306      	str	r3, [sp, #24]
 800d4ee:	9b05      	ldr	r3, [sp, #20]
 800d4f0:	9807      	ldr	r0, [sp, #28]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	bf08      	it	eq
 800d4f6:	4623      	moveq	r3, r4
 800d4f8:	2c10      	cmp	r4, #16
 800d4fa:	9305      	str	r3, [sp, #20]
 800d4fc:	46a0      	mov	r8, r4
 800d4fe:	bfa8      	it	ge
 800d500:	f04f 0810 	movge.w	r8, #16
 800d504:	f7f2 fffe 	bl	8000504 <__aeabi_ui2d>
 800d508:	2c09      	cmp	r4, #9
 800d50a:	4682      	mov	sl, r0
 800d50c:	468b      	mov	fp, r1
 800d50e:	dc13      	bgt.n	800d538 <_strtod_l+0x3d0>
 800d510:	9b06      	ldr	r3, [sp, #24]
 800d512:	2b00      	cmp	r3, #0
 800d514:	f43f ae67 	beq.w	800d1e6 <_strtod_l+0x7e>
 800d518:	9b06      	ldr	r3, [sp, #24]
 800d51a:	dd7a      	ble.n	800d612 <_strtod_l+0x4aa>
 800d51c:	2b16      	cmp	r3, #22
 800d51e:	dc61      	bgt.n	800d5e4 <_strtod_l+0x47c>
 800d520:	4a75      	ldr	r2, [pc, #468]	; (800d6f8 <_strtod_l+0x590>)
 800d522:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800d526:	e9de 0100 	ldrd	r0, r1, [lr]
 800d52a:	4652      	mov	r2, sl
 800d52c:	465b      	mov	r3, fp
 800d52e:	f7f3 f863 	bl	80005f8 <__aeabi_dmul>
 800d532:	4682      	mov	sl, r0
 800d534:	468b      	mov	fp, r1
 800d536:	e656      	b.n	800d1e6 <_strtod_l+0x7e>
 800d538:	4b6f      	ldr	r3, [pc, #444]	; (800d6f8 <_strtod_l+0x590>)
 800d53a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d53e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d542:	f7f3 f859 	bl	80005f8 <__aeabi_dmul>
 800d546:	4606      	mov	r6, r0
 800d548:	4628      	mov	r0, r5
 800d54a:	460f      	mov	r7, r1
 800d54c:	f7f2 ffda 	bl	8000504 <__aeabi_ui2d>
 800d550:	4602      	mov	r2, r0
 800d552:	460b      	mov	r3, r1
 800d554:	4630      	mov	r0, r6
 800d556:	4639      	mov	r1, r7
 800d558:	f7f2 fe98 	bl	800028c <__adddf3>
 800d55c:	2c0f      	cmp	r4, #15
 800d55e:	4682      	mov	sl, r0
 800d560:	468b      	mov	fp, r1
 800d562:	ddd5      	ble.n	800d510 <_strtod_l+0x3a8>
 800d564:	9b06      	ldr	r3, [sp, #24]
 800d566:	eba4 0808 	sub.w	r8, r4, r8
 800d56a:	4498      	add	r8, r3
 800d56c:	f1b8 0f00 	cmp.w	r8, #0
 800d570:	f340 8096 	ble.w	800d6a0 <_strtod_l+0x538>
 800d574:	f018 030f 	ands.w	r3, r8, #15
 800d578:	d00a      	beq.n	800d590 <_strtod_l+0x428>
 800d57a:	495f      	ldr	r1, [pc, #380]	; (800d6f8 <_strtod_l+0x590>)
 800d57c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d580:	4652      	mov	r2, sl
 800d582:	465b      	mov	r3, fp
 800d584:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d588:	f7f3 f836 	bl	80005f8 <__aeabi_dmul>
 800d58c:	4682      	mov	sl, r0
 800d58e:	468b      	mov	fp, r1
 800d590:	f038 080f 	bics.w	r8, r8, #15
 800d594:	d073      	beq.n	800d67e <_strtod_l+0x516>
 800d596:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d59a:	dd47      	ble.n	800d62c <_strtod_l+0x4c4>
 800d59c:	2400      	movs	r4, #0
 800d59e:	46a0      	mov	r8, r4
 800d5a0:	9407      	str	r4, [sp, #28]
 800d5a2:	9405      	str	r4, [sp, #20]
 800d5a4:	2322      	movs	r3, #34	; 0x22
 800d5a6:	f8df b158 	ldr.w	fp, [pc, #344]	; 800d700 <_strtod_l+0x598>
 800d5aa:	f8c9 3000 	str.w	r3, [r9]
 800d5ae:	f04f 0a00 	mov.w	sl, #0
 800d5b2:	9b07      	ldr	r3, [sp, #28]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	f43f ae16 	beq.w	800d1e6 <_strtod_l+0x7e>
 800d5ba:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d5bc:	4648      	mov	r0, r9
 800d5be:	f001 fe38 	bl	800f232 <_Bfree>
 800d5c2:	9905      	ldr	r1, [sp, #20]
 800d5c4:	4648      	mov	r0, r9
 800d5c6:	f001 fe34 	bl	800f232 <_Bfree>
 800d5ca:	4641      	mov	r1, r8
 800d5cc:	4648      	mov	r0, r9
 800d5ce:	f001 fe30 	bl	800f232 <_Bfree>
 800d5d2:	9907      	ldr	r1, [sp, #28]
 800d5d4:	4648      	mov	r0, r9
 800d5d6:	f001 fe2c 	bl	800f232 <_Bfree>
 800d5da:	4621      	mov	r1, r4
 800d5dc:	4648      	mov	r0, r9
 800d5de:	f001 fe28 	bl	800f232 <_Bfree>
 800d5e2:	e600      	b.n	800d1e6 <_strtod_l+0x7e>
 800d5e4:	9a06      	ldr	r2, [sp, #24]
 800d5e6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800d5ea:	4293      	cmp	r3, r2
 800d5ec:	dbba      	blt.n	800d564 <_strtod_l+0x3fc>
 800d5ee:	4d42      	ldr	r5, [pc, #264]	; (800d6f8 <_strtod_l+0x590>)
 800d5f0:	f1c4 040f 	rsb	r4, r4, #15
 800d5f4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800d5f8:	4652      	mov	r2, sl
 800d5fa:	465b      	mov	r3, fp
 800d5fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d600:	f7f2 fffa 	bl	80005f8 <__aeabi_dmul>
 800d604:	9b06      	ldr	r3, [sp, #24]
 800d606:	1b1c      	subs	r4, r3, r4
 800d608:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800d60c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d610:	e78d      	b.n	800d52e <_strtod_l+0x3c6>
 800d612:	f113 0f16 	cmn.w	r3, #22
 800d616:	dba5      	blt.n	800d564 <_strtod_l+0x3fc>
 800d618:	4a37      	ldr	r2, [pc, #220]	; (800d6f8 <_strtod_l+0x590>)
 800d61a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800d61e:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d622:	4650      	mov	r0, sl
 800d624:	4659      	mov	r1, fp
 800d626:	f7f3 f911 	bl	800084c <__aeabi_ddiv>
 800d62a:	e782      	b.n	800d532 <_strtod_l+0x3ca>
 800d62c:	2300      	movs	r3, #0
 800d62e:	4e33      	ldr	r6, [pc, #204]	; (800d6fc <_strtod_l+0x594>)
 800d630:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d634:	4650      	mov	r0, sl
 800d636:	4659      	mov	r1, fp
 800d638:	461d      	mov	r5, r3
 800d63a:	f1b8 0f01 	cmp.w	r8, #1
 800d63e:	dc21      	bgt.n	800d684 <_strtod_l+0x51c>
 800d640:	b10b      	cbz	r3, 800d646 <_strtod_l+0x4de>
 800d642:	4682      	mov	sl, r0
 800d644:	468b      	mov	fp, r1
 800d646:	4b2d      	ldr	r3, [pc, #180]	; (800d6fc <_strtod_l+0x594>)
 800d648:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d64c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d650:	4652      	mov	r2, sl
 800d652:	465b      	mov	r3, fp
 800d654:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d658:	f7f2 ffce 	bl	80005f8 <__aeabi_dmul>
 800d65c:	4b28      	ldr	r3, [pc, #160]	; (800d700 <_strtod_l+0x598>)
 800d65e:	460a      	mov	r2, r1
 800d660:	400b      	ands	r3, r1
 800d662:	4928      	ldr	r1, [pc, #160]	; (800d704 <_strtod_l+0x59c>)
 800d664:	428b      	cmp	r3, r1
 800d666:	4682      	mov	sl, r0
 800d668:	d898      	bhi.n	800d59c <_strtod_l+0x434>
 800d66a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d66e:	428b      	cmp	r3, r1
 800d670:	bf86      	itte	hi
 800d672:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800d70c <_strtod_l+0x5a4>
 800d676:	f04f 3aff 	movhi.w	sl, #4294967295
 800d67a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d67e:	2300      	movs	r3, #0
 800d680:	9304      	str	r3, [sp, #16]
 800d682:	e077      	b.n	800d774 <_strtod_l+0x60c>
 800d684:	f018 0f01 	tst.w	r8, #1
 800d688:	d006      	beq.n	800d698 <_strtod_l+0x530>
 800d68a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800d68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d692:	f7f2 ffb1 	bl	80005f8 <__aeabi_dmul>
 800d696:	2301      	movs	r3, #1
 800d698:	3501      	adds	r5, #1
 800d69a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d69e:	e7cc      	b.n	800d63a <_strtod_l+0x4d2>
 800d6a0:	d0ed      	beq.n	800d67e <_strtod_l+0x516>
 800d6a2:	f1c8 0800 	rsb	r8, r8, #0
 800d6a6:	f018 020f 	ands.w	r2, r8, #15
 800d6aa:	d00a      	beq.n	800d6c2 <_strtod_l+0x55a>
 800d6ac:	4b12      	ldr	r3, [pc, #72]	; (800d6f8 <_strtod_l+0x590>)
 800d6ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d6b2:	4650      	mov	r0, sl
 800d6b4:	4659      	mov	r1, fp
 800d6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ba:	f7f3 f8c7 	bl	800084c <__aeabi_ddiv>
 800d6be:	4682      	mov	sl, r0
 800d6c0:	468b      	mov	fp, r1
 800d6c2:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d6c6:	d0da      	beq.n	800d67e <_strtod_l+0x516>
 800d6c8:	f1b8 0f1f 	cmp.w	r8, #31
 800d6cc:	dd20      	ble.n	800d710 <_strtod_l+0x5a8>
 800d6ce:	2400      	movs	r4, #0
 800d6d0:	46a0      	mov	r8, r4
 800d6d2:	9407      	str	r4, [sp, #28]
 800d6d4:	9405      	str	r4, [sp, #20]
 800d6d6:	2322      	movs	r3, #34	; 0x22
 800d6d8:	f04f 0a00 	mov.w	sl, #0
 800d6dc:	f04f 0b00 	mov.w	fp, #0
 800d6e0:	f8c9 3000 	str.w	r3, [r9]
 800d6e4:	e765      	b.n	800d5b2 <_strtod_l+0x44a>
 800d6e6:	bf00      	nop
 800d6e8:	08010105 	.word	0x08010105
 800d6ec:	08010193 	.word	0x08010193
 800d6f0:	0801010d 	.word	0x0801010d
 800d6f4:	08010150 	.word	0x08010150
 800d6f8:	080101d0 	.word	0x080101d0
 800d6fc:	080101a8 	.word	0x080101a8
 800d700:	7ff00000 	.word	0x7ff00000
 800d704:	7ca00000 	.word	0x7ca00000
 800d708:	fff80000 	.word	0xfff80000
 800d70c:	7fefffff 	.word	0x7fefffff
 800d710:	f018 0310 	ands.w	r3, r8, #16
 800d714:	bf18      	it	ne
 800d716:	236a      	movne	r3, #106	; 0x6a
 800d718:	4da0      	ldr	r5, [pc, #640]	; (800d99c <_strtod_l+0x834>)
 800d71a:	9304      	str	r3, [sp, #16]
 800d71c:	4650      	mov	r0, sl
 800d71e:	4659      	mov	r1, fp
 800d720:	2300      	movs	r3, #0
 800d722:	f1b8 0f00 	cmp.w	r8, #0
 800d726:	f300 810a 	bgt.w	800d93e <_strtod_l+0x7d6>
 800d72a:	b10b      	cbz	r3, 800d730 <_strtod_l+0x5c8>
 800d72c:	4682      	mov	sl, r0
 800d72e:	468b      	mov	fp, r1
 800d730:	9b04      	ldr	r3, [sp, #16]
 800d732:	b1bb      	cbz	r3, 800d764 <_strtod_l+0x5fc>
 800d734:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800d738:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	4659      	mov	r1, fp
 800d740:	dd10      	ble.n	800d764 <_strtod_l+0x5fc>
 800d742:	2b1f      	cmp	r3, #31
 800d744:	f340 8107 	ble.w	800d956 <_strtod_l+0x7ee>
 800d748:	2b34      	cmp	r3, #52	; 0x34
 800d74a:	bfde      	ittt	le
 800d74c:	3b20      	suble	r3, #32
 800d74e:	f04f 32ff 	movle.w	r2, #4294967295
 800d752:	fa02 f303 	lslle.w	r3, r2, r3
 800d756:	f04f 0a00 	mov.w	sl, #0
 800d75a:	bfcc      	ite	gt
 800d75c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d760:	ea03 0b01 	andle.w	fp, r3, r1
 800d764:	2200      	movs	r2, #0
 800d766:	2300      	movs	r3, #0
 800d768:	4650      	mov	r0, sl
 800d76a:	4659      	mov	r1, fp
 800d76c:	f7f3 f9ac 	bl	8000ac8 <__aeabi_dcmpeq>
 800d770:	2800      	cmp	r0, #0
 800d772:	d1ac      	bne.n	800d6ce <_strtod_l+0x566>
 800d774:	9b07      	ldr	r3, [sp, #28]
 800d776:	9300      	str	r3, [sp, #0]
 800d778:	9a05      	ldr	r2, [sp, #20]
 800d77a:	9908      	ldr	r1, [sp, #32]
 800d77c:	4623      	mov	r3, r4
 800d77e:	4648      	mov	r0, r9
 800d780:	f001 fda9 	bl	800f2d6 <__s2b>
 800d784:	9007      	str	r0, [sp, #28]
 800d786:	2800      	cmp	r0, #0
 800d788:	f43f af08 	beq.w	800d59c <_strtod_l+0x434>
 800d78c:	9a06      	ldr	r2, [sp, #24]
 800d78e:	9b06      	ldr	r3, [sp, #24]
 800d790:	2a00      	cmp	r2, #0
 800d792:	f1c3 0300 	rsb	r3, r3, #0
 800d796:	bfa8      	it	ge
 800d798:	2300      	movge	r3, #0
 800d79a:	930e      	str	r3, [sp, #56]	; 0x38
 800d79c:	2400      	movs	r4, #0
 800d79e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d7a2:	9316      	str	r3, [sp, #88]	; 0x58
 800d7a4:	46a0      	mov	r8, r4
 800d7a6:	9b07      	ldr	r3, [sp, #28]
 800d7a8:	4648      	mov	r0, r9
 800d7aa:	6859      	ldr	r1, [r3, #4]
 800d7ac:	f001 fd0d 	bl	800f1ca <_Balloc>
 800d7b0:	9005      	str	r0, [sp, #20]
 800d7b2:	2800      	cmp	r0, #0
 800d7b4:	f43f aef6 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d7b8:	9b07      	ldr	r3, [sp, #28]
 800d7ba:	691a      	ldr	r2, [r3, #16]
 800d7bc:	3202      	adds	r2, #2
 800d7be:	f103 010c 	add.w	r1, r3, #12
 800d7c2:	0092      	lsls	r2, r2, #2
 800d7c4:	300c      	adds	r0, #12
 800d7c6:	f001 fcf3 	bl	800f1b0 <memcpy>
 800d7ca:	aa1e      	add	r2, sp, #120	; 0x78
 800d7cc:	a91d      	add	r1, sp, #116	; 0x74
 800d7ce:	ec4b ab10 	vmov	d0, sl, fp
 800d7d2:	4648      	mov	r0, r9
 800d7d4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800d7d8:	f002 f838 	bl	800f84c <__d2b>
 800d7dc:	901c      	str	r0, [sp, #112]	; 0x70
 800d7de:	2800      	cmp	r0, #0
 800d7e0:	f43f aee0 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d7e4:	2101      	movs	r1, #1
 800d7e6:	4648      	mov	r0, r9
 800d7e8:	f001 fe01 	bl	800f3ee <__i2b>
 800d7ec:	4680      	mov	r8, r0
 800d7ee:	2800      	cmp	r0, #0
 800d7f0:	f43f aed8 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d7f4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800d7f6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d7f8:	2e00      	cmp	r6, #0
 800d7fa:	bfab      	itete	ge
 800d7fc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800d7fe:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800d800:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800d802:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800d804:	bfac      	ite	ge
 800d806:	18f7      	addge	r7, r6, r3
 800d808:	1b9d      	sublt	r5, r3, r6
 800d80a:	9b04      	ldr	r3, [sp, #16]
 800d80c:	1af6      	subs	r6, r6, r3
 800d80e:	4416      	add	r6, r2
 800d810:	4b63      	ldr	r3, [pc, #396]	; (800d9a0 <_strtod_l+0x838>)
 800d812:	3e01      	subs	r6, #1
 800d814:	429e      	cmp	r6, r3
 800d816:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d81a:	f280 80af 	bge.w	800d97c <_strtod_l+0x814>
 800d81e:	1b9b      	subs	r3, r3, r6
 800d820:	2b1f      	cmp	r3, #31
 800d822:	eba2 0203 	sub.w	r2, r2, r3
 800d826:	f04f 0101 	mov.w	r1, #1
 800d82a:	f300 809b 	bgt.w	800d964 <_strtod_l+0x7fc>
 800d82e:	fa01 f303 	lsl.w	r3, r1, r3
 800d832:	930f      	str	r3, [sp, #60]	; 0x3c
 800d834:	2300      	movs	r3, #0
 800d836:	930a      	str	r3, [sp, #40]	; 0x28
 800d838:	18be      	adds	r6, r7, r2
 800d83a:	9b04      	ldr	r3, [sp, #16]
 800d83c:	42b7      	cmp	r7, r6
 800d83e:	4415      	add	r5, r2
 800d840:	441d      	add	r5, r3
 800d842:	463b      	mov	r3, r7
 800d844:	bfa8      	it	ge
 800d846:	4633      	movge	r3, r6
 800d848:	42ab      	cmp	r3, r5
 800d84a:	bfa8      	it	ge
 800d84c:	462b      	movge	r3, r5
 800d84e:	2b00      	cmp	r3, #0
 800d850:	bfc2      	ittt	gt
 800d852:	1af6      	subgt	r6, r6, r3
 800d854:	1aed      	subgt	r5, r5, r3
 800d856:	1aff      	subgt	r7, r7, r3
 800d858:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d85a:	b1bb      	cbz	r3, 800d88c <_strtod_l+0x724>
 800d85c:	4641      	mov	r1, r8
 800d85e:	461a      	mov	r2, r3
 800d860:	4648      	mov	r0, r9
 800d862:	f001 fe63 	bl	800f52c <__pow5mult>
 800d866:	4680      	mov	r8, r0
 800d868:	2800      	cmp	r0, #0
 800d86a:	f43f ae9b 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d86e:	4601      	mov	r1, r0
 800d870:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d872:	4648      	mov	r0, r9
 800d874:	f001 fdc4 	bl	800f400 <__multiply>
 800d878:	900c      	str	r0, [sp, #48]	; 0x30
 800d87a:	2800      	cmp	r0, #0
 800d87c:	f43f ae92 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d880:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d882:	4648      	mov	r0, r9
 800d884:	f001 fcd5 	bl	800f232 <_Bfree>
 800d888:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d88a:	931c      	str	r3, [sp, #112]	; 0x70
 800d88c:	2e00      	cmp	r6, #0
 800d88e:	dc7a      	bgt.n	800d986 <_strtod_l+0x81e>
 800d890:	9b06      	ldr	r3, [sp, #24]
 800d892:	2b00      	cmp	r3, #0
 800d894:	dd08      	ble.n	800d8a8 <_strtod_l+0x740>
 800d896:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d898:	9905      	ldr	r1, [sp, #20]
 800d89a:	4648      	mov	r0, r9
 800d89c:	f001 fe46 	bl	800f52c <__pow5mult>
 800d8a0:	9005      	str	r0, [sp, #20]
 800d8a2:	2800      	cmp	r0, #0
 800d8a4:	f43f ae7e 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d8a8:	2d00      	cmp	r5, #0
 800d8aa:	dd08      	ble.n	800d8be <_strtod_l+0x756>
 800d8ac:	462a      	mov	r2, r5
 800d8ae:	9905      	ldr	r1, [sp, #20]
 800d8b0:	4648      	mov	r0, r9
 800d8b2:	f001 fe89 	bl	800f5c8 <__lshift>
 800d8b6:	9005      	str	r0, [sp, #20]
 800d8b8:	2800      	cmp	r0, #0
 800d8ba:	f43f ae73 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d8be:	2f00      	cmp	r7, #0
 800d8c0:	dd08      	ble.n	800d8d4 <_strtod_l+0x76c>
 800d8c2:	4641      	mov	r1, r8
 800d8c4:	463a      	mov	r2, r7
 800d8c6:	4648      	mov	r0, r9
 800d8c8:	f001 fe7e 	bl	800f5c8 <__lshift>
 800d8cc:	4680      	mov	r8, r0
 800d8ce:	2800      	cmp	r0, #0
 800d8d0:	f43f ae68 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d8d4:	9a05      	ldr	r2, [sp, #20]
 800d8d6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d8d8:	4648      	mov	r0, r9
 800d8da:	f001 fee3 	bl	800f6a4 <__mdiff>
 800d8de:	4604      	mov	r4, r0
 800d8e0:	2800      	cmp	r0, #0
 800d8e2:	f43f ae5f 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d8e6:	68c3      	ldr	r3, [r0, #12]
 800d8e8:	930c      	str	r3, [sp, #48]	; 0x30
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	60c3      	str	r3, [r0, #12]
 800d8ee:	4641      	mov	r1, r8
 800d8f0:	f001 febe 	bl	800f670 <__mcmp>
 800d8f4:	2800      	cmp	r0, #0
 800d8f6:	da55      	bge.n	800d9a4 <_strtod_l+0x83c>
 800d8f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d8fa:	b9e3      	cbnz	r3, 800d936 <_strtod_l+0x7ce>
 800d8fc:	f1ba 0f00 	cmp.w	sl, #0
 800d900:	d119      	bne.n	800d936 <_strtod_l+0x7ce>
 800d902:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d906:	b9b3      	cbnz	r3, 800d936 <_strtod_l+0x7ce>
 800d908:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d90c:	0d1b      	lsrs	r3, r3, #20
 800d90e:	051b      	lsls	r3, r3, #20
 800d910:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d914:	d90f      	bls.n	800d936 <_strtod_l+0x7ce>
 800d916:	6963      	ldr	r3, [r4, #20]
 800d918:	b913      	cbnz	r3, 800d920 <_strtod_l+0x7b8>
 800d91a:	6923      	ldr	r3, [r4, #16]
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	dd0a      	ble.n	800d936 <_strtod_l+0x7ce>
 800d920:	4621      	mov	r1, r4
 800d922:	2201      	movs	r2, #1
 800d924:	4648      	mov	r0, r9
 800d926:	f001 fe4f 	bl	800f5c8 <__lshift>
 800d92a:	4641      	mov	r1, r8
 800d92c:	4604      	mov	r4, r0
 800d92e:	f001 fe9f 	bl	800f670 <__mcmp>
 800d932:	2800      	cmp	r0, #0
 800d934:	dc67      	bgt.n	800da06 <_strtod_l+0x89e>
 800d936:	9b04      	ldr	r3, [sp, #16]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d171      	bne.n	800da20 <_strtod_l+0x8b8>
 800d93c:	e63d      	b.n	800d5ba <_strtod_l+0x452>
 800d93e:	f018 0f01 	tst.w	r8, #1
 800d942:	d004      	beq.n	800d94e <_strtod_l+0x7e6>
 800d944:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d948:	f7f2 fe56 	bl	80005f8 <__aeabi_dmul>
 800d94c:	2301      	movs	r3, #1
 800d94e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d952:	3508      	adds	r5, #8
 800d954:	e6e5      	b.n	800d722 <_strtod_l+0x5ba>
 800d956:	f04f 32ff 	mov.w	r2, #4294967295
 800d95a:	fa02 f303 	lsl.w	r3, r2, r3
 800d95e:	ea03 0a0a 	and.w	sl, r3, sl
 800d962:	e6ff      	b.n	800d764 <_strtod_l+0x5fc>
 800d964:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800d968:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800d96c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800d970:	36e2      	adds	r6, #226	; 0xe2
 800d972:	fa01 f306 	lsl.w	r3, r1, r6
 800d976:	930a      	str	r3, [sp, #40]	; 0x28
 800d978:	910f      	str	r1, [sp, #60]	; 0x3c
 800d97a:	e75d      	b.n	800d838 <_strtod_l+0x6d0>
 800d97c:	2300      	movs	r3, #0
 800d97e:	930a      	str	r3, [sp, #40]	; 0x28
 800d980:	2301      	movs	r3, #1
 800d982:	930f      	str	r3, [sp, #60]	; 0x3c
 800d984:	e758      	b.n	800d838 <_strtod_l+0x6d0>
 800d986:	4632      	mov	r2, r6
 800d988:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d98a:	4648      	mov	r0, r9
 800d98c:	f001 fe1c 	bl	800f5c8 <__lshift>
 800d990:	901c      	str	r0, [sp, #112]	; 0x70
 800d992:	2800      	cmp	r0, #0
 800d994:	f47f af7c 	bne.w	800d890 <_strtod_l+0x728>
 800d998:	e604      	b.n	800d5a4 <_strtod_l+0x43c>
 800d99a:	bf00      	nop
 800d99c:	08010168 	.word	0x08010168
 800d9a0:	fffffc02 	.word	0xfffffc02
 800d9a4:	465d      	mov	r5, fp
 800d9a6:	f040 8086 	bne.w	800dab6 <_strtod_l+0x94e>
 800d9aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d9ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d9b0:	b32a      	cbz	r2, 800d9fe <_strtod_l+0x896>
 800d9b2:	4aaf      	ldr	r2, [pc, #700]	; (800dc70 <_strtod_l+0xb08>)
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	d153      	bne.n	800da60 <_strtod_l+0x8f8>
 800d9b8:	9b04      	ldr	r3, [sp, #16]
 800d9ba:	4650      	mov	r0, sl
 800d9bc:	b1d3      	cbz	r3, 800d9f4 <_strtod_l+0x88c>
 800d9be:	4aad      	ldr	r2, [pc, #692]	; (800dc74 <_strtod_l+0xb0c>)
 800d9c0:	402a      	ands	r2, r5
 800d9c2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800d9c6:	f04f 31ff 	mov.w	r1, #4294967295
 800d9ca:	d816      	bhi.n	800d9fa <_strtod_l+0x892>
 800d9cc:	0d12      	lsrs	r2, r2, #20
 800d9ce:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d9d2:	fa01 f303 	lsl.w	r3, r1, r3
 800d9d6:	4298      	cmp	r0, r3
 800d9d8:	d142      	bne.n	800da60 <_strtod_l+0x8f8>
 800d9da:	4ba7      	ldr	r3, [pc, #668]	; (800dc78 <_strtod_l+0xb10>)
 800d9dc:	429d      	cmp	r5, r3
 800d9de:	d102      	bne.n	800d9e6 <_strtod_l+0x87e>
 800d9e0:	3001      	adds	r0, #1
 800d9e2:	f43f addf 	beq.w	800d5a4 <_strtod_l+0x43c>
 800d9e6:	4ba3      	ldr	r3, [pc, #652]	; (800dc74 <_strtod_l+0xb0c>)
 800d9e8:	402b      	ands	r3, r5
 800d9ea:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d9ee:	f04f 0a00 	mov.w	sl, #0
 800d9f2:	e7a0      	b.n	800d936 <_strtod_l+0x7ce>
 800d9f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d9f8:	e7ed      	b.n	800d9d6 <_strtod_l+0x86e>
 800d9fa:	460b      	mov	r3, r1
 800d9fc:	e7eb      	b.n	800d9d6 <_strtod_l+0x86e>
 800d9fe:	bb7b      	cbnz	r3, 800da60 <_strtod_l+0x8f8>
 800da00:	f1ba 0f00 	cmp.w	sl, #0
 800da04:	d12c      	bne.n	800da60 <_strtod_l+0x8f8>
 800da06:	9904      	ldr	r1, [sp, #16]
 800da08:	4a9a      	ldr	r2, [pc, #616]	; (800dc74 <_strtod_l+0xb0c>)
 800da0a:	465b      	mov	r3, fp
 800da0c:	b1f1      	cbz	r1, 800da4c <_strtod_l+0x8e4>
 800da0e:	ea02 010b 	and.w	r1, r2, fp
 800da12:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800da16:	dc19      	bgt.n	800da4c <_strtod_l+0x8e4>
 800da18:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800da1c:	f77f ae5b 	ble.w	800d6d6 <_strtod_l+0x56e>
 800da20:	4a96      	ldr	r2, [pc, #600]	; (800dc7c <_strtod_l+0xb14>)
 800da22:	2300      	movs	r3, #0
 800da24:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800da28:	4650      	mov	r0, sl
 800da2a:	4659      	mov	r1, fp
 800da2c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800da30:	f7f2 fde2 	bl	80005f8 <__aeabi_dmul>
 800da34:	4682      	mov	sl, r0
 800da36:	468b      	mov	fp, r1
 800da38:	2900      	cmp	r1, #0
 800da3a:	f47f adbe 	bne.w	800d5ba <_strtod_l+0x452>
 800da3e:	2800      	cmp	r0, #0
 800da40:	f47f adbb 	bne.w	800d5ba <_strtod_l+0x452>
 800da44:	2322      	movs	r3, #34	; 0x22
 800da46:	f8c9 3000 	str.w	r3, [r9]
 800da4a:	e5b6      	b.n	800d5ba <_strtod_l+0x452>
 800da4c:	4013      	ands	r3, r2
 800da4e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800da52:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800da56:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800da5a:	f04f 3aff 	mov.w	sl, #4294967295
 800da5e:	e76a      	b.n	800d936 <_strtod_l+0x7ce>
 800da60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da62:	b193      	cbz	r3, 800da8a <_strtod_l+0x922>
 800da64:	422b      	tst	r3, r5
 800da66:	f43f af66 	beq.w	800d936 <_strtod_l+0x7ce>
 800da6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da6c:	9a04      	ldr	r2, [sp, #16]
 800da6e:	4650      	mov	r0, sl
 800da70:	4659      	mov	r1, fp
 800da72:	b173      	cbz	r3, 800da92 <_strtod_l+0x92a>
 800da74:	f7ff fb5a 	bl	800d12c <sulp>
 800da78:	4602      	mov	r2, r0
 800da7a:	460b      	mov	r3, r1
 800da7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da80:	f7f2 fc04 	bl	800028c <__adddf3>
 800da84:	4682      	mov	sl, r0
 800da86:	468b      	mov	fp, r1
 800da88:	e755      	b.n	800d936 <_strtod_l+0x7ce>
 800da8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da8c:	ea13 0f0a 	tst.w	r3, sl
 800da90:	e7e9      	b.n	800da66 <_strtod_l+0x8fe>
 800da92:	f7ff fb4b 	bl	800d12c <sulp>
 800da96:	4602      	mov	r2, r0
 800da98:	460b      	mov	r3, r1
 800da9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da9e:	f7f2 fbf3 	bl	8000288 <__aeabi_dsub>
 800daa2:	2200      	movs	r2, #0
 800daa4:	2300      	movs	r3, #0
 800daa6:	4682      	mov	sl, r0
 800daa8:	468b      	mov	fp, r1
 800daaa:	f7f3 f80d 	bl	8000ac8 <__aeabi_dcmpeq>
 800daae:	2800      	cmp	r0, #0
 800dab0:	f47f ae11 	bne.w	800d6d6 <_strtod_l+0x56e>
 800dab4:	e73f      	b.n	800d936 <_strtod_l+0x7ce>
 800dab6:	4641      	mov	r1, r8
 800dab8:	4620      	mov	r0, r4
 800daba:	f001 ff16 	bl	800f8ea <__ratio>
 800dabe:	ec57 6b10 	vmov	r6, r7, d0
 800dac2:	2200      	movs	r2, #0
 800dac4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dac8:	ee10 0a10 	vmov	r0, s0
 800dacc:	4639      	mov	r1, r7
 800dace:	f7f3 f80f 	bl	8000af0 <__aeabi_dcmple>
 800dad2:	2800      	cmp	r0, #0
 800dad4:	d077      	beq.n	800dbc6 <_strtod_l+0xa5e>
 800dad6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d04a      	beq.n	800db72 <_strtod_l+0xa0a>
 800dadc:	4b68      	ldr	r3, [pc, #416]	; (800dc80 <_strtod_l+0xb18>)
 800dade:	2200      	movs	r2, #0
 800dae0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dae4:	4f66      	ldr	r7, [pc, #408]	; (800dc80 <_strtod_l+0xb18>)
 800dae6:	2600      	movs	r6, #0
 800dae8:	4b62      	ldr	r3, [pc, #392]	; (800dc74 <_strtod_l+0xb0c>)
 800daea:	402b      	ands	r3, r5
 800daec:	930f      	str	r3, [sp, #60]	; 0x3c
 800daee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800daf0:	4b64      	ldr	r3, [pc, #400]	; (800dc84 <_strtod_l+0xb1c>)
 800daf2:	429a      	cmp	r2, r3
 800daf4:	f040 80ce 	bne.w	800dc94 <_strtod_l+0xb2c>
 800daf8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dafc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800db00:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800db04:	ec4b ab10 	vmov	d0, sl, fp
 800db08:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800db0c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800db10:	f001 fe26 	bl	800f760 <__ulp>
 800db14:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800db18:	ec53 2b10 	vmov	r2, r3, d0
 800db1c:	f7f2 fd6c 	bl	80005f8 <__aeabi_dmul>
 800db20:	4652      	mov	r2, sl
 800db22:	465b      	mov	r3, fp
 800db24:	f7f2 fbb2 	bl	800028c <__adddf3>
 800db28:	460b      	mov	r3, r1
 800db2a:	4952      	ldr	r1, [pc, #328]	; (800dc74 <_strtod_l+0xb0c>)
 800db2c:	4a56      	ldr	r2, [pc, #344]	; (800dc88 <_strtod_l+0xb20>)
 800db2e:	4019      	ands	r1, r3
 800db30:	4291      	cmp	r1, r2
 800db32:	4682      	mov	sl, r0
 800db34:	d95b      	bls.n	800dbee <_strtod_l+0xa86>
 800db36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db38:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800db3c:	4293      	cmp	r3, r2
 800db3e:	d103      	bne.n	800db48 <_strtod_l+0x9e0>
 800db40:	9b08      	ldr	r3, [sp, #32]
 800db42:	3301      	adds	r3, #1
 800db44:	f43f ad2e 	beq.w	800d5a4 <_strtod_l+0x43c>
 800db48:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800dc78 <_strtod_l+0xb10>
 800db4c:	f04f 3aff 	mov.w	sl, #4294967295
 800db50:	991c      	ldr	r1, [sp, #112]	; 0x70
 800db52:	4648      	mov	r0, r9
 800db54:	f001 fb6d 	bl	800f232 <_Bfree>
 800db58:	9905      	ldr	r1, [sp, #20]
 800db5a:	4648      	mov	r0, r9
 800db5c:	f001 fb69 	bl	800f232 <_Bfree>
 800db60:	4641      	mov	r1, r8
 800db62:	4648      	mov	r0, r9
 800db64:	f001 fb65 	bl	800f232 <_Bfree>
 800db68:	4621      	mov	r1, r4
 800db6a:	4648      	mov	r0, r9
 800db6c:	f001 fb61 	bl	800f232 <_Bfree>
 800db70:	e619      	b.n	800d7a6 <_strtod_l+0x63e>
 800db72:	f1ba 0f00 	cmp.w	sl, #0
 800db76:	d11a      	bne.n	800dbae <_strtod_l+0xa46>
 800db78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db7c:	b9eb      	cbnz	r3, 800dbba <_strtod_l+0xa52>
 800db7e:	2200      	movs	r2, #0
 800db80:	4b3f      	ldr	r3, [pc, #252]	; (800dc80 <_strtod_l+0xb18>)
 800db82:	4630      	mov	r0, r6
 800db84:	4639      	mov	r1, r7
 800db86:	f7f2 ffa9 	bl	8000adc <__aeabi_dcmplt>
 800db8a:	b9c8      	cbnz	r0, 800dbc0 <_strtod_l+0xa58>
 800db8c:	4630      	mov	r0, r6
 800db8e:	4639      	mov	r1, r7
 800db90:	2200      	movs	r2, #0
 800db92:	4b3e      	ldr	r3, [pc, #248]	; (800dc8c <_strtod_l+0xb24>)
 800db94:	f7f2 fd30 	bl	80005f8 <__aeabi_dmul>
 800db98:	4606      	mov	r6, r0
 800db9a:	460f      	mov	r7, r1
 800db9c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800dba0:	9618      	str	r6, [sp, #96]	; 0x60
 800dba2:	9319      	str	r3, [sp, #100]	; 0x64
 800dba4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800dba8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dbac:	e79c      	b.n	800dae8 <_strtod_l+0x980>
 800dbae:	f1ba 0f01 	cmp.w	sl, #1
 800dbb2:	d102      	bne.n	800dbba <_strtod_l+0xa52>
 800dbb4:	2d00      	cmp	r5, #0
 800dbb6:	f43f ad8e 	beq.w	800d6d6 <_strtod_l+0x56e>
 800dbba:	2200      	movs	r2, #0
 800dbbc:	4b34      	ldr	r3, [pc, #208]	; (800dc90 <_strtod_l+0xb28>)
 800dbbe:	e78f      	b.n	800dae0 <_strtod_l+0x978>
 800dbc0:	2600      	movs	r6, #0
 800dbc2:	4f32      	ldr	r7, [pc, #200]	; (800dc8c <_strtod_l+0xb24>)
 800dbc4:	e7ea      	b.n	800db9c <_strtod_l+0xa34>
 800dbc6:	4b31      	ldr	r3, [pc, #196]	; (800dc8c <_strtod_l+0xb24>)
 800dbc8:	4630      	mov	r0, r6
 800dbca:	4639      	mov	r1, r7
 800dbcc:	2200      	movs	r2, #0
 800dbce:	f7f2 fd13 	bl	80005f8 <__aeabi_dmul>
 800dbd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dbd4:	4606      	mov	r6, r0
 800dbd6:	460f      	mov	r7, r1
 800dbd8:	b933      	cbnz	r3, 800dbe8 <_strtod_l+0xa80>
 800dbda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dbde:	9010      	str	r0, [sp, #64]	; 0x40
 800dbe0:	9311      	str	r3, [sp, #68]	; 0x44
 800dbe2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dbe6:	e7df      	b.n	800dba8 <_strtod_l+0xa40>
 800dbe8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800dbec:	e7f9      	b.n	800dbe2 <_strtod_l+0xa7a>
 800dbee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800dbf2:	9b04      	ldr	r3, [sp, #16]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d1ab      	bne.n	800db50 <_strtod_l+0x9e8>
 800dbf8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dbfc:	0d1b      	lsrs	r3, r3, #20
 800dbfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dc00:	051b      	lsls	r3, r3, #20
 800dc02:	429a      	cmp	r2, r3
 800dc04:	465d      	mov	r5, fp
 800dc06:	d1a3      	bne.n	800db50 <_strtod_l+0x9e8>
 800dc08:	4639      	mov	r1, r7
 800dc0a:	4630      	mov	r0, r6
 800dc0c:	f7f2 ffa4 	bl	8000b58 <__aeabi_d2iz>
 800dc10:	f7f2 fc88 	bl	8000524 <__aeabi_i2d>
 800dc14:	460b      	mov	r3, r1
 800dc16:	4602      	mov	r2, r0
 800dc18:	4639      	mov	r1, r7
 800dc1a:	4630      	mov	r0, r6
 800dc1c:	f7f2 fb34 	bl	8000288 <__aeabi_dsub>
 800dc20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc22:	4606      	mov	r6, r0
 800dc24:	460f      	mov	r7, r1
 800dc26:	b933      	cbnz	r3, 800dc36 <_strtod_l+0xace>
 800dc28:	f1ba 0f00 	cmp.w	sl, #0
 800dc2c:	d103      	bne.n	800dc36 <_strtod_l+0xace>
 800dc2e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800dc32:	2d00      	cmp	r5, #0
 800dc34:	d06d      	beq.n	800dd12 <_strtod_l+0xbaa>
 800dc36:	a30a      	add	r3, pc, #40	; (adr r3, 800dc60 <_strtod_l+0xaf8>)
 800dc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc3c:	4630      	mov	r0, r6
 800dc3e:	4639      	mov	r1, r7
 800dc40:	f7f2 ff4c 	bl	8000adc <__aeabi_dcmplt>
 800dc44:	2800      	cmp	r0, #0
 800dc46:	f47f acb8 	bne.w	800d5ba <_strtod_l+0x452>
 800dc4a:	a307      	add	r3, pc, #28	; (adr r3, 800dc68 <_strtod_l+0xb00>)
 800dc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc50:	4630      	mov	r0, r6
 800dc52:	4639      	mov	r1, r7
 800dc54:	f7f2 ff60 	bl	8000b18 <__aeabi_dcmpgt>
 800dc58:	2800      	cmp	r0, #0
 800dc5a:	f43f af79 	beq.w	800db50 <_strtod_l+0x9e8>
 800dc5e:	e4ac      	b.n	800d5ba <_strtod_l+0x452>
 800dc60:	94a03595 	.word	0x94a03595
 800dc64:	3fdfffff 	.word	0x3fdfffff
 800dc68:	35afe535 	.word	0x35afe535
 800dc6c:	3fe00000 	.word	0x3fe00000
 800dc70:	000fffff 	.word	0x000fffff
 800dc74:	7ff00000 	.word	0x7ff00000
 800dc78:	7fefffff 	.word	0x7fefffff
 800dc7c:	39500000 	.word	0x39500000
 800dc80:	3ff00000 	.word	0x3ff00000
 800dc84:	7fe00000 	.word	0x7fe00000
 800dc88:	7c9fffff 	.word	0x7c9fffff
 800dc8c:	3fe00000 	.word	0x3fe00000
 800dc90:	bff00000 	.word	0xbff00000
 800dc94:	9b04      	ldr	r3, [sp, #16]
 800dc96:	b333      	cbz	r3, 800dce6 <_strtod_l+0xb7e>
 800dc98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc9a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800dc9e:	d822      	bhi.n	800dce6 <_strtod_l+0xb7e>
 800dca0:	a327      	add	r3, pc, #156	; (adr r3, 800dd40 <_strtod_l+0xbd8>)
 800dca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca6:	4630      	mov	r0, r6
 800dca8:	4639      	mov	r1, r7
 800dcaa:	f7f2 ff21 	bl	8000af0 <__aeabi_dcmple>
 800dcae:	b1a0      	cbz	r0, 800dcda <_strtod_l+0xb72>
 800dcb0:	4639      	mov	r1, r7
 800dcb2:	4630      	mov	r0, r6
 800dcb4:	f7f2 ff78 	bl	8000ba8 <__aeabi_d2uiz>
 800dcb8:	2800      	cmp	r0, #0
 800dcba:	bf08      	it	eq
 800dcbc:	2001      	moveq	r0, #1
 800dcbe:	f7f2 fc21 	bl	8000504 <__aeabi_ui2d>
 800dcc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dcc4:	4606      	mov	r6, r0
 800dcc6:	460f      	mov	r7, r1
 800dcc8:	bb03      	cbnz	r3, 800dd0c <_strtod_l+0xba4>
 800dcca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dcce:	9012      	str	r0, [sp, #72]	; 0x48
 800dcd0:	9313      	str	r3, [sp, #76]	; 0x4c
 800dcd2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800dcd6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dcda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dcde:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800dce2:	1a9b      	subs	r3, r3, r2
 800dce4:	930b      	str	r3, [sp, #44]	; 0x2c
 800dce6:	ed9d 0b08 	vldr	d0, [sp, #32]
 800dcea:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800dcee:	f001 fd37 	bl	800f760 <__ulp>
 800dcf2:	4650      	mov	r0, sl
 800dcf4:	ec53 2b10 	vmov	r2, r3, d0
 800dcf8:	4659      	mov	r1, fp
 800dcfa:	f7f2 fc7d 	bl	80005f8 <__aeabi_dmul>
 800dcfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dd02:	f7f2 fac3 	bl	800028c <__adddf3>
 800dd06:	4682      	mov	sl, r0
 800dd08:	468b      	mov	fp, r1
 800dd0a:	e772      	b.n	800dbf2 <_strtod_l+0xa8a>
 800dd0c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800dd10:	e7df      	b.n	800dcd2 <_strtod_l+0xb6a>
 800dd12:	a30d      	add	r3, pc, #52	; (adr r3, 800dd48 <_strtod_l+0xbe0>)
 800dd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd18:	f7f2 fee0 	bl	8000adc <__aeabi_dcmplt>
 800dd1c:	e79c      	b.n	800dc58 <_strtod_l+0xaf0>
 800dd1e:	2300      	movs	r3, #0
 800dd20:	930d      	str	r3, [sp, #52]	; 0x34
 800dd22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dd24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd26:	6013      	str	r3, [r2, #0]
 800dd28:	f7ff ba61 	b.w	800d1ee <_strtod_l+0x86>
 800dd2c:	2b65      	cmp	r3, #101	; 0x65
 800dd2e:	f04f 0200 	mov.w	r2, #0
 800dd32:	f43f ab4e 	beq.w	800d3d2 <_strtod_l+0x26a>
 800dd36:	2101      	movs	r1, #1
 800dd38:	4614      	mov	r4, r2
 800dd3a:	9104      	str	r1, [sp, #16]
 800dd3c:	f7ff bacb 	b.w	800d2d6 <_strtod_l+0x16e>
 800dd40:	ffc00000 	.word	0xffc00000
 800dd44:	41dfffff 	.word	0x41dfffff
 800dd48:	94a03595 	.word	0x94a03595
 800dd4c:	3fcfffff 	.word	0x3fcfffff

0800dd50 <_strtod_r>:
 800dd50:	4b05      	ldr	r3, [pc, #20]	; (800dd68 <_strtod_r+0x18>)
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	b410      	push	{r4}
 800dd56:	6a1b      	ldr	r3, [r3, #32]
 800dd58:	4c04      	ldr	r4, [pc, #16]	; (800dd6c <_strtod_r+0x1c>)
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	bf08      	it	eq
 800dd5e:	4623      	moveq	r3, r4
 800dd60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd64:	f7ff ba00 	b.w	800d168 <_strtod_l>
 800dd68:	2000017c 	.word	0x2000017c
 800dd6c:	200001e0 	.word	0x200001e0

0800dd70 <_strtol_l.isra.0>:
 800dd70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd74:	4680      	mov	r8, r0
 800dd76:	4689      	mov	r9, r1
 800dd78:	4692      	mov	sl, r2
 800dd7a:	461e      	mov	r6, r3
 800dd7c:	460f      	mov	r7, r1
 800dd7e:	463d      	mov	r5, r7
 800dd80:	9808      	ldr	r0, [sp, #32]
 800dd82:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dd86:	f001 f9ed 	bl	800f164 <__locale_ctype_ptr_l>
 800dd8a:	4420      	add	r0, r4
 800dd8c:	7843      	ldrb	r3, [r0, #1]
 800dd8e:	f013 0308 	ands.w	r3, r3, #8
 800dd92:	d132      	bne.n	800ddfa <_strtol_l.isra.0+0x8a>
 800dd94:	2c2d      	cmp	r4, #45	; 0x2d
 800dd96:	d132      	bne.n	800ddfe <_strtol_l.isra.0+0x8e>
 800dd98:	787c      	ldrb	r4, [r7, #1]
 800dd9a:	1cbd      	adds	r5, r7, #2
 800dd9c:	2201      	movs	r2, #1
 800dd9e:	2e00      	cmp	r6, #0
 800dda0:	d05d      	beq.n	800de5e <_strtol_l.isra.0+0xee>
 800dda2:	2e10      	cmp	r6, #16
 800dda4:	d109      	bne.n	800ddba <_strtol_l.isra.0+0x4a>
 800dda6:	2c30      	cmp	r4, #48	; 0x30
 800dda8:	d107      	bne.n	800ddba <_strtol_l.isra.0+0x4a>
 800ddaa:	782b      	ldrb	r3, [r5, #0]
 800ddac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ddb0:	2b58      	cmp	r3, #88	; 0x58
 800ddb2:	d14f      	bne.n	800de54 <_strtol_l.isra.0+0xe4>
 800ddb4:	786c      	ldrb	r4, [r5, #1]
 800ddb6:	2610      	movs	r6, #16
 800ddb8:	3502      	adds	r5, #2
 800ddba:	2a00      	cmp	r2, #0
 800ddbc:	bf14      	ite	ne
 800ddbe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800ddc2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800ddc6:	2700      	movs	r7, #0
 800ddc8:	fbb1 fcf6 	udiv	ip, r1, r6
 800ddcc:	4638      	mov	r0, r7
 800ddce:	fb06 1e1c 	mls	lr, r6, ip, r1
 800ddd2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800ddd6:	2b09      	cmp	r3, #9
 800ddd8:	d817      	bhi.n	800de0a <_strtol_l.isra.0+0x9a>
 800ddda:	461c      	mov	r4, r3
 800dddc:	42a6      	cmp	r6, r4
 800ddde:	dd23      	ble.n	800de28 <_strtol_l.isra.0+0xb8>
 800dde0:	1c7b      	adds	r3, r7, #1
 800dde2:	d007      	beq.n	800ddf4 <_strtol_l.isra.0+0x84>
 800dde4:	4584      	cmp	ip, r0
 800dde6:	d31c      	bcc.n	800de22 <_strtol_l.isra.0+0xb2>
 800dde8:	d101      	bne.n	800ddee <_strtol_l.isra.0+0x7e>
 800ddea:	45a6      	cmp	lr, r4
 800ddec:	db19      	blt.n	800de22 <_strtol_l.isra.0+0xb2>
 800ddee:	fb00 4006 	mla	r0, r0, r6, r4
 800ddf2:	2701      	movs	r7, #1
 800ddf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ddf8:	e7eb      	b.n	800ddd2 <_strtol_l.isra.0+0x62>
 800ddfa:	462f      	mov	r7, r5
 800ddfc:	e7bf      	b.n	800dd7e <_strtol_l.isra.0+0xe>
 800ddfe:	2c2b      	cmp	r4, #43	; 0x2b
 800de00:	bf04      	itt	eq
 800de02:	1cbd      	addeq	r5, r7, #2
 800de04:	787c      	ldrbeq	r4, [r7, #1]
 800de06:	461a      	mov	r2, r3
 800de08:	e7c9      	b.n	800dd9e <_strtol_l.isra.0+0x2e>
 800de0a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800de0e:	2b19      	cmp	r3, #25
 800de10:	d801      	bhi.n	800de16 <_strtol_l.isra.0+0xa6>
 800de12:	3c37      	subs	r4, #55	; 0x37
 800de14:	e7e2      	b.n	800dddc <_strtol_l.isra.0+0x6c>
 800de16:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800de1a:	2b19      	cmp	r3, #25
 800de1c:	d804      	bhi.n	800de28 <_strtol_l.isra.0+0xb8>
 800de1e:	3c57      	subs	r4, #87	; 0x57
 800de20:	e7dc      	b.n	800dddc <_strtol_l.isra.0+0x6c>
 800de22:	f04f 37ff 	mov.w	r7, #4294967295
 800de26:	e7e5      	b.n	800ddf4 <_strtol_l.isra.0+0x84>
 800de28:	1c7b      	adds	r3, r7, #1
 800de2a:	d108      	bne.n	800de3e <_strtol_l.isra.0+0xce>
 800de2c:	2322      	movs	r3, #34	; 0x22
 800de2e:	f8c8 3000 	str.w	r3, [r8]
 800de32:	4608      	mov	r0, r1
 800de34:	f1ba 0f00 	cmp.w	sl, #0
 800de38:	d107      	bne.n	800de4a <_strtol_l.isra.0+0xda>
 800de3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de3e:	b102      	cbz	r2, 800de42 <_strtol_l.isra.0+0xd2>
 800de40:	4240      	negs	r0, r0
 800de42:	f1ba 0f00 	cmp.w	sl, #0
 800de46:	d0f8      	beq.n	800de3a <_strtol_l.isra.0+0xca>
 800de48:	b10f      	cbz	r7, 800de4e <_strtol_l.isra.0+0xde>
 800de4a:	f105 39ff 	add.w	r9, r5, #4294967295
 800de4e:	f8ca 9000 	str.w	r9, [sl]
 800de52:	e7f2      	b.n	800de3a <_strtol_l.isra.0+0xca>
 800de54:	2430      	movs	r4, #48	; 0x30
 800de56:	2e00      	cmp	r6, #0
 800de58:	d1af      	bne.n	800ddba <_strtol_l.isra.0+0x4a>
 800de5a:	2608      	movs	r6, #8
 800de5c:	e7ad      	b.n	800ddba <_strtol_l.isra.0+0x4a>
 800de5e:	2c30      	cmp	r4, #48	; 0x30
 800de60:	d0a3      	beq.n	800ddaa <_strtol_l.isra.0+0x3a>
 800de62:	260a      	movs	r6, #10
 800de64:	e7a9      	b.n	800ddba <_strtol_l.isra.0+0x4a>
	...

0800de68 <_strtol_r>:
 800de68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de6a:	4c06      	ldr	r4, [pc, #24]	; (800de84 <_strtol_r+0x1c>)
 800de6c:	4d06      	ldr	r5, [pc, #24]	; (800de88 <_strtol_r+0x20>)
 800de6e:	6824      	ldr	r4, [r4, #0]
 800de70:	6a24      	ldr	r4, [r4, #32]
 800de72:	2c00      	cmp	r4, #0
 800de74:	bf08      	it	eq
 800de76:	462c      	moveq	r4, r5
 800de78:	9400      	str	r4, [sp, #0]
 800de7a:	f7ff ff79 	bl	800dd70 <_strtol_l.isra.0>
 800de7e:	b003      	add	sp, #12
 800de80:	bd30      	pop	{r4, r5, pc}
 800de82:	bf00      	nop
 800de84:	2000017c 	.word	0x2000017c
 800de88:	200001e0 	.word	0x200001e0

0800de8c <quorem>:
 800de8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de90:	6903      	ldr	r3, [r0, #16]
 800de92:	690c      	ldr	r4, [r1, #16]
 800de94:	42a3      	cmp	r3, r4
 800de96:	4680      	mov	r8, r0
 800de98:	f2c0 8082 	blt.w	800dfa0 <quorem+0x114>
 800de9c:	3c01      	subs	r4, #1
 800de9e:	f101 0714 	add.w	r7, r1, #20
 800dea2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800dea6:	f100 0614 	add.w	r6, r0, #20
 800deaa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800deae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800deb2:	eb06 030c 	add.w	r3, r6, ip
 800deb6:	3501      	adds	r5, #1
 800deb8:	eb07 090c 	add.w	r9, r7, ip
 800debc:	9301      	str	r3, [sp, #4]
 800debe:	fbb0 f5f5 	udiv	r5, r0, r5
 800dec2:	b395      	cbz	r5, 800df2a <quorem+0x9e>
 800dec4:	f04f 0a00 	mov.w	sl, #0
 800dec8:	4638      	mov	r0, r7
 800deca:	46b6      	mov	lr, r6
 800decc:	46d3      	mov	fp, sl
 800dece:	f850 2b04 	ldr.w	r2, [r0], #4
 800ded2:	b293      	uxth	r3, r2
 800ded4:	fb05 a303 	mla	r3, r5, r3, sl
 800ded8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dedc:	b29b      	uxth	r3, r3
 800dede:	ebab 0303 	sub.w	r3, fp, r3
 800dee2:	0c12      	lsrs	r2, r2, #16
 800dee4:	f8de b000 	ldr.w	fp, [lr]
 800dee8:	fb05 a202 	mla	r2, r5, r2, sl
 800deec:	fa13 f38b 	uxtah	r3, r3, fp
 800def0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800def4:	fa1f fb82 	uxth.w	fp, r2
 800def8:	f8de 2000 	ldr.w	r2, [lr]
 800defc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800df00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800df04:	b29b      	uxth	r3, r3
 800df06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df0a:	4581      	cmp	r9, r0
 800df0c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800df10:	f84e 3b04 	str.w	r3, [lr], #4
 800df14:	d2db      	bcs.n	800dece <quorem+0x42>
 800df16:	f856 300c 	ldr.w	r3, [r6, ip]
 800df1a:	b933      	cbnz	r3, 800df2a <quorem+0x9e>
 800df1c:	9b01      	ldr	r3, [sp, #4]
 800df1e:	3b04      	subs	r3, #4
 800df20:	429e      	cmp	r6, r3
 800df22:	461a      	mov	r2, r3
 800df24:	d330      	bcc.n	800df88 <quorem+0xfc>
 800df26:	f8c8 4010 	str.w	r4, [r8, #16]
 800df2a:	4640      	mov	r0, r8
 800df2c:	f001 fba0 	bl	800f670 <__mcmp>
 800df30:	2800      	cmp	r0, #0
 800df32:	db25      	blt.n	800df80 <quorem+0xf4>
 800df34:	3501      	adds	r5, #1
 800df36:	4630      	mov	r0, r6
 800df38:	f04f 0c00 	mov.w	ip, #0
 800df3c:	f857 2b04 	ldr.w	r2, [r7], #4
 800df40:	f8d0 e000 	ldr.w	lr, [r0]
 800df44:	b293      	uxth	r3, r2
 800df46:	ebac 0303 	sub.w	r3, ip, r3
 800df4a:	0c12      	lsrs	r2, r2, #16
 800df4c:	fa13 f38e 	uxtah	r3, r3, lr
 800df50:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800df54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800df58:	b29b      	uxth	r3, r3
 800df5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df5e:	45b9      	cmp	r9, r7
 800df60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800df64:	f840 3b04 	str.w	r3, [r0], #4
 800df68:	d2e8      	bcs.n	800df3c <quorem+0xb0>
 800df6a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800df6e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800df72:	b92a      	cbnz	r2, 800df80 <quorem+0xf4>
 800df74:	3b04      	subs	r3, #4
 800df76:	429e      	cmp	r6, r3
 800df78:	461a      	mov	r2, r3
 800df7a:	d30b      	bcc.n	800df94 <quorem+0x108>
 800df7c:	f8c8 4010 	str.w	r4, [r8, #16]
 800df80:	4628      	mov	r0, r5
 800df82:	b003      	add	sp, #12
 800df84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df88:	6812      	ldr	r2, [r2, #0]
 800df8a:	3b04      	subs	r3, #4
 800df8c:	2a00      	cmp	r2, #0
 800df8e:	d1ca      	bne.n	800df26 <quorem+0x9a>
 800df90:	3c01      	subs	r4, #1
 800df92:	e7c5      	b.n	800df20 <quorem+0x94>
 800df94:	6812      	ldr	r2, [r2, #0]
 800df96:	3b04      	subs	r3, #4
 800df98:	2a00      	cmp	r2, #0
 800df9a:	d1ef      	bne.n	800df7c <quorem+0xf0>
 800df9c:	3c01      	subs	r4, #1
 800df9e:	e7ea      	b.n	800df76 <quorem+0xea>
 800dfa0:	2000      	movs	r0, #0
 800dfa2:	e7ee      	b.n	800df82 <quorem+0xf6>
 800dfa4:	0000      	movs	r0, r0
	...

0800dfa8 <_dtoa_r>:
 800dfa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfac:	ec57 6b10 	vmov	r6, r7, d0
 800dfb0:	b097      	sub	sp, #92	; 0x5c
 800dfb2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dfb4:	9106      	str	r1, [sp, #24]
 800dfb6:	4604      	mov	r4, r0
 800dfb8:	920b      	str	r2, [sp, #44]	; 0x2c
 800dfba:	9312      	str	r3, [sp, #72]	; 0x48
 800dfbc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800dfc0:	e9cd 6700 	strd	r6, r7, [sp]
 800dfc4:	b93d      	cbnz	r5, 800dfd6 <_dtoa_r+0x2e>
 800dfc6:	2010      	movs	r0, #16
 800dfc8:	f7fe f96a 	bl	800c2a0 <malloc>
 800dfcc:	6260      	str	r0, [r4, #36]	; 0x24
 800dfce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dfd2:	6005      	str	r5, [r0, #0]
 800dfd4:	60c5      	str	r5, [r0, #12]
 800dfd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dfd8:	6819      	ldr	r1, [r3, #0]
 800dfda:	b151      	cbz	r1, 800dff2 <_dtoa_r+0x4a>
 800dfdc:	685a      	ldr	r2, [r3, #4]
 800dfde:	604a      	str	r2, [r1, #4]
 800dfe0:	2301      	movs	r3, #1
 800dfe2:	4093      	lsls	r3, r2
 800dfe4:	608b      	str	r3, [r1, #8]
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	f001 f923 	bl	800f232 <_Bfree>
 800dfec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dfee:	2200      	movs	r2, #0
 800dff0:	601a      	str	r2, [r3, #0]
 800dff2:	1e3b      	subs	r3, r7, #0
 800dff4:	bfbb      	ittet	lt
 800dff6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800dffa:	9301      	strlt	r3, [sp, #4]
 800dffc:	2300      	movge	r3, #0
 800dffe:	2201      	movlt	r2, #1
 800e000:	bfac      	ite	ge
 800e002:	f8c8 3000 	strge.w	r3, [r8]
 800e006:	f8c8 2000 	strlt.w	r2, [r8]
 800e00a:	4baf      	ldr	r3, [pc, #700]	; (800e2c8 <_dtoa_r+0x320>)
 800e00c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e010:	ea33 0308 	bics.w	r3, r3, r8
 800e014:	d114      	bne.n	800e040 <_dtoa_r+0x98>
 800e016:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e018:	f242 730f 	movw	r3, #9999	; 0x270f
 800e01c:	6013      	str	r3, [r2, #0]
 800e01e:	9b00      	ldr	r3, [sp, #0]
 800e020:	b923      	cbnz	r3, 800e02c <_dtoa_r+0x84>
 800e022:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e026:	2800      	cmp	r0, #0
 800e028:	f000 8542 	beq.w	800eab0 <_dtoa_r+0xb08>
 800e02c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e02e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e2dc <_dtoa_r+0x334>
 800e032:	2b00      	cmp	r3, #0
 800e034:	f000 8544 	beq.w	800eac0 <_dtoa_r+0xb18>
 800e038:	f10b 0303 	add.w	r3, fp, #3
 800e03c:	f000 bd3e 	b.w	800eabc <_dtoa_r+0xb14>
 800e040:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e044:	2200      	movs	r2, #0
 800e046:	2300      	movs	r3, #0
 800e048:	4630      	mov	r0, r6
 800e04a:	4639      	mov	r1, r7
 800e04c:	f7f2 fd3c 	bl	8000ac8 <__aeabi_dcmpeq>
 800e050:	4681      	mov	r9, r0
 800e052:	b168      	cbz	r0, 800e070 <_dtoa_r+0xc8>
 800e054:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e056:	2301      	movs	r3, #1
 800e058:	6013      	str	r3, [r2, #0]
 800e05a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	f000 8524 	beq.w	800eaaa <_dtoa_r+0xb02>
 800e062:	4b9a      	ldr	r3, [pc, #616]	; (800e2cc <_dtoa_r+0x324>)
 800e064:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e066:	f103 3bff 	add.w	fp, r3, #4294967295
 800e06a:	6013      	str	r3, [r2, #0]
 800e06c:	f000 bd28 	b.w	800eac0 <_dtoa_r+0xb18>
 800e070:	aa14      	add	r2, sp, #80	; 0x50
 800e072:	a915      	add	r1, sp, #84	; 0x54
 800e074:	ec47 6b10 	vmov	d0, r6, r7
 800e078:	4620      	mov	r0, r4
 800e07a:	f001 fbe7 	bl	800f84c <__d2b>
 800e07e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e082:	9004      	str	r0, [sp, #16]
 800e084:	2d00      	cmp	r5, #0
 800e086:	d07c      	beq.n	800e182 <_dtoa_r+0x1da>
 800e088:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e08c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e090:	46b2      	mov	sl, r6
 800e092:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e096:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e09a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e09e:	2200      	movs	r2, #0
 800e0a0:	4b8b      	ldr	r3, [pc, #556]	; (800e2d0 <_dtoa_r+0x328>)
 800e0a2:	4650      	mov	r0, sl
 800e0a4:	4659      	mov	r1, fp
 800e0a6:	f7f2 f8ef 	bl	8000288 <__aeabi_dsub>
 800e0aa:	a381      	add	r3, pc, #516	; (adr r3, 800e2b0 <_dtoa_r+0x308>)
 800e0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b0:	f7f2 faa2 	bl	80005f8 <__aeabi_dmul>
 800e0b4:	a380      	add	r3, pc, #512	; (adr r3, 800e2b8 <_dtoa_r+0x310>)
 800e0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ba:	f7f2 f8e7 	bl	800028c <__adddf3>
 800e0be:	4606      	mov	r6, r0
 800e0c0:	4628      	mov	r0, r5
 800e0c2:	460f      	mov	r7, r1
 800e0c4:	f7f2 fa2e 	bl	8000524 <__aeabi_i2d>
 800e0c8:	a37d      	add	r3, pc, #500	; (adr r3, 800e2c0 <_dtoa_r+0x318>)
 800e0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ce:	f7f2 fa93 	bl	80005f8 <__aeabi_dmul>
 800e0d2:	4602      	mov	r2, r0
 800e0d4:	460b      	mov	r3, r1
 800e0d6:	4630      	mov	r0, r6
 800e0d8:	4639      	mov	r1, r7
 800e0da:	f7f2 f8d7 	bl	800028c <__adddf3>
 800e0de:	4606      	mov	r6, r0
 800e0e0:	460f      	mov	r7, r1
 800e0e2:	f7f2 fd39 	bl	8000b58 <__aeabi_d2iz>
 800e0e6:	2200      	movs	r2, #0
 800e0e8:	4682      	mov	sl, r0
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	4630      	mov	r0, r6
 800e0ee:	4639      	mov	r1, r7
 800e0f0:	f7f2 fcf4 	bl	8000adc <__aeabi_dcmplt>
 800e0f4:	b148      	cbz	r0, 800e10a <_dtoa_r+0x162>
 800e0f6:	4650      	mov	r0, sl
 800e0f8:	f7f2 fa14 	bl	8000524 <__aeabi_i2d>
 800e0fc:	4632      	mov	r2, r6
 800e0fe:	463b      	mov	r3, r7
 800e100:	f7f2 fce2 	bl	8000ac8 <__aeabi_dcmpeq>
 800e104:	b908      	cbnz	r0, 800e10a <_dtoa_r+0x162>
 800e106:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e10a:	f1ba 0f16 	cmp.w	sl, #22
 800e10e:	d859      	bhi.n	800e1c4 <_dtoa_r+0x21c>
 800e110:	4970      	ldr	r1, [pc, #448]	; (800e2d4 <_dtoa_r+0x32c>)
 800e112:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e116:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e11a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e11e:	f7f2 fcfb 	bl	8000b18 <__aeabi_dcmpgt>
 800e122:	2800      	cmp	r0, #0
 800e124:	d050      	beq.n	800e1c8 <_dtoa_r+0x220>
 800e126:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e12a:	2300      	movs	r3, #0
 800e12c:	930f      	str	r3, [sp, #60]	; 0x3c
 800e12e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e130:	1b5d      	subs	r5, r3, r5
 800e132:	f1b5 0801 	subs.w	r8, r5, #1
 800e136:	bf49      	itett	mi
 800e138:	f1c5 0301 	rsbmi	r3, r5, #1
 800e13c:	2300      	movpl	r3, #0
 800e13e:	9305      	strmi	r3, [sp, #20]
 800e140:	f04f 0800 	movmi.w	r8, #0
 800e144:	bf58      	it	pl
 800e146:	9305      	strpl	r3, [sp, #20]
 800e148:	f1ba 0f00 	cmp.w	sl, #0
 800e14c:	db3e      	blt.n	800e1cc <_dtoa_r+0x224>
 800e14e:	2300      	movs	r3, #0
 800e150:	44d0      	add	r8, sl
 800e152:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e156:	9307      	str	r3, [sp, #28]
 800e158:	9b06      	ldr	r3, [sp, #24]
 800e15a:	2b09      	cmp	r3, #9
 800e15c:	f200 8090 	bhi.w	800e280 <_dtoa_r+0x2d8>
 800e160:	2b05      	cmp	r3, #5
 800e162:	bfc4      	itt	gt
 800e164:	3b04      	subgt	r3, #4
 800e166:	9306      	strgt	r3, [sp, #24]
 800e168:	9b06      	ldr	r3, [sp, #24]
 800e16a:	f1a3 0302 	sub.w	r3, r3, #2
 800e16e:	bfcc      	ite	gt
 800e170:	2500      	movgt	r5, #0
 800e172:	2501      	movle	r5, #1
 800e174:	2b03      	cmp	r3, #3
 800e176:	f200 808f 	bhi.w	800e298 <_dtoa_r+0x2f0>
 800e17a:	e8df f003 	tbb	[pc, r3]
 800e17e:	7f7d      	.short	0x7f7d
 800e180:	7131      	.short	0x7131
 800e182:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e186:	441d      	add	r5, r3
 800e188:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e18c:	2820      	cmp	r0, #32
 800e18e:	dd13      	ble.n	800e1b8 <_dtoa_r+0x210>
 800e190:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e194:	9b00      	ldr	r3, [sp, #0]
 800e196:	fa08 f800 	lsl.w	r8, r8, r0
 800e19a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e19e:	fa23 f000 	lsr.w	r0, r3, r0
 800e1a2:	ea48 0000 	orr.w	r0, r8, r0
 800e1a6:	f7f2 f9ad 	bl	8000504 <__aeabi_ui2d>
 800e1aa:	2301      	movs	r3, #1
 800e1ac:	4682      	mov	sl, r0
 800e1ae:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e1b2:	3d01      	subs	r5, #1
 800e1b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800e1b6:	e772      	b.n	800e09e <_dtoa_r+0xf6>
 800e1b8:	9b00      	ldr	r3, [sp, #0]
 800e1ba:	f1c0 0020 	rsb	r0, r0, #32
 800e1be:	fa03 f000 	lsl.w	r0, r3, r0
 800e1c2:	e7f0      	b.n	800e1a6 <_dtoa_r+0x1fe>
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	e7b1      	b.n	800e12c <_dtoa_r+0x184>
 800e1c8:	900f      	str	r0, [sp, #60]	; 0x3c
 800e1ca:	e7b0      	b.n	800e12e <_dtoa_r+0x186>
 800e1cc:	9b05      	ldr	r3, [sp, #20]
 800e1ce:	eba3 030a 	sub.w	r3, r3, sl
 800e1d2:	9305      	str	r3, [sp, #20]
 800e1d4:	f1ca 0300 	rsb	r3, sl, #0
 800e1d8:	9307      	str	r3, [sp, #28]
 800e1da:	2300      	movs	r3, #0
 800e1dc:	930e      	str	r3, [sp, #56]	; 0x38
 800e1de:	e7bb      	b.n	800e158 <_dtoa_r+0x1b0>
 800e1e0:	2301      	movs	r3, #1
 800e1e2:	930a      	str	r3, [sp, #40]	; 0x28
 800e1e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	dd59      	ble.n	800e29e <_dtoa_r+0x2f6>
 800e1ea:	9302      	str	r3, [sp, #8]
 800e1ec:	4699      	mov	r9, r3
 800e1ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	6072      	str	r2, [r6, #4]
 800e1f4:	2204      	movs	r2, #4
 800e1f6:	f102 0014 	add.w	r0, r2, #20
 800e1fa:	4298      	cmp	r0, r3
 800e1fc:	6871      	ldr	r1, [r6, #4]
 800e1fe:	d953      	bls.n	800e2a8 <_dtoa_r+0x300>
 800e200:	4620      	mov	r0, r4
 800e202:	f000 ffe2 	bl	800f1ca <_Balloc>
 800e206:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e208:	6030      	str	r0, [r6, #0]
 800e20a:	f1b9 0f0e 	cmp.w	r9, #14
 800e20e:	f8d3 b000 	ldr.w	fp, [r3]
 800e212:	f200 80e6 	bhi.w	800e3e2 <_dtoa_r+0x43a>
 800e216:	2d00      	cmp	r5, #0
 800e218:	f000 80e3 	beq.w	800e3e2 <_dtoa_r+0x43a>
 800e21c:	ed9d 7b00 	vldr	d7, [sp]
 800e220:	f1ba 0f00 	cmp.w	sl, #0
 800e224:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e228:	dd74      	ble.n	800e314 <_dtoa_r+0x36c>
 800e22a:	4a2a      	ldr	r2, [pc, #168]	; (800e2d4 <_dtoa_r+0x32c>)
 800e22c:	f00a 030f 	and.w	r3, sl, #15
 800e230:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e234:	ed93 7b00 	vldr	d7, [r3]
 800e238:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e23c:	06f0      	lsls	r0, r6, #27
 800e23e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e242:	d565      	bpl.n	800e310 <_dtoa_r+0x368>
 800e244:	4b24      	ldr	r3, [pc, #144]	; (800e2d8 <_dtoa_r+0x330>)
 800e246:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e24a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e24e:	f7f2 fafd 	bl	800084c <__aeabi_ddiv>
 800e252:	e9cd 0100 	strd	r0, r1, [sp]
 800e256:	f006 060f 	and.w	r6, r6, #15
 800e25a:	2503      	movs	r5, #3
 800e25c:	4f1e      	ldr	r7, [pc, #120]	; (800e2d8 <_dtoa_r+0x330>)
 800e25e:	e04c      	b.n	800e2fa <_dtoa_r+0x352>
 800e260:	2301      	movs	r3, #1
 800e262:	930a      	str	r3, [sp, #40]	; 0x28
 800e264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e266:	4453      	add	r3, sl
 800e268:	f103 0901 	add.w	r9, r3, #1
 800e26c:	9302      	str	r3, [sp, #8]
 800e26e:	464b      	mov	r3, r9
 800e270:	2b01      	cmp	r3, #1
 800e272:	bfb8      	it	lt
 800e274:	2301      	movlt	r3, #1
 800e276:	e7ba      	b.n	800e1ee <_dtoa_r+0x246>
 800e278:	2300      	movs	r3, #0
 800e27a:	e7b2      	b.n	800e1e2 <_dtoa_r+0x23a>
 800e27c:	2300      	movs	r3, #0
 800e27e:	e7f0      	b.n	800e262 <_dtoa_r+0x2ba>
 800e280:	2501      	movs	r5, #1
 800e282:	2300      	movs	r3, #0
 800e284:	9306      	str	r3, [sp, #24]
 800e286:	950a      	str	r5, [sp, #40]	; 0x28
 800e288:	f04f 33ff 	mov.w	r3, #4294967295
 800e28c:	9302      	str	r3, [sp, #8]
 800e28e:	4699      	mov	r9, r3
 800e290:	2200      	movs	r2, #0
 800e292:	2312      	movs	r3, #18
 800e294:	920b      	str	r2, [sp, #44]	; 0x2c
 800e296:	e7aa      	b.n	800e1ee <_dtoa_r+0x246>
 800e298:	2301      	movs	r3, #1
 800e29a:	930a      	str	r3, [sp, #40]	; 0x28
 800e29c:	e7f4      	b.n	800e288 <_dtoa_r+0x2e0>
 800e29e:	2301      	movs	r3, #1
 800e2a0:	9302      	str	r3, [sp, #8]
 800e2a2:	4699      	mov	r9, r3
 800e2a4:	461a      	mov	r2, r3
 800e2a6:	e7f5      	b.n	800e294 <_dtoa_r+0x2ec>
 800e2a8:	3101      	adds	r1, #1
 800e2aa:	6071      	str	r1, [r6, #4]
 800e2ac:	0052      	lsls	r2, r2, #1
 800e2ae:	e7a2      	b.n	800e1f6 <_dtoa_r+0x24e>
 800e2b0:	636f4361 	.word	0x636f4361
 800e2b4:	3fd287a7 	.word	0x3fd287a7
 800e2b8:	8b60c8b3 	.word	0x8b60c8b3
 800e2bc:	3fc68a28 	.word	0x3fc68a28
 800e2c0:	509f79fb 	.word	0x509f79fb
 800e2c4:	3fd34413 	.word	0x3fd34413
 800e2c8:	7ff00000 	.word	0x7ff00000
 800e2cc:	08010111 	.word	0x08010111
 800e2d0:	3ff80000 	.word	0x3ff80000
 800e2d4:	080101d0 	.word	0x080101d0
 800e2d8:	080101a8 	.word	0x080101a8
 800e2dc:	08010199 	.word	0x08010199
 800e2e0:	07f1      	lsls	r1, r6, #31
 800e2e2:	d508      	bpl.n	800e2f6 <_dtoa_r+0x34e>
 800e2e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e2e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e2ec:	f7f2 f984 	bl	80005f8 <__aeabi_dmul>
 800e2f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e2f4:	3501      	adds	r5, #1
 800e2f6:	1076      	asrs	r6, r6, #1
 800e2f8:	3708      	adds	r7, #8
 800e2fa:	2e00      	cmp	r6, #0
 800e2fc:	d1f0      	bne.n	800e2e0 <_dtoa_r+0x338>
 800e2fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e302:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e306:	f7f2 faa1 	bl	800084c <__aeabi_ddiv>
 800e30a:	e9cd 0100 	strd	r0, r1, [sp]
 800e30e:	e01a      	b.n	800e346 <_dtoa_r+0x39e>
 800e310:	2502      	movs	r5, #2
 800e312:	e7a3      	b.n	800e25c <_dtoa_r+0x2b4>
 800e314:	f000 80a0 	beq.w	800e458 <_dtoa_r+0x4b0>
 800e318:	f1ca 0600 	rsb	r6, sl, #0
 800e31c:	4b9f      	ldr	r3, [pc, #636]	; (800e59c <_dtoa_r+0x5f4>)
 800e31e:	4fa0      	ldr	r7, [pc, #640]	; (800e5a0 <_dtoa_r+0x5f8>)
 800e320:	f006 020f 	and.w	r2, r6, #15
 800e324:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e330:	f7f2 f962 	bl	80005f8 <__aeabi_dmul>
 800e334:	e9cd 0100 	strd	r0, r1, [sp]
 800e338:	1136      	asrs	r6, r6, #4
 800e33a:	2300      	movs	r3, #0
 800e33c:	2502      	movs	r5, #2
 800e33e:	2e00      	cmp	r6, #0
 800e340:	d17f      	bne.n	800e442 <_dtoa_r+0x49a>
 800e342:	2b00      	cmp	r3, #0
 800e344:	d1e1      	bne.n	800e30a <_dtoa_r+0x362>
 800e346:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e348:	2b00      	cmp	r3, #0
 800e34a:	f000 8087 	beq.w	800e45c <_dtoa_r+0x4b4>
 800e34e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e352:	2200      	movs	r2, #0
 800e354:	4b93      	ldr	r3, [pc, #588]	; (800e5a4 <_dtoa_r+0x5fc>)
 800e356:	4630      	mov	r0, r6
 800e358:	4639      	mov	r1, r7
 800e35a:	f7f2 fbbf 	bl	8000adc <__aeabi_dcmplt>
 800e35e:	2800      	cmp	r0, #0
 800e360:	d07c      	beq.n	800e45c <_dtoa_r+0x4b4>
 800e362:	f1b9 0f00 	cmp.w	r9, #0
 800e366:	d079      	beq.n	800e45c <_dtoa_r+0x4b4>
 800e368:	9b02      	ldr	r3, [sp, #8]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	dd35      	ble.n	800e3da <_dtoa_r+0x432>
 800e36e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e372:	9308      	str	r3, [sp, #32]
 800e374:	4639      	mov	r1, r7
 800e376:	2200      	movs	r2, #0
 800e378:	4b8b      	ldr	r3, [pc, #556]	; (800e5a8 <_dtoa_r+0x600>)
 800e37a:	4630      	mov	r0, r6
 800e37c:	f7f2 f93c 	bl	80005f8 <__aeabi_dmul>
 800e380:	e9cd 0100 	strd	r0, r1, [sp]
 800e384:	9f02      	ldr	r7, [sp, #8]
 800e386:	3501      	adds	r5, #1
 800e388:	4628      	mov	r0, r5
 800e38a:	f7f2 f8cb 	bl	8000524 <__aeabi_i2d>
 800e38e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e392:	f7f2 f931 	bl	80005f8 <__aeabi_dmul>
 800e396:	2200      	movs	r2, #0
 800e398:	4b84      	ldr	r3, [pc, #528]	; (800e5ac <_dtoa_r+0x604>)
 800e39a:	f7f1 ff77 	bl	800028c <__adddf3>
 800e39e:	4605      	mov	r5, r0
 800e3a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e3a4:	2f00      	cmp	r7, #0
 800e3a6:	d15d      	bne.n	800e464 <_dtoa_r+0x4bc>
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	4b81      	ldr	r3, [pc, #516]	; (800e5b0 <_dtoa_r+0x608>)
 800e3ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3b0:	f7f1 ff6a 	bl	8000288 <__aeabi_dsub>
 800e3b4:	462a      	mov	r2, r5
 800e3b6:	4633      	mov	r3, r6
 800e3b8:	e9cd 0100 	strd	r0, r1, [sp]
 800e3bc:	f7f2 fbac 	bl	8000b18 <__aeabi_dcmpgt>
 800e3c0:	2800      	cmp	r0, #0
 800e3c2:	f040 8288 	bne.w	800e8d6 <_dtoa_r+0x92e>
 800e3c6:	462a      	mov	r2, r5
 800e3c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e3cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3d0:	f7f2 fb84 	bl	8000adc <__aeabi_dcmplt>
 800e3d4:	2800      	cmp	r0, #0
 800e3d6:	f040 827c 	bne.w	800e8d2 <_dtoa_r+0x92a>
 800e3da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e3de:	e9cd 2300 	strd	r2, r3, [sp]
 800e3e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	f2c0 8150 	blt.w	800e68a <_dtoa_r+0x6e2>
 800e3ea:	f1ba 0f0e 	cmp.w	sl, #14
 800e3ee:	f300 814c 	bgt.w	800e68a <_dtoa_r+0x6e2>
 800e3f2:	4b6a      	ldr	r3, [pc, #424]	; (800e59c <_dtoa_r+0x5f4>)
 800e3f4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e3f8:	ed93 7b00 	vldr	d7, [r3]
 800e3fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e404:	f280 80d8 	bge.w	800e5b8 <_dtoa_r+0x610>
 800e408:	f1b9 0f00 	cmp.w	r9, #0
 800e40c:	f300 80d4 	bgt.w	800e5b8 <_dtoa_r+0x610>
 800e410:	f040 825e 	bne.w	800e8d0 <_dtoa_r+0x928>
 800e414:	2200      	movs	r2, #0
 800e416:	4b66      	ldr	r3, [pc, #408]	; (800e5b0 <_dtoa_r+0x608>)
 800e418:	ec51 0b17 	vmov	r0, r1, d7
 800e41c:	f7f2 f8ec 	bl	80005f8 <__aeabi_dmul>
 800e420:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e424:	f7f2 fb6e 	bl	8000b04 <__aeabi_dcmpge>
 800e428:	464f      	mov	r7, r9
 800e42a:	464e      	mov	r6, r9
 800e42c:	2800      	cmp	r0, #0
 800e42e:	f040 8234 	bne.w	800e89a <_dtoa_r+0x8f2>
 800e432:	2331      	movs	r3, #49	; 0x31
 800e434:	f10b 0501 	add.w	r5, fp, #1
 800e438:	f88b 3000 	strb.w	r3, [fp]
 800e43c:	f10a 0a01 	add.w	sl, sl, #1
 800e440:	e22f      	b.n	800e8a2 <_dtoa_r+0x8fa>
 800e442:	07f2      	lsls	r2, r6, #31
 800e444:	d505      	bpl.n	800e452 <_dtoa_r+0x4aa>
 800e446:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e44a:	f7f2 f8d5 	bl	80005f8 <__aeabi_dmul>
 800e44e:	3501      	adds	r5, #1
 800e450:	2301      	movs	r3, #1
 800e452:	1076      	asrs	r6, r6, #1
 800e454:	3708      	adds	r7, #8
 800e456:	e772      	b.n	800e33e <_dtoa_r+0x396>
 800e458:	2502      	movs	r5, #2
 800e45a:	e774      	b.n	800e346 <_dtoa_r+0x39e>
 800e45c:	f8cd a020 	str.w	sl, [sp, #32]
 800e460:	464f      	mov	r7, r9
 800e462:	e791      	b.n	800e388 <_dtoa_r+0x3e0>
 800e464:	4b4d      	ldr	r3, [pc, #308]	; (800e59c <_dtoa_r+0x5f4>)
 800e466:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e46a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e46e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e470:	2b00      	cmp	r3, #0
 800e472:	d047      	beq.n	800e504 <_dtoa_r+0x55c>
 800e474:	4602      	mov	r2, r0
 800e476:	460b      	mov	r3, r1
 800e478:	2000      	movs	r0, #0
 800e47a:	494e      	ldr	r1, [pc, #312]	; (800e5b4 <_dtoa_r+0x60c>)
 800e47c:	f7f2 f9e6 	bl	800084c <__aeabi_ddiv>
 800e480:	462a      	mov	r2, r5
 800e482:	4633      	mov	r3, r6
 800e484:	f7f1 ff00 	bl	8000288 <__aeabi_dsub>
 800e488:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e48c:	465d      	mov	r5, fp
 800e48e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e492:	f7f2 fb61 	bl	8000b58 <__aeabi_d2iz>
 800e496:	4606      	mov	r6, r0
 800e498:	f7f2 f844 	bl	8000524 <__aeabi_i2d>
 800e49c:	4602      	mov	r2, r0
 800e49e:	460b      	mov	r3, r1
 800e4a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e4a4:	f7f1 fef0 	bl	8000288 <__aeabi_dsub>
 800e4a8:	3630      	adds	r6, #48	; 0x30
 800e4aa:	f805 6b01 	strb.w	r6, [r5], #1
 800e4ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e4b2:	e9cd 0100 	strd	r0, r1, [sp]
 800e4b6:	f7f2 fb11 	bl	8000adc <__aeabi_dcmplt>
 800e4ba:	2800      	cmp	r0, #0
 800e4bc:	d163      	bne.n	800e586 <_dtoa_r+0x5de>
 800e4be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4c2:	2000      	movs	r0, #0
 800e4c4:	4937      	ldr	r1, [pc, #220]	; (800e5a4 <_dtoa_r+0x5fc>)
 800e4c6:	f7f1 fedf 	bl	8000288 <__aeabi_dsub>
 800e4ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e4ce:	f7f2 fb05 	bl	8000adc <__aeabi_dcmplt>
 800e4d2:	2800      	cmp	r0, #0
 800e4d4:	f040 80b7 	bne.w	800e646 <_dtoa_r+0x69e>
 800e4d8:	eba5 030b 	sub.w	r3, r5, fp
 800e4dc:	429f      	cmp	r7, r3
 800e4de:	f77f af7c 	ble.w	800e3da <_dtoa_r+0x432>
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	4b30      	ldr	r3, [pc, #192]	; (800e5a8 <_dtoa_r+0x600>)
 800e4e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e4ea:	f7f2 f885 	bl	80005f8 <__aeabi_dmul>
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e4f4:	4b2c      	ldr	r3, [pc, #176]	; (800e5a8 <_dtoa_r+0x600>)
 800e4f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e4fa:	f7f2 f87d 	bl	80005f8 <__aeabi_dmul>
 800e4fe:	e9cd 0100 	strd	r0, r1, [sp]
 800e502:	e7c4      	b.n	800e48e <_dtoa_r+0x4e6>
 800e504:	462a      	mov	r2, r5
 800e506:	4633      	mov	r3, r6
 800e508:	f7f2 f876 	bl	80005f8 <__aeabi_dmul>
 800e50c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e510:	eb0b 0507 	add.w	r5, fp, r7
 800e514:	465e      	mov	r6, fp
 800e516:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e51a:	f7f2 fb1d 	bl	8000b58 <__aeabi_d2iz>
 800e51e:	4607      	mov	r7, r0
 800e520:	f7f2 f800 	bl	8000524 <__aeabi_i2d>
 800e524:	3730      	adds	r7, #48	; 0x30
 800e526:	4602      	mov	r2, r0
 800e528:	460b      	mov	r3, r1
 800e52a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e52e:	f7f1 feab 	bl	8000288 <__aeabi_dsub>
 800e532:	f806 7b01 	strb.w	r7, [r6], #1
 800e536:	42ae      	cmp	r6, r5
 800e538:	e9cd 0100 	strd	r0, r1, [sp]
 800e53c:	f04f 0200 	mov.w	r2, #0
 800e540:	d126      	bne.n	800e590 <_dtoa_r+0x5e8>
 800e542:	4b1c      	ldr	r3, [pc, #112]	; (800e5b4 <_dtoa_r+0x60c>)
 800e544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e548:	f7f1 fea0 	bl	800028c <__adddf3>
 800e54c:	4602      	mov	r2, r0
 800e54e:	460b      	mov	r3, r1
 800e550:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e554:	f7f2 fae0 	bl	8000b18 <__aeabi_dcmpgt>
 800e558:	2800      	cmp	r0, #0
 800e55a:	d174      	bne.n	800e646 <_dtoa_r+0x69e>
 800e55c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e560:	2000      	movs	r0, #0
 800e562:	4914      	ldr	r1, [pc, #80]	; (800e5b4 <_dtoa_r+0x60c>)
 800e564:	f7f1 fe90 	bl	8000288 <__aeabi_dsub>
 800e568:	4602      	mov	r2, r0
 800e56a:	460b      	mov	r3, r1
 800e56c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e570:	f7f2 fab4 	bl	8000adc <__aeabi_dcmplt>
 800e574:	2800      	cmp	r0, #0
 800e576:	f43f af30 	beq.w	800e3da <_dtoa_r+0x432>
 800e57a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e57e:	2b30      	cmp	r3, #48	; 0x30
 800e580:	f105 32ff 	add.w	r2, r5, #4294967295
 800e584:	d002      	beq.n	800e58c <_dtoa_r+0x5e4>
 800e586:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e58a:	e04a      	b.n	800e622 <_dtoa_r+0x67a>
 800e58c:	4615      	mov	r5, r2
 800e58e:	e7f4      	b.n	800e57a <_dtoa_r+0x5d2>
 800e590:	4b05      	ldr	r3, [pc, #20]	; (800e5a8 <_dtoa_r+0x600>)
 800e592:	f7f2 f831 	bl	80005f8 <__aeabi_dmul>
 800e596:	e9cd 0100 	strd	r0, r1, [sp]
 800e59a:	e7bc      	b.n	800e516 <_dtoa_r+0x56e>
 800e59c:	080101d0 	.word	0x080101d0
 800e5a0:	080101a8 	.word	0x080101a8
 800e5a4:	3ff00000 	.word	0x3ff00000
 800e5a8:	40240000 	.word	0x40240000
 800e5ac:	401c0000 	.word	0x401c0000
 800e5b0:	40140000 	.word	0x40140000
 800e5b4:	3fe00000 	.word	0x3fe00000
 800e5b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e5bc:	465d      	mov	r5, fp
 800e5be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e5c2:	4630      	mov	r0, r6
 800e5c4:	4639      	mov	r1, r7
 800e5c6:	f7f2 f941 	bl	800084c <__aeabi_ddiv>
 800e5ca:	f7f2 fac5 	bl	8000b58 <__aeabi_d2iz>
 800e5ce:	4680      	mov	r8, r0
 800e5d0:	f7f1 ffa8 	bl	8000524 <__aeabi_i2d>
 800e5d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e5d8:	f7f2 f80e 	bl	80005f8 <__aeabi_dmul>
 800e5dc:	4602      	mov	r2, r0
 800e5de:	460b      	mov	r3, r1
 800e5e0:	4630      	mov	r0, r6
 800e5e2:	4639      	mov	r1, r7
 800e5e4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e5e8:	f7f1 fe4e 	bl	8000288 <__aeabi_dsub>
 800e5ec:	f805 6b01 	strb.w	r6, [r5], #1
 800e5f0:	eba5 060b 	sub.w	r6, r5, fp
 800e5f4:	45b1      	cmp	r9, r6
 800e5f6:	4602      	mov	r2, r0
 800e5f8:	460b      	mov	r3, r1
 800e5fa:	d139      	bne.n	800e670 <_dtoa_r+0x6c8>
 800e5fc:	f7f1 fe46 	bl	800028c <__adddf3>
 800e600:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e604:	4606      	mov	r6, r0
 800e606:	460f      	mov	r7, r1
 800e608:	f7f2 fa86 	bl	8000b18 <__aeabi_dcmpgt>
 800e60c:	b9c8      	cbnz	r0, 800e642 <_dtoa_r+0x69a>
 800e60e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e612:	4630      	mov	r0, r6
 800e614:	4639      	mov	r1, r7
 800e616:	f7f2 fa57 	bl	8000ac8 <__aeabi_dcmpeq>
 800e61a:	b110      	cbz	r0, 800e622 <_dtoa_r+0x67a>
 800e61c:	f018 0f01 	tst.w	r8, #1
 800e620:	d10f      	bne.n	800e642 <_dtoa_r+0x69a>
 800e622:	9904      	ldr	r1, [sp, #16]
 800e624:	4620      	mov	r0, r4
 800e626:	f000 fe04 	bl	800f232 <_Bfree>
 800e62a:	2300      	movs	r3, #0
 800e62c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e62e:	702b      	strb	r3, [r5, #0]
 800e630:	f10a 0301 	add.w	r3, sl, #1
 800e634:	6013      	str	r3, [r2, #0]
 800e636:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e638:	2b00      	cmp	r3, #0
 800e63a:	f000 8241 	beq.w	800eac0 <_dtoa_r+0xb18>
 800e63e:	601d      	str	r5, [r3, #0]
 800e640:	e23e      	b.n	800eac0 <_dtoa_r+0xb18>
 800e642:	f8cd a020 	str.w	sl, [sp, #32]
 800e646:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e64a:	2a39      	cmp	r2, #57	; 0x39
 800e64c:	f105 33ff 	add.w	r3, r5, #4294967295
 800e650:	d108      	bne.n	800e664 <_dtoa_r+0x6bc>
 800e652:	459b      	cmp	fp, r3
 800e654:	d10a      	bne.n	800e66c <_dtoa_r+0x6c4>
 800e656:	9b08      	ldr	r3, [sp, #32]
 800e658:	3301      	adds	r3, #1
 800e65a:	9308      	str	r3, [sp, #32]
 800e65c:	2330      	movs	r3, #48	; 0x30
 800e65e:	f88b 3000 	strb.w	r3, [fp]
 800e662:	465b      	mov	r3, fp
 800e664:	781a      	ldrb	r2, [r3, #0]
 800e666:	3201      	adds	r2, #1
 800e668:	701a      	strb	r2, [r3, #0]
 800e66a:	e78c      	b.n	800e586 <_dtoa_r+0x5de>
 800e66c:	461d      	mov	r5, r3
 800e66e:	e7ea      	b.n	800e646 <_dtoa_r+0x69e>
 800e670:	2200      	movs	r2, #0
 800e672:	4b9b      	ldr	r3, [pc, #620]	; (800e8e0 <_dtoa_r+0x938>)
 800e674:	f7f1 ffc0 	bl	80005f8 <__aeabi_dmul>
 800e678:	2200      	movs	r2, #0
 800e67a:	2300      	movs	r3, #0
 800e67c:	4606      	mov	r6, r0
 800e67e:	460f      	mov	r7, r1
 800e680:	f7f2 fa22 	bl	8000ac8 <__aeabi_dcmpeq>
 800e684:	2800      	cmp	r0, #0
 800e686:	d09a      	beq.n	800e5be <_dtoa_r+0x616>
 800e688:	e7cb      	b.n	800e622 <_dtoa_r+0x67a>
 800e68a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e68c:	2a00      	cmp	r2, #0
 800e68e:	f000 808b 	beq.w	800e7a8 <_dtoa_r+0x800>
 800e692:	9a06      	ldr	r2, [sp, #24]
 800e694:	2a01      	cmp	r2, #1
 800e696:	dc6e      	bgt.n	800e776 <_dtoa_r+0x7ce>
 800e698:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e69a:	2a00      	cmp	r2, #0
 800e69c:	d067      	beq.n	800e76e <_dtoa_r+0x7c6>
 800e69e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e6a2:	9f07      	ldr	r7, [sp, #28]
 800e6a4:	9d05      	ldr	r5, [sp, #20]
 800e6a6:	9a05      	ldr	r2, [sp, #20]
 800e6a8:	2101      	movs	r1, #1
 800e6aa:	441a      	add	r2, r3
 800e6ac:	4620      	mov	r0, r4
 800e6ae:	9205      	str	r2, [sp, #20]
 800e6b0:	4498      	add	r8, r3
 800e6b2:	f000 fe9c 	bl	800f3ee <__i2b>
 800e6b6:	4606      	mov	r6, r0
 800e6b8:	2d00      	cmp	r5, #0
 800e6ba:	dd0c      	ble.n	800e6d6 <_dtoa_r+0x72e>
 800e6bc:	f1b8 0f00 	cmp.w	r8, #0
 800e6c0:	dd09      	ble.n	800e6d6 <_dtoa_r+0x72e>
 800e6c2:	4545      	cmp	r5, r8
 800e6c4:	9a05      	ldr	r2, [sp, #20]
 800e6c6:	462b      	mov	r3, r5
 800e6c8:	bfa8      	it	ge
 800e6ca:	4643      	movge	r3, r8
 800e6cc:	1ad2      	subs	r2, r2, r3
 800e6ce:	9205      	str	r2, [sp, #20]
 800e6d0:	1aed      	subs	r5, r5, r3
 800e6d2:	eba8 0803 	sub.w	r8, r8, r3
 800e6d6:	9b07      	ldr	r3, [sp, #28]
 800e6d8:	b1eb      	cbz	r3, 800e716 <_dtoa_r+0x76e>
 800e6da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d067      	beq.n	800e7b0 <_dtoa_r+0x808>
 800e6e0:	b18f      	cbz	r7, 800e706 <_dtoa_r+0x75e>
 800e6e2:	4631      	mov	r1, r6
 800e6e4:	463a      	mov	r2, r7
 800e6e6:	4620      	mov	r0, r4
 800e6e8:	f000 ff20 	bl	800f52c <__pow5mult>
 800e6ec:	9a04      	ldr	r2, [sp, #16]
 800e6ee:	4601      	mov	r1, r0
 800e6f0:	4606      	mov	r6, r0
 800e6f2:	4620      	mov	r0, r4
 800e6f4:	f000 fe84 	bl	800f400 <__multiply>
 800e6f8:	9904      	ldr	r1, [sp, #16]
 800e6fa:	9008      	str	r0, [sp, #32]
 800e6fc:	4620      	mov	r0, r4
 800e6fe:	f000 fd98 	bl	800f232 <_Bfree>
 800e702:	9b08      	ldr	r3, [sp, #32]
 800e704:	9304      	str	r3, [sp, #16]
 800e706:	9b07      	ldr	r3, [sp, #28]
 800e708:	1bda      	subs	r2, r3, r7
 800e70a:	d004      	beq.n	800e716 <_dtoa_r+0x76e>
 800e70c:	9904      	ldr	r1, [sp, #16]
 800e70e:	4620      	mov	r0, r4
 800e710:	f000 ff0c 	bl	800f52c <__pow5mult>
 800e714:	9004      	str	r0, [sp, #16]
 800e716:	2101      	movs	r1, #1
 800e718:	4620      	mov	r0, r4
 800e71a:	f000 fe68 	bl	800f3ee <__i2b>
 800e71e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e720:	4607      	mov	r7, r0
 800e722:	2b00      	cmp	r3, #0
 800e724:	f000 81d0 	beq.w	800eac8 <_dtoa_r+0xb20>
 800e728:	461a      	mov	r2, r3
 800e72a:	4601      	mov	r1, r0
 800e72c:	4620      	mov	r0, r4
 800e72e:	f000 fefd 	bl	800f52c <__pow5mult>
 800e732:	9b06      	ldr	r3, [sp, #24]
 800e734:	2b01      	cmp	r3, #1
 800e736:	4607      	mov	r7, r0
 800e738:	dc40      	bgt.n	800e7bc <_dtoa_r+0x814>
 800e73a:	9b00      	ldr	r3, [sp, #0]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d139      	bne.n	800e7b4 <_dtoa_r+0x80c>
 800e740:	9b01      	ldr	r3, [sp, #4]
 800e742:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e746:	2b00      	cmp	r3, #0
 800e748:	d136      	bne.n	800e7b8 <_dtoa_r+0x810>
 800e74a:	9b01      	ldr	r3, [sp, #4]
 800e74c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e750:	0d1b      	lsrs	r3, r3, #20
 800e752:	051b      	lsls	r3, r3, #20
 800e754:	b12b      	cbz	r3, 800e762 <_dtoa_r+0x7ba>
 800e756:	9b05      	ldr	r3, [sp, #20]
 800e758:	3301      	adds	r3, #1
 800e75a:	9305      	str	r3, [sp, #20]
 800e75c:	f108 0801 	add.w	r8, r8, #1
 800e760:	2301      	movs	r3, #1
 800e762:	9307      	str	r3, [sp, #28]
 800e764:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e766:	2b00      	cmp	r3, #0
 800e768:	d12a      	bne.n	800e7c0 <_dtoa_r+0x818>
 800e76a:	2001      	movs	r0, #1
 800e76c:	e030      	b.n	800e7d0 <_dtoa_r+0x828>
 800e76e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e770:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e774:	e795      	b.n	800e6a2 <_dtoa_r+0x6fa>
 800e776:	9b07      	ldr	r3, [sp, #28]
 800e778:	f109 37ff 	add.w	r7, r9, #4294967295
 800e77c:	42bb      	cmp	r3, r7
 800e77e:	bfbf      	itttt	lt
 800e780:	9b07      	ldrlt	r3, [sp, #28]
 800e782:	9707      	strlt	r7, [sp, #28]
 800e784:	1afa      	sublt	r2, r7, r3
 800e786:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e788:	bfbb      	ittet	lt
 800e78a:	189b      	addlt	r3, r3, r2
 800e78c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e78e:	1bdf      	subge	r7, r3, r7
 800e790:	2700      	movlt	r7, #0
 800e792:	f1b9 0f00 	cmp.w	r9, #0
 800e796:	bfb5      	itete	lt
 800e798:	9b05      	ldrlt	r3, [sp, #20]
 800e79a:	9d05      	ldrge	r5, [sp, #20]
 800e79c:	eba3 0509 	sublt.w	r5, r3, r9
 800e7a0:	464b      	movge	r3, r9
 800e7a2:	bfb8      	it	lt
 800e7a4:	2300      	movlt	r3, #0
 800e7a6:	e77e      	b.n	800e6a6 <_dtoa_r+0x6fe>
 800e7a8:	9f07      	ldr	r7, [sp, #28]
 800e7aa:	9d05      	ldr	r5, [sp, #20]
 800e7ac:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e7ae:	e783      	b.n	800e6b8 <_dtoa_r+0x710>
 800e7b0:	9a07      	ldr	r2, [sp, #28]
 800e7b2:	e7ab      	b.n	800e70c <_dtoa_r+0x764>
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	e7d4      	b.n	800e762 <_dtoa_r+0x7ba>
 800e7b8:	9b00      	ldr	r3, [sp, #0]
 800e7ba:	e7d2      	b.n	800e762 <_dtoa_r+0x7ba>
 800e7bc:	2300      	movs	r3, #0
 800e7be:	9307      	str	r3, [sp, #28]
 800e7c0:	693b      	ldr	r3, [r7, #16]
 800e7c2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e7c6:	6918      	ldr	r0, [r3, #16]
 800e7c8:	f000 fdc3 	bl	800f352 <__hi0bits>
 800e7cc:	f1c0 0020 	rsb	r0, r0, #32
 800e7d0:	4440      	add	r0, r8
 800e7d2:	f010 001f 	ands.w	r0, r0, #31
 800e7d6:	d047      	beq.n	800e868 <_dtoa_r+0x8c0>
 800e7d8:	f1c0 0320 	rsb	r3, r0, #32
 800e7dc:	2b04      	cmp	r3, #4
 800e7de:	dd3b      	ble.n	800e858 <_dtoa_r+0x8b0>
 800e7e0:	9b05      	ldr	r3, [sp, #20]
 800e7e2:	f1c0 001c 	rsb	r0, r0, #28
 800e7e6:	4403      	add	r3, r0
 800e7e8:	9305      	str	r3, [sp, #20]
 800e7ea:	4405      	add	r5, r0
 800e7ec:	4480      	add	r8, r0
 800e7ee:	9b05      	ldr	r3, [sp, #20]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	dd05      	ble.n	800e800 <_dtoa_r+0x858>
 800e7f4:	461a      	mov	r2, r3
 800e7f6:	9904      	ldr	r1, [sp, #16]
 800e7f8:	4620      	mov	r0, r4
 800e7fa:	f000 fee5 	bl	800f5c8 <__lshift>
 800e7fe:	9004      	str	r0, [sp, #16]
 800e800:	f1b8 0f00 	cmp.w	r8, #0
 800e804:	dd05      	ble.n	800e812 <_dtoa_r+0x86a>
 800e806:	4639      	mov	r1, r7
 800e808:	4642      	mov	r2, r8
 800e80a:	4620      	mov	r0, r4
 800e80c:	f000 fedc 	bl	800f5c8 <__lshift>
 800e810:	4607      	mov	r7, r0
 800e812:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e814:	b353      	cbz	r3, 800e86c <_dtoa_r+0x8c4>
 800e816:	4639      	mov	r1, r7
 800e818:	9804      	ldr	r0, [sp, #16]
 800e81a:	f000 ff29 	bl	800f670 <__mcmp>
 800e81e:	2800      	cmp	r0, #0
 800e820:	da24      	bge.n	800e86c <_dtoa_r+0x8c4>
 800e822:	2300      	movs	r3, #0
 800e824:	220a      	movs	r2, #10
 800e826:	9904      	ldr	r1, [sp, #16]
 800e828:	4620      	mov	r0, r4
 800e82a:	f000 fd19 	bl	800f260 <__multadd>
 800e82e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e830:	9004      	str	r0, [sp, #16]
 800e832:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e836:	2b00      	cmp	r3, #0
 800e838:	f000 814d 	beq.w	800ead6 <_dtoa_r+0xb2e>
 800e83c:	2300      	movs	r3, #0
 800e83e:	4631      	mov	r1, r6
 800e840:	220a      	movs	r2, #10
 800e842:	4620      	mov	r0, r4
 800e844:	f000 fd0c 	bl	800f260 <__multadd>
 800e848:	9b02      	ldr	r3, [sp, #8]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	4606      	mov	r6, r0
 800e84e:	dc4f      	bgt.n	800e8f0 <_dtoa_r+0x948>
 800e850:	9b06      	ldr	r3, [sp, #24]
 800e852:	2b02      	cmp	r3, #2
 800e854:	dd4c      	ble.n	800e8f0 <_dtoa_r+0x948>
 800e856:	e011      	b.n	800e87c <_dtoa_r+0x8d4>
 800e858:	d0c9      	beq.n	800e7ee <_dtoa_r+0x846>
 800e85a:	9a05      	ldr	r2, [sp, #20]
 800e85c:	331c      	adds	r3, #28
 800e85e:	441a      	add	r2, r3
 800e860:	9205      	str	r2, [sp, #20]
 800e862:	441d      	add	r5, r3
 800e864:	4498      	add	r8, r3
 800e866:	e7c2      	b.n	800e7ee <_dtoa_r+0x846>
 800e868:	4603      	mov	r3, r0
 800e86a:	e7f6      	b.n	800e85a <_dtoa_r+0x8b2>
 800e86c:	f1b9 0f00 	cmp.w	r9, #0
 800e870:	dc38      	bgt.n	800e8e4 <_dtoa_r+0x93c>
 800e872:	9b06      	ldr	r3, [sp, #24]
 800e874:	2b02      	cmp	r3, #2
 800e876:	dd35      	ble.n	800e8e4 <_dtoa_r+0x93c>
 800e878:	f8cd 9008 	str.w	r9, [sp, #8]
 800e87c:	9b02      	ldr	r3, [sp, #8]
 800e87e:	b963      	cbnz	r3, 800e89a <_dtoa_r+0x8f2>
 800e880:	4639      	mov	r1, r7
 800e882:	2205      	movs	r2, #5
 800e884:	4620      	mov	r0, r4
 800e886:	f000 fceb 	bl	800f260 <__multadd>
 800e88a:	4601      	mov	r1, r0
 800e88c:	4607      	mov	r7, r0
 800e88e:	9804      	ldr	r0, [sp, #16]
 800e890:	f000 feee 	bl	800f670 <__mcmp>
 800e894:	2800      	cmp	r0, #0
 800e896:	f73f adcc 	bgt.w	800e432 <_dtoa_r+0x48a>
 800e89a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e89c:	465d      	mov	r5, fp
 800e89e:	ea6f 0a03 	mvn.w	sl, r3
 800e8a2:	f04f 0900 	mov.w	r9, #0
 800e8a6:	4639      	mov	r1, r7
 800e8a8:	4620      	mov	r0, r4
 800e8aa:	f000 fcc2 	bl	800f232 <_Bfree>
 800e8ae:	2e00      	cmp	r6, #0
 800e8b0:	f43f aeb7 	beq.w	800e622 <_dtoa_r+0x67a>
 800e8b4:	f1b9 0f00 	cmp.w	r9, #0
 800e8b8:	d005      	beq.n	800e8c6 <_dtoa_r+0x91e>
 800e8ba:	45b1      	cmp	r9, r6
 800e8bc:	d003      	beq.n	800e8c6 <_dtoa_r+0x91e>
 800e8be:	4649      	mov	r1, r9
 800e8c0:	4620      	mov	r0, r4
 800e8c2:	f000 fcb6 	bl	800f232 <_Bfree>
 800e8c6:	4631      	mov	r1, r6
 800e8c8:	4620      	mov	r0, r4
 800e8ca:	f000 fcb2 	bl	800f232 <_Bfree>
 800e8ce:	e6a8      	b.n	800e622 <_dtoa_r+0x67a>
 800e8d0:	2700      	movs	r7, #0
 800e8d2:	463e      	mov	r6, r7
 800e8d4:	e7e1      	b.n	800e89a <_dtoa_r+0x8f2>
 800e8d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e8da:	463e      	mov	r6, r7
 800e8dc:	e5a9      	b.n	800e432 <_dtoa_r+0x48a>
 800e8de:	bf00      	nop
 800e8e0:	40240000 	.word	0x40240000
 800e8e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8e6:	f8cd 9008 	str.w	r9, [sp, #8]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	f000 80fa 	beq.w	800eae4 <_dtoa_r+0xb3c>
 800e8f0:	2d00      	cmp	r5, #0
 800e8f2:	dd05      	ble.n	800e900 <_dtoa_r+0x958>
 800e8f4:	4631      	mov	r1, r6
 800e8f6:	462a      	mov	r2, r5
 800e8f8:	4620      	mov	r0, r4
 800e8fa:	f000 fe65 	bl	800f5c8 <__lshift>
 800e8fe:	4606      	mov	r6, r0
 800e900:	9b07      	ldr	r3, [sp, #28]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d04c      	beq.n	800e9a0 <_dtoa_r+0x9f8>
 800e906:	6871      	ldr	r1, [r6, #4]
 800e908:	4620      	mov	r0, r4
 800e90a:	f000 fc5e 	bl	800f1ca <_Balloc>
 800e90e:	6932      	ldr	r2, [r6, #16]
 800e910:	3202      	adds	r2, #2
 800e912:	4605      	mov	r5, r0
 800e914:	0092      	lsls	r2, r2, #2
 800e916:	f106 010c 	add.w	r1, r6, #12
 800e91a:	300c      	adds	r0, #12
 800e91c:	f000 fc48 	bl	800f1b0 <memcpy>
 800e920:	2201      	movs	r2, #1
 800e922:	4629      	mov	r1, r5
 800e924:	4620      	mov	r0, r4
 800e926:	f000 fe4f 	bl	800f5c8 <__lshift>
 800e92a:	9b00      	ldr	r3, [sp, #0]
 800e92c:	f8cd b014 	str.w	fp, [sp, #20]
 800e930:	f003 0301 	and.w	r3, r3, #1
 800e934:	46b1      	mov	r9, r6
 800e936:	9307      	str	r3, [sp, #28]
 800e938:	4606      	mov	r6, r0
 800e93a:	4639      	mov	r1, r7
 800e93c:	9804      	ldr	r0, [sp, #16]
 800e93e:	f7ff faa5 	bl	800de8c <quorem>
 800e942:	4649      	mov	r1, r9
 800e944:	4605      	mov	r5, r0
 800e946:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e94a:	9804      	ldr	r0, [sp, #16]
 800e94c:	f000 fe90 	bl	800f670 <__mcmp>
 800e950:	4632      	mov	r2, r6
 800e952:	9000      	str	r0, [sp, #0]
 800e954:	4639      	mov	r1, r7
 800e956:	4620      	mov	r0, r4
 800e958:	f000 fea4 	bl	800f6a4 <__mdiff>
 800e95c:	68c3      	ldr	r3, [r0, #12]
 800e95e:	4602      	mov	r2, r0
 800e960:	bb03      	cbnz	r3, 800e9a4 <_dtoa_r+0x9fc>
 800e962:	4601      	mov	r1, r0
 800e964:	9008      	str	r0, [sp, #32]
 800e966:	9804      	ldr	r0, [sp, #16]
 800e968:	f000 fe82 	bl	800f670 <__mcmp>
 800e96c:	9a08      	ldr	r2, [sp, #32]
 800e96e:	4603      	mov	r3, r0
 800e970:	4611      	mov	r1, r2
 800e972:	4620      	mov	r0, r4
 800e974:	9308      	str	r3, [sp, #32]
 800e976:	f000 fc5c 	bl	800f232 <_Bfree>
 800e97a:	9b08      	ldr	r3, [sp, #32]
 800e97c:	b9a3      	cbnz	r3, 800e9a8 <_dtoa_r+0xa00>
 800e97e:	9a06      	ldr	r2, [sp, #24]
 800e980:	b992      	cbnz	r2, 800e9a8 <_dtoa_r+0xa00>
 800e982:	9a07      	ldr	r2, [sp, #28]
 800e984:	b982      	cbnz	r2, 800e9a8 <_dtoa_r+0xa00>
 800e986:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e98a:	d029      	beq.n	800e9e0 <_dtoa_r+0xa38>
 800e98c:	9b00      	ldr	r3, [sp, #0]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	dd01      	ble.n	800e996 <_dtoa_r+0x9ee>
 800e992:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e996:	9b05      	ldr	r3, [sp, #20]
 800e998:	1c5d      	adds	r5, r3, #1
 800e99a:	f883 8000 	strb.w	r8, [r3]
 800e99e:	e782      	b.n	800e8a6 <_dtoa_r+0x8fe>
 800e9a0:	4630      	mov	r0, r6
 800e9a2:	e7c2      	b.n	800e92a <_dtoa_r+0x982>
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	e7e3      	b.n	800e970 <_dtoa_r+0x9c8>
 800e9a8:	9a00      	ldr	r2, [sp, #0]
 800e9aa:	2a00      	cmp	r2, #0
 800e9ac:	db04      	blt.n	800e9b8 <_dtoa_r+0xa10>
 800e9ae:	d125      	bne.n	800e9fc <_dtoa_r+0xa54>
 800e9b0:	9a06      	ldr	r2, [sp, #24]
 800e9b2:	bb1a      	cbnz	r2, 800e9fc <_dtoa_r+0xa54>
 800e9b4:	9a07      	ldr	r2, [sp, #28]
 800e9b6:	bb0a      	cbnz	r2, 800e9fc <_dtoa_r+0xa54>
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	ddec      	ble.n	800e996 <_dtoa_r+0x9ee>
 800e9bc:	2201      	movs	r2, #1
 800e9be:	9904      	ldr	r1, [sp, #16]
 800e9c0:	4620      	mov	r0, r4
 800e9c2:	f000 fe01 	bl	800f5c8 <__lshift>
 800e9c6:	4639      	mov	r1, r7
 800e9c8:	9004      	str	r0, [sp, #16]
 800e9ca:	f000 fe51 	bl	800f670 <__mcmp>
 800e9ce:	2800      	cmp	r0, #0
 800e9d0:	dc03      	bgt.n	800e9da <_dtoa_r+0xa32>
 800e9d2:	d1e0      	bne.n	800e996 <_dtoa_r+0x9ee>
 800e9d4:	f018 0f01 	tst.w	r8, #1
 800e9d8:	d0dd      	beq.n	800e996 <_dtoa_r+0x9ee>
 800e9da:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e9de:	d1d8      	bne.n	800e992 <_dtoa_r+0x9ea>
 800e9e0:	9b05      	ldr	r3, [sp, #20]
 800e9e2:	9a05      	ldr	r2, [sp, #20]
 800e9e4:	1c5d      	adds	r5, r3, #1
 800e9e6:	2339      	movs	r3, #57	; 0x39
 800e9e8:	7013      	strb	r3, [r2, #0]
 800e9ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e9ee:	2b39      	cmp	r3, #57	; 0x39
 800e9f0:	f105 32ff 	add.w	r2, r5, #4294967295
 800e9f4:	d04f      	beq.n	800ea96 <_dtoa_r+0xaee>
 800e9f6:	3301      	adds	r3, #1
 800e9f8:	7013      	strb	r3, [r2, #0]
 800e9fa:	e754      	b.n	800e8a6 <_dtoa_r+0x8fe>
 800e9fc:	9a05      	ldr	r2, [sp, #20]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	f102 0501 	add.w	r5, r2, #1
 800ea04:	dd06      	ble.n	800ea14 <_dtoa_r+0xa6c>
 800ea06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ea0a:	d0e9      	beq.n	800e9e0 <_dtoa_r+0xa38>
 800ea0c:	f108 0801 	add.w	r8, r8, #1
 800ea10:	9b05      	ldr	r3, [sp, #20]
 800ea12:	e7c2      	b.n	800e99a <_dtoa_r+0x9f2>
 800ea14:	9a02      	ldr	r2, [sp, #8]
 800ea16:	f805 8c01 	strb.w	r8, [r5, #-1]
 800ea1a:	eba5 030b 	sub.w	r3, r5, fp
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d021      	beq.n	800ea66 <_dtoa_r+0xabe>
 800ea22:	2300      	movs	r3, #0
 800ea24:	220a      	movs	r2, #10
 800ea26:	9904      	ldr	r1, [sp, #16]
 800ea28:	4620      	mov	r0, r4
 800ea2a:	f000 fc19 	bl	800f260 <__multadd>
 800ea2e:	45b1      	cmp	r9, r6
 800ea30:	9004      	str	r0, [sp, #16]
 800ea32:	f04f 0300 	mov.w	r3, #0
 800ea36:	f04f 020a 	mov.w	r2, #10
 800ea3a:	4649      	mov	r1, r9
 800ea3c:	4620      	mov	r0, r4
 800ea3e:	d105      	bne.n	800ea4c <_dtoa_r+0xaa4>
 800ea40:	f000 fc0e 	bl	800f260 <__multadd>
 800ea44:	4681      	mov	r9, r0
 800ea46:	4606      	mov	r6, r0
 800ea48:	9505      	str	r5, [sp, #20]
 800ea4a:	e776      	b.n	800e93a <_dtoa_r+0x992>
 800ea4c:	f000 fc08 	bl	800f260 <__multadd>
 800ea50:	4631      	mov	r1, r6
 800ea52:	4681      	mov	r9, r0
 800ea54:	2300      	movs	r3, #0
 800ea56:	220a      	movs	r2, #10
 800ea58:	4620      	mov	r0, r4
 800ea5a:	f000 fc01 	bl	800f260 <__multadd>
 800ea5e:	4606      	mov	r6, r0
 800ea60:	e7f2      	b.n	800ea48 <_dtoa_r+0xaa0>
 800ea62:	f04f 0900 	mov.w	r9, #0
 800ea66:	2201      	movs	r2, #1
 800ea68:	9904      	ldr	r1, [sp, #16]
 800ea6a:	4620      	mov	r0, r4
 800ea6c:	f000 fdac 	bl	800f5c8 <__lshift>
 800ea70:	4639      	mov	r1, r7
 800ea72:	9004      	str	r0, [sp, #16]
 800ea74:	f000 fdfc 	bl	800f670 <__mcmp>
 800ea78:	2800      	cmp	r0, #0
 800ea7a:	dcb6      	bgt.n	800e9ea <_dtoa_r+0xa42>
 800ea7c:	d102      	bne.n	800ea84 <_dtoa_r+0xadc>
 800ea7e:	f018 0f01 	tst.w	r8, #1
 800ea82:	d1b2      	bne.n	800e9ea <_dtoa_r+0xa42>
 800ea84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ea88:	2b30      	cmp	r3, #48	; 0x30
 800ea8a:	f105 32ff 	add.w	r2, r5, #4294967295
 800ea8e:	f47f af0a 	bne.w	800e8a6 <_dtoa_r+0x8fe>
 800ea92:	4615      	mov	r5, r2
 800ea94:	e7f6      	b.n	800ea84 <_dtoa_r+0xadc>
 800ea96:	4593      	cmp	fp, r2
 800ea98:	d105      	bne.n	800eaa6 <_dtoa_r+0xafe>
 800ea9a:	2331      	movs	r3, #49	; 0x31
 800ea9c:	f10a 0a01 	add.w	sl, sl, #1
 800eaa0:	f88b 3000 	strb.w	r3, [fp]
 800eaa4:	e6ff      	b.n	800e8a6 <_dtoa_r+0x8fe>
 800eaa6:	4615      	mov	r5, r2
 800eaa8:	e79f      	b.n	800e9ea <_dtoa_r+0xa42>
 800eaaa:	f8df b064 	ldr.w	fp, [pc, #100]	; 800eb10 <_dtoa_r+0xb68>
 800eaae:	e007      	b.n	800eac0 <_dtoa_r+0xb18>
 800eab0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eab2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800eb14 <_dtoa_r+0xb6c>
 800eab6:	b11b      	cbz	r3, 800eac0 <_dtoa_r+0xb18>
 800eab8:	f10b 0308 	add.w	r3, fp, #8
 800eabc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800eabe:	6013      	str	r3, [r2, #0]
 800eac0:	4658      	mov	r0, fp
 800eac2:	b017      	add	sp, #92	; 0x5c
 800eac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eac8:	9b06      	ldr	r3, [sp, #24]
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	f77f ae35 	ble.w	800e73a <_dtoa_r+0x792>
 800ead0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ead2:	9307      	str	r3, [sp, #28]
 800ead4:	e649      	b.n	800e76a <_dtoa_r+0x7c2>
 800ead6:	9b02      	ldr	r3, [sp, #8]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	dc03      	bgt.n	800eae4 <_dtoa_r+0xb3c>
 800eadc:	9b06      	ldr	r3, [sp, #24]
 800eade:	2b02      	cmp	r3, #2
 800eae0:	f73f aecc 	bgt.w	800e87c <_dtoa_r+0x8d4>
 800eae4:	465d      	mov	r5, fp
 800eae6:	4639      	mov	r1, r7
 800eae8:	9804      	ldr	r0, [sp, #16]
 800eaea:	f7ff f9cf 	bl	800de8c <quorem>
 800eaee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800eaf2:	f805 8b01 	strb.w	r8, [r5], #1
 800eaf6:	9a02      	ldr	r2, [sp, #8]
 800eaf8:	eba5 030b 	sub.w	r3, r5, fp
 800eafc:	429a      	cmp	r2, r3
 800eafe:	ddb0      	ble.n	800ea62 <_dtoa_r+0xaba>
 800eb00:	2300      	movs	r3, #0
 800eb02:	220a      	movs	r2, #10
 800eb04:	9904      	ldr	r1, [sp, #16]
 800eb06:	4620      	mov	r0, r4
 800eb08:	f000 fbaa 	bl	800f260 <__multadd>
 800eb0c:	9004      	str	r0, [sp, #16]
 800eb0e:	e7ea      	b.n	800eae6 <_dtoa_r+0xb3e>
 800eb10:	08010110 	.word	0x08010110
 800eb14:	08010190 	.word	0x08010190

0800eb18 <rshift>:
 800eb18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb1a:	6906      	ldr	r6, [r0, #16]
 800eb1c:	114b      	asrs	r3, r1, #5
 800eb1e:	429e      	cmp	r6, r3
 800eb20:	f100 0414 	add.w	r4, r0, #20
 800eb24:	dd30      	ble.n	800eb88 <rshift+0x70>
 800eb26:	f011 011f 	ands.w	r1, r1, #31
 800eb2a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800eb2e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800eb32:	d108      	bne.n	800eb46 <rshift+0x2e>
 800eb34:	4621      	mov	r1, r4
 800eb36:	42b2      	cmp	r2, r6
 800eb38:	460b      	mov	r3, r1
 800eb3a:	d211      	bcs.n	800eb60 <rshift+0x48>
 800eb3c:	f852 3b04 	ldr.w	r3, [r2], #4
 800eb40:	f841 3b04 	str.w	r3, [r1], #4
 800eb44:	e7f7      	b.n	800eb36 <rshift+0x1e>
 800eb46:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800eb4a:	f1c1 0c20 	rsb	ip, r1, #32
 800eb4e:	40cd      	lsrs	r5, r1
 800eb50:	3204      	adds	r2, #4
 800eb52:	4623      	mov	r3, r4
 800eb54:	42b2      	cmp	r2, r6
 800eb56:	4617      	mov	r7, r2
 800eb58:	d30c      	bcc.n	800eb74 <rshift+0x5c>
 800eb5a:	601d      	str	r5, [r3, #0]
 800eb5c:	b105      	cbz	r5, 800eb60 <rshift+0x48>
 800eb5e:	3304      	adds	r3, #4
 800eb60:	1b1a      	subs	r2, r3, r4
 800eb62:	42a3      	cmp	r3, r4
 800eb64:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800eb68:	bf08      	it	eq
 800eb6a:	2300      	moveq	r3, #0
 800eb6c:	6102      	str	r2, [r0, #16]
 800eb6e:	bf08      	it	eq
 800eb70:	6143      	streq	r3, [r0, #20]
 800eb72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb74:	683f      	ldr	r7, [r7, #0]
 800eb76:	fa07 f70c 	lsl.w	r7, r7, ip
 800eb7a:	433d      	orrs	r5, r7
 800eb7c:	f843 5b04 	str.w	r5, [r3], #4
 800eb80:	f852 5b04 	ldr.w	r5, [r2], #4
 800eb84:	40cd      	lsrs	r5, r1
 800eb86:	e7e5      	b.n	800eb54 <rshift+0x3c>
 800eb88:	4623      	mov	r3, r4
 800eb8a:	e7e9      	b.n	800eb60 <rshift+0x48>

0800eb8c <__hexdig_fun>:
 800eb8c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800eb90:	2b09      	cmp	r3, #9
 800eb92:	d802      	bhi.n	800eb9a <__hexdig_fun+0xe>
 800eb94:	3820      	subs	r0, #32
 800eb96:	b2c0      	uxtb	r0, r0
 800eb98:	4770      	bx	lr
 800eb9a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800eb9e:	2b05      	cmp	r3, #5
 800eba0:	d801      	bhi.n	800eba6 <__hexdig_fun+0x1a>
 800eba2:	3847      	subs	r0, #71	; 0x47
 800eba4:	e7f7      	b.n	800eb96 <__hexdig_fun+0xa>
 800eba6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ebaa:	2b05      	cmp	r3, #5
 800ebac:	d801      	bhi.n	800ebb2 <__hexdig_fun+0x26>
 800ebae:	3827      	subs	r0, #39	; 0x27
 800ebb0:	e7f1      	b.n	800eb96 <__hexdig_fun+0xa>
 800ebb2:	2000      	movs	r0, #0
 800ebb4:	4770      	bx	lr

0800ebb6 <__gethex>:
 800ebb6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebba:	b08b      	sub	sp, #44	; 0x2c
 800ebbc:	468a      	mov	sl, r1
 800ebbe:	9002      	str	r0, [sp, #8]
 800ebc0:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ebc2:	9306      	str	r3, [sp, #24]
 800ebc4:	4690      	mov	r8, r2
 800ebc6:	f000 fad0 	bl	800f16a <__localeconv_l>
 800ebca:	6803      	ldr	r3, [r0, #0]
 800ebcc:	9303      	str	r3, [sp, #12]
 800ebce:	4618      	mov	r0, r3
 800ebd0:	f7f1 fafe 	bl	80001d0 <strlen>
 800ebd4:	9b03      	ldr	r3, [sp, #12]
 800ebd6:	9001      	str	r0, [sp, #4]
 800ebd8:	4403      	add	r3, r0
 800ebda:	f04f 0b00 	mov.w	fp, #0
 800ebde:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ebe2:	9307      	str	r3, [sp, #28]
 800ebe4:	f8da 3000 	ldr.w	r3, [sl]
 800ebe8:	3302      	adds	r3, #2
 800ebea:	461f      	mov	r7, r3
 800ebec:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ebf0:	2830      	cmp	r0, #48	; 0x30
 800ebf2:	d06c      	beq.n	800ecce <__gethex+0x118>
 800ebf4:	f7ff ffca 	bl	800eb8c <__hexdig_fun>
 800ebf8:	4604      	mov	r4, r0
 800ebfa:	2800      	cmp	r0, #0
 800ebfc:	d16a      	bne.n	800ecd4 <__gethex+0x11e>
 800ebfe:	9a01      	ldr	r2, [sp, #4]
 800ec00:	9903      	ldr	r1, [sp, #12]
 800ec02:	4638      	mov	r0, r7
 800ec04:	f7fe fa80 	bl	800d108 <strncmp>
 800ec08:	2800      	cmp	r0, #0
 800ec0a:	d166      	bne.n	800ecda <__gethex+0x124>
 800ec0c:	9b01      	ldr	r3, [sp, #4]
 800ec0e:	5cf8      	ldrb	r0, [r7, r3]
 800ec10:	18fe      	adds	r6, r7, r3
 800ec12:	f7ff ffbb 	bl	800eb8c <__hexdig_fun>
 800ec16:	2800      	cmp	r0, #0
 800ec18:	d062      	beq.n	800ece0 <__gethex+0x12a>
 800ec1a:	4633      	mov	r3, r6
 800ec1c:	7818      	ldrb	r0, [r3, #0]
 800ec1e:	2830      	cmp	r0, #48	; 0x30
 800ec20:	461f      	mov	r7, r3
 800ec22:	f103 0301 	add.w	r3, r3, #1
 800ec26:	d0f9      	beq.n	800ec1c <__gethex+0x66>
 800ec28:	f7ff ffb0 	bl	800eb8c <__hexdig_fun>
 800ec2c:	fab0 f580 	clz	r5, r0
 800ec30:	096d      	lsrs	r5, r5, #5
 800ec32:	4634      	mov	r4, r6
 800ec34:	f04f 0b01 	mov.w	fp, #1
 800ec38:	463a      	mov	r2, r7
 800ec3a:	4616      	mov	r6, r2
 800ec3c:	3201      	adds	r2, #1
 800ec3e:	7830      	ldrb	r0, [r6, #0]
 800ec40:	f7ff ffa4 	bl	800eb8c <__hexdig_fun>
 800ec44:	2800      	cmp	r0, #0
 800ec46:	d1f8      	bne.n	800ec3a <__gethex+0x84>
 800ec48:	9a01      	ldr	r2, [sp, #4]
 800ec4a:	9903      	ldr	r1, [sp, #12]
 800ec4c:	4630      	mov	r0, r6
 800ec4e:	f7fe fa5b 	bl	800d108 <strncmp>
 800ec52:	b950      	cbnz	r0, 800ec6a <__gethex+0xb4>
 800ec54:	b954      	cbnz	r4, 800ec6c <__gethex+0xb6>
 800ec56:	9b01      	ldr	r3, [sp, #4]
 800ec58:	18f4      	adds	r4, r6, r3
 800ec5a:	4622      	mov	r2, r4
 800ec5c:	4616      	mov	r6, r2
 800ec5e:	3201      	adds	r2, #1
 800ec60:	7830      	ldrb	r0, [r6, #0]
 800ec62:	f7ff ff93 	bl	800eb8c <__hexdig_fun>
 800ec66:	2800      	cmp	r0, #0
 800ec68:	d1f8      	bne.n	800ec5c <__gethex+0xa6>
 800ec6a:	b10c      	cbz	r4, 800ec70 <__gethex+0xba>
 800ec6c:	1ba4      	subs	r4, r4, r6
 800ec6e:	00a4      	lsls	r4, r4, #2
 800ec70:	7833      	ldrb	r3, [r6, #0]
 800ec72:	2b50      	cmp	r3, #80	; 0x50
 800ec74:	d001      	beq.n	800ec7a <__gethex+0xc4>
 800ec76:	2b70      	cmp	r3, #112	; 0x70
 800ec78:	d140      	bne.n	800ecfc <__gethex+0x146>
 800ec7a:	7873      	ldrb	r3, [r6, #1]
 800ec7c:	2b2b      	cmp	r3, #43	; 0x2b
 800ec7e:	d031      	beq.n	800ece4 <__gethex+0x12e>
 800ec80:	2b2d      	cmp	r3, #45	; 0x2d
 800ec82:	d033      	beq.n	800ecec <__gethex+0x136>
 800ec84:	1c71      	adds	r1, r6, #1
 800ec86:	f04f 0900 	mov.w	r9, #0
 800ec8a:	7808      	ldrb	r0, [r1, #0]
 800ec8c:	f7ff ff7e 	bl	800eb8c <__hexdig_fun>
 800ec90:	1e43      	subs	r3, r0, #1
 800ec92:	b2db      	uxtb	r3, r3
 800ec94:	2b18      	cmp	r3, #24
 800ec96:	d831      	bhi.n	800ecfc <__gethex+0x146>
 800ec98:	f1a0 0210 	sub.w	r2, r0, #16
 800ec9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800eca0:	f7ff ff74 	bl	800eb8c <__hexdig_fun>
 800eca4:	1e43      	subs	r3, r0, #1
 800eca6:	b2db      	uxtb	r3, r3
 800eca8:	2b18      	cmp	r3, #24
 800ecaa:	d922      	bls.n	800ecf2 <__gethex+0x13c>
 800ecac:	f1b9 0f00 	cmp.w	r9, #0
 800ecb0:	d000      	beq.n	800ecb4 <__gethex+0xfe>
 800ecb2:	4252      	negs	r2, r2
 800ecb4:	4414      	add	r4, r2
 800ecb6:	f8ca 1000 	str.w	r1, [sl]
 800ecba:	b30d      	cbz	r5, 800ed00 <__gethex+0x14a>
 800ecbc:	f1bb 0f00 	cmp.w	fp, #0
 800ecc0:	bf0c      	ite	eq
 800ecc2:	2706      	moveq	r7, #6
 800ecc4:	2700      	movne	r7, #0
 800ecc6:	4638      	mov	r0, r7
 800ecc8:	b00b      	add	sp, #44	; 0x2c
 800ecca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecce:	f10b 0b01 	add.w	fp, fp, #1
 800ecd2:	e78a      	b.n	800ebea <__gethex+0x34>
 800ecd4:	2500      	movs	r5, #0
 800ecd6:	462c      	mov	r4, r5
 800ecd8:	e7ae      	b.n	800ec38 <__gethex+0x82>
 800ecda:	463e      	mov	r6, r7
 800ecdc:	2501      	movs	r5, #1
 800ecde:	e7c7      	b.n	800ec70 <__gethex+0xba>
 800ece0:	4604      	mov	r4, r0
 800ece2:	e7fb      	b.n	800ecdc <__gethex+0x126>
 800ece4:	f04f 0900 	mov.w	r9, #0
 800ece8:	1cb1      	adds	r1, r6, #2
 800ecea:	e7ce      	b.n	800ec8a <__gethex+0xd4>
 800ecec:	f04f 0901 	mov.w	r9, #1
 800ecf0:	e7fa      	b.n	800ece8 <__gethex+0x132>
 800ecf2:	230a      	movs	r3, #10
 800ecf4:	fb03 0202 	mla	r2, r3, r2, r0
 800ecf8:	3a10      	subs	r2, #16
 800ecfa:	e7cf      	b.n	800ec9c <__gethex+0xe6>
 800ecfc:	4631      	mov	r1, r6
 800ecfe:	e7da      	b.n	800ecb6 <__gethex+0x100>
 800ed00:	1bf3      	subs	r3, r6, r7
 800ed02:	3b01      	subs	r3, #1
 800ed04:	4629      	mov	r1, r5
 800ed06:	2b07      	cmp	r3, #7
 800ed08:	dc49      	bgt.n	800ed9e <__gethex+0x1e8>
 800ed0a:	9802      	ldr	r0, [sp, #8]
 800ed0c:	f000 fa5d 	bl	800f1ca <_Balloc>
 800ed10:	9b01      	ldr	r3, [sp, #4]
 800ed12:	f100 0914 	add.w	r9, r0, #20
 800ed16:	f04f 0b00 	mov.w	fp, #0
 800ed1a:	f1c3 0301 	rsb	r3, r3, #1
 800ed1e:	4605      	mov	r5, r0
 800ed20:	f8cd 9010 	str.w	r9, [sp, #16]
 800ed24:	46da      	mov	sl, fp
 800ed26:	9308      	str	r3, [sp, #32]
 800ed28:	42b7      	cmp	r7, r6
 800ed2a:	d33b      	bcc.n	800eda4 <__gethex+0x1ee>
 800ed2c:	9804      	ldr	r0, [sp, #16]
 800ed2e:	f840 ab04 	str.w	sl, [r0], #4
 800ed32:	eba0 0009 	sub.w	r0, r0, r9
 800ed36:	1080      	asrs	r0, r0, #2
 800ed38:	6128      	str	r0, [r5, #16]
 800ed3a:	0147      	lsls	r7, r0, #5
 800ed3c:	4650      	mov	r0, sl
 800ed3e:	f000 fb08 	bl	800f352 <__hi0bits>
 800ed42:	f8d8 6000 	ldr.w	r6, [r8]
 800ed46:	1a3f      	subs	r7, r7, r0
 800ed48:	42b7      	cmp	r7, r6
 800ed4a:	dd64      	ble.n	800ee16 <__gethex+0x260>
 800ed4c:	1bbf      	subs	r7, r7, r6
 800ed4e:	4639      	mov	r1, r7
 800ed50:	4628      	mov	r0, r5
 800ed52:	f000 fe17 	bl	800f984 <__any_on>
 800ed56:	4682      	mov	sl, r0
 800ed58:	b178      	cbz	r0, 800ed7a <__gethex+0x1c4>
 800ed5a:	1e7b      	subs	r3, r7, #1
 800ed5c:	1159      	asrs	r1, r3, #5
 800ed5e:	f003 021f 	and.w	r2, r3, #31
 800ed62:	f04f 0a01 	mov.w	sl, #1
 800ed66:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ed6a:	fa0a f202 	lsl.w	r2, sl, r2
 800ed6e:	420a      	tst	r2, r1
 800ed70:	d003      	beq.n	800ed7a <__gethex+0x1c4>
 800ed72:	4553      	cmp	r3, sl
 800ed74:	dc46      	bgt.n	800ee04 <__gethex+0x24e>
 800ed76:	f04f 0a02 	mov.w	sl, #2
 800ed7a:	4639      	mov	r1, r7
 800ed7c:	4628      	mov	r0, r5
 800ed7e:	f7ff fecb 	bl	800eb18 <rshift>
 800ed82:	443c      	add	r4, r7
 800ed84:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ed88:	42a3      	cmp	r3, r4
 800ed8a:	da52      	bge.n	800ee32 <__gethex+0x27c>
 800ed8c:	4629      	mov	r1, r5
 800ed8e:	9802      	ldr	r0, [sp, #8]
 800ed90:	f000 fa4f 	bl	800f232 <_Bfree>
 800ed94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ed96:	2300      	movs	r3, #0
 800ed98:	6013      	str	r3, [r2, #0]
 800ed9a:	27a3      	movs	r7, #163	; 0xa3
 800ed9c:	e793      	b.n	800ecc6 <__gethex+0x110>
 800ed9e:	3101      	adds	r1, #1
 800eda0:	105b      	asrs	r3, r3, #1
 800eda2:	e7b0      	b.n	800ed06 <__gethex+0x150>
 800eda4:	1e73      	subs	r3, r6, #1
 800eda6:	9305      	str	r3, [sp, #20]
 800eda8:	9a07      	ldr	r2, [sp, #28]
 800edaa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800edae:	4293      	cmp	r3, r2
 800edb0:	d018      	beq.n	800ede4 <__gethex+0x22e>
 800edb2:	f1bb 0f20 	cmp.w	fp, #32
 800edb6:	d107      	bne.n	800edc8 <__gethex+0x212>
 800edb8:	9b04      	ldr	r3, [sp, #16]
 800edba:	f8c3 a000 	str.w	sl, [r3]
 800edbe:	3304      	adds	r3, #4
 800edc0:	f04f 0a00 	mov.w	sl, #0
 800edc4:	9304      	str	r3, [sp, #16]
 800edc6:	46d3      	mov	fp, sl
 800edc8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800edcc:	f7ff fede 	bl	800eb8c <__hexdig_fun>
 800edd0:	f000 000f 	and.w	r0, r0, #15
 800edd4:	fa00 f00b 	lsl.w	r0, r0, fp
 800edd8:	ea4a 0a00 	orr.w	sl, sl, r0
 800eddc:	f10b 0b04 	add.w	fp, fp, #4
 800ede0:	9b05      	ldr	r3, [sp, #20]
 800ede2:	e00d      	b.n	800ee00 <__gethex+0x24a>
 800ede4:	9b05      	ldr	r3, [sp, #20]
 800ede6:	9a08      	ldr	r2, [sp, #32]
 800ede8:	4413      	add	r3, r2
 800edea:	42bb      	cmp	r3, r7
 800edec:	d3e1      	bcc.n	800edb2 <__gethex+0x1fc>
 800edee:	4618      	mov	r0, r3
 800edf0:	9a01      	ldr	r2, [sp, #4]
 800edf2:	9903      	ldr	r1, [sp, #12]
 800edf4:	9309      	str	r3, [sp, #36]	; 0x24
 800edf6:	f7fe f987 	bl	800d108 <strncmp>
 800edfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edfc:	2800      	cmp	r0, #0
 800edfe:	d1d8      	bne.n	800edb2 <__gethex+0x1fc>
 800ee00:	461e      	mov	r6, r3
 800ee02:	e791      	b.n	800ed28 <__gethex+0x172>
 800ee04:	1eb9      	subs	r1, r7, #2
 800ee06:	4628      	mov	r0, r5
 800ee08:	f000 fdbc 	bl	800f984 <__any_on>
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	d0b2      	beq.n	800ed76 <__gethex+0x1c0>
 800ee10:	f04f 0a03 	mov.w	sl, #3
 800ee14:	e7b1      	b.n	800ed7a <__gethex+0x1c4>
 800ee16:	da09      	bge.n	800ee2c <__gethex+0x276>
 800ee18:	1bf7      	subs	r7, r6, r7
 800ee1a:	4629      	mov	r1, r5
 800ee1c:	463a      	mov	r2, r7
 800ee1e:	9802      	ldr	r0, [sp, #8]
 800ee20:	f000 fbd2 	bl	800f5c8 <__lshift>
 800ee24:	1be4      	subs	r4, r4, r7
 800ee26:	4605      	mov	r5, r0
 800ee28:	f100 0914 	add.w	r9, r0, #20
 800ee2c:	f04f 0a00 	mov.w	sl, #0
 800ee30:	e7a8      	b.n	800ed84 <__gethex+0x1ce>
 800ee32:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ee36:	42a0      	cmp	r0, r4
 800ee38:	dd6a      	ble.n	800ef10 <__gethex+0x35a>
 800ee3a:	1b04      	subs	r4, r0, r4
 800ee3c:	42a6      	cmp	r6, r4
 800ee3e:	dc2e      	bgt.n	800ee9e <__gethex+0x2e8>
 800ee40:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ee44:	2b02      	cmp	r3, #2
 800ee46:	d022      	beq.n	800ee8e <__gethex+0x2d8>
 800ee48:	2b03      	cmp	r3, #3
 800ee4a:	d024      	beq.n	800ee96 <__gethex+0x2e0>
 800ee4c:	2b01      	cmp	r3, #1
 800ee4e:	d115      	bne.n	800ee7c <__gethex+0x2c6>
 800ee50:	42a6      	cmp	r6, r4
 800ee52:	d113      	bne.n	800ee7c <__gethex+0x2c6>
 800ee54:	2e01      	cmp	r6, #1
 800ee56:	dc0b      	bgt.n	800ee70 <__gethex+0x2ba>
 800ee58:	9a06      	ldr	r2, [sp, #24]
 800ee5a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ee5e:	6013      	str	r3, [r2, #0]
 800ee60:	2301      	movs	r3, #1
 800ee62:	612b      	str	r3, [r5, #16]
 800ee64:	f8c9 3000 	str.w	r3, [r9]
 800ee68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ee6a:	2762      	movs	r7, #98	; 0x62
 800ee6c:	601d      	str	r5, [r3, #0]
 800ee6e:	e72a      	b.n	800ecc6 <__gethex+0x110>
 800ee70:	1e71      	subs	r1, r6, #1
 800ee72:	4628      	mov	r0, r5
 800ee74:	f000 fd86 	bl	800f984 <__any_on>
 800ee78:	2800      	cmp	r0, #0
 800ee7a:	d1ed      	bne.n	800ee58 <__gethex+0x2a2>
 800ee7c:	4629      	mov	r1, r5
 800ee7e:	9802      	ldr	r0, [sp, #8]
 800ee80:	f000 f9d7 	bl	800f232 <_Bfree>
 800ee84:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ee86:	2300      	movs	r3, #0
 800ee88:	6013      	str	r3, [r2, #0]
 800ee8a:	2750      	movs	r7, #80	; 0x50
 800ee8c:	e71b      	b.n	800ecc6 <__gethex+0x110>
 800ee8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d0e1      	beq.n	800ee58 <__gethex+0x2a2>
 800ee94:	e7f2      	b.n	800ee7c <__gethex+0x2c6>
 800ee96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d1dd      	bne.n	800ee58 <__gethex+0x2a2>
 800ee9c:	e7ee      	b.n	800ee7c <__gethex+0x2c6>
 800ee9e:	1e67      	subs	r7, r4, #1
 800eea0:	f1ba 0f00 	cmp.w	sl, #0
 800eea4:	d131      	bne.n	800ef0a <__gethex+0x354>
 800eea6:	b127      	cbz	r7, 800eeb2 <__gethex+0x2fc>
 800eea8:	4639      	mov	r1, r7
 800eeaa:	4628      	mov	r0, r5
 800eeac:	f000 fd6a 	bl	800f984 <__any_on>
 800eeb0:	4682      	mov	sl, r0
 800eeb2:	117a      	asrs	r2, r7, #5
 800eeb4:	2301      	movs	r3, #1
 800eeb6:	f007 071f 	and.w	r7, r7, #31
 800eeba:	fa03 f707 	lsl.w	r7, r3, r7
 800eebe:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800eec2:	4621      	mov	r1, r4
 800eec4:	421f      	tst	r7, r3
 800eec6:	4628      	mov	r0, r5
 800eec8:	bf18      	it	ne
 800eeca:	f04a 0a02 	orrne.w	sl, sl, #2
 800eece:	1b36      	subs	r6, r6, r4
 800eed0:	f7ff fe22 	bl	800eb18 <rshift>
 800eed4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800eed8:	2702      	movs	r7, #2
 800eeda:	f1ba 0f00 	cmp.w	sl, #0
 800eede:	d048      	beq.n	800ef72 <__gethex+0x3bc>
 800eee0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800eee4:	2b02      	cmp	r3, #2
 800eee6:	d015      	beq.n	800ef14 <__gethex+0x35e>
 800eee8:	2b03      	cmp	r3, #3
 800eeea:	d017      	beq.n	800ef1c <__gethex+0x366>
 800eeec:	2b01      	cmp	r3, #1
 800eeee:	d109      	bne.n	800ef04 <__gethex+0x34e>
 800eef0:	f01a 0f02 	tst.w	sl, #2
 800eef4:	d006      	beq.n	800ef04 <__gethex+0x34e>
 800eef6:	f8d9 3000 	ldr.w	r3, [r9]
 800eefa:	ea4a 0a03 	orr.w	sl, sl, r3
 800eefe:	f01a 0f01 	tst.w	sl, #1
 800ef02:	d10e      	bne.n	800ef22 <__gethex+0x36c>
 800ef04:	f047 0710 	orr.w	r7, r7, #16
 800ef08:	e033      	b.n	800ef72 <__gethex+0x3bc>
 800ef0a:	f04f 0a01 	mov.w	sl, #1
 800ef0e:	e7d0      	b.n	800eeb2 <__gethex+0x2fc>
 800ef10:	2701      	movs	r7, #1
 800ef12:	e7e2      	b.n	800eeda <__gethex+0x324>
 800ef14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef16:	f1c3 0301 	rsb	r3, r3, #1
 800ef1a:	9315      	str	r3, [sp, #84]	; 0x54
 800ef1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d0f0      	beq.n	800ef04 <__gethex+0x34e>
 800ef22:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800ef26:	f105 0314 	add.w	r3, r5, #20
 800ef2a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800ef2e:	eb03 010a 	add.w	r1, r3, sl
 800ef32:	f04f 0c00 	mov.w	ip, #0
 800ef36:	4618      	mov	r0, r3
 800ef38:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef3c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ef40:	d01c      	beq.n	800ef7c <__gethex+0x3c6>
 800ef42:	3201      	adds	r2, #1
 800ef44:	6002      	str	r2, [r0, #0]
 800ef46:	2f02      	cmp	r7, #2
 800ef48:	f105 0314 	add.w	r3, r5, #20
 800ef4c:	d138      	bne.n	800efc0 <__gethex+0x40a>
 800ef4e:	f8d8 2000 	ldr.w	r2, [r8]
 800ef52:	3a01      	subs	r2, #1
 800ef54:	42b2      	cmp	r2, r6
 800ef56:	d10a      	bne.n	800ef6e <__gethex+0x3b8>
 800ef58:	1171      	asrs	r1, r6, #5
 800ef5a:	2201      	movs	r2, #1
 800ef5c:	f006 061f 	and.w	r6, r6, #31
 800ef60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ef64:	fa02 f606 	lsl.w	r6, r2, r6
 800ef68:	421e      	tst	r6, r3
 800ef6a:	bf18      	it	ne
 800ef6c:	4617      	movne	r7, r2
 800ef6e:	f047 0720 	orr.w	r7, r7, #32
 800ef72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ef74:	601d      	str	r5, [r3, #0]
 800ef76:	9b06      	ldr	r3, [sp, #24]
 800ef78:	601c      	str	r4, [r3, #0]
 800ef7a:	e6a4      	b.n	800ecc6 <__gethex+0x110>
 800ef7c:	4299      	cmp	r1, r3
 800ef7e:	f843 cc04 	str.w	ip, [r3, #-4]
 800ef82:	d8d8      	bhi.n	800ef36 <__gethex+0x380>
 800ef84:	68ab      	ldr	r3, [r5, #8]
 800ef86:	4599      	cmp	r9, r3
 800ef88:	db12      	blt.n	800efb0 <__gethex+0x3fa>
 800ef8a:	6869      	ldr	r1, [r5, #4]
 800ef8c:	9802      	ldr	r0, [sp, #8]
 800ef8e:	3101      	adds	r1, #1
 800ef90:	f000 f91b 	bl	800f1ca <_Balloc>
 800ef94:	692a      	ldr	r2, [r5, #16]
 800ef96:	3202      	adds	r2, #2
 800ef98:	f105 010c 	add.w	r1, r5, #12
 800ef9c:	4683      	mov	fp, r0
 800ef9e:	0092      	lsls	r2, r2, #2
 800efa0:	300c      	adds	r0, #12
 800efa2:	f000 f905 	bl	800f1b0 <memcpy>
 800efa6:	4629      	mov	r1, r5
 800efa8:	9802      	ldr	r0, [sp, #8]
 800efaa:	f000 f942 	bl	800f232 <_Bfree>
 800efae:	465d      	mov	r5, fp
 800efb0:	692b      	ldr	r3, [r5, #16]
 800efb2:	1c5a      	adds	r2, r3, #1
 800efb4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800efb8:	612a      	str	r2, [r5, #16]
 800efba:	2201      	movs	r2, #1
 800efbc:	615a      	str	r2, [r3, #20]
 800efbe:	e7c2      	b.n	800ef46 <__gethex+0x390>
 800efc0:	692a      	ldr	r2, [r5, #16]
 800efc2:	454a      	cmp	r2, r9
 800efc4:	dd0b      	ble.n	800efde <__gethex+0x428>
 800efc6:	2101      	movs	r1, #1
 800efc8:	4628      	mov	r0, r5
 800efca:	f7ff fda5 	bl	800eb18 <rshift>
 800efce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800efd2:	3401      	adds	r4, #1
 800efd4:	42a3      	cmp	r3, r4
 800efd6:	f6ff aed9 	blt.w	800ed8c <__gethex+0x1d6>
 800efda:	2701      	movs	r7, #1
 800efdc:	e7c7      	b.n	800ef6e <__gethex+0x3b8>
 800efde:	f016 061f 	ands.w	r6, r6, #31
 800efe2:	d0fa      	beq.n	800efda <__gethex+0x424>
 800efe4:	449a      	add	sl, r3
 800efe6:	f1c6 0620 	rsb	r6, r6, #32
 800efea:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800efee:	f000 f9b0 	bl	800f352 <__hi0bits>
 800eff2:	42b0      	cmp	r0, r6
 800eff4:	dbe7      	blt.n	800efc6 <__gethex+0x410>
 800eff6:	e7f0      	b.n	800efda <__gethex+0x424>

0800eff8 <L_shift>:
 800eff8:	f1c2 0208 	rsb	r2, r2, #8
 800effc:	0092      	lsls	r2, r2, #2
 800effe:	b570      	push	{r4, r5, r6, lr}
 800f000:	f1c2 0620 	rsb	r6, r2, #32
 800f004:	6843      	ldr	r3, [r0, #4]
 800f006:	6804      	ldr	r4, [r0, #0]
 800f008:	fa03 f506 	lsl.w	r5, r3, r6
 800f00c:	432c      	orrs	r4, r5
 800f00e:	40d3      	lsrs	r3, r2
 800f010:	6004      	str	r4, [r0, #0]
 800f012:	f840 3f04 	str.w	r3, [r0, #4]!
 800f016:	4288      	cmp	r0, r1
 800f018:	d3f4      	bcc.n	800f004 <L_shift+0xc>
 800f01a:	bd70      	pop	{r4, r5, r6, pc}

0800f01c <__match>:
 800f01c:	b530      	push	{r4, r5, lr}
 800f01e:	6803      	ldr	r3, [r0, #0]
 800f020:	3301      	adds	r3, #1
 800f022:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f026:	b914      	cbnz	r4, 800f02e <__match+0x12>
 800f028:	6003      	str	r3, [r0, #0]
 800f02a:	2001      	movs	r0, #1
 800f02c:	bd30      	pop	{r4, r5, pc}
 800f02e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f032:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f036:	2d19      	cmp	r5, #25
 800f038:	bf98      	it	ls
 800f03a:	3220      	addls	r2, #32
 800f03c:	42a2      	cmp	r2, r4
 800f03e:	d0f0      	beq.n	800f022 <__match+0x6>
 800f040:	2000      	movs	r0, #0
 800f042:	e7f3      	b.n	800f02c <__match+0x10>

0800f044 <__hexnan>:
 800f044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f048:	680b      	ldr	r3, [r1, #0]
 800f04a:	6801      	ldr	r1, [r0, #0]
 800f04c:	115f      	asrs	r7, r3, #5
 800f04e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800f052:	f013 031f 	ands.w	r3, r3, #31
 800f056:	b087      	sub	sp, #28
 800f058:	bf18      	it	ne
 800f05a:	3704      	addne	r7, #4
 800f05c:	2500      	movs	r5, #0
 800f05e:	1f3e      	subs	r6, r7, #4
 800f060:	4682      	mov	sl, r0
 800f062:	4690      	mov	r8, r2
 800f064:	9301      	str	r3, [sp, #4]
 800f066:	f847 5c04 	str.w	r5, [r7, #-4]
 800f06a:	46b1      	mov	r9, r6
 800f06c:	4634      	mov	r4, r6
 800f06e:	9502      	str	r5, [sp, #8]
 800f070:	46ab      	mov	fp, r5
 800f072:	784a      	ldrb	r2, [r1, #1]
 800f074:	1c4b      	adds	r3, r1, #1
 800f076:	9303      	str	r3, [sp, #12]
 800f078:	b342      	cbz	r2, 800f0cc <__hexnan+0x88>
 800f07a:	4610      	mov	r0, r2
 800f07c:	9105      	str	r1, [sp, #20]
 800f07e:	9204      	str	r2, [sp, #16]
 800f080:	f7ff fd84 	bl	800eb8c <__hexdig_fun>
 800f084:	2800      	cmp	r0, #0
 800f086:	d143      	bne.n	800f110 <__hexnan+0xcc>
 800f088:	9a04      	ldr	r2, [sp, #16]
 800f08a:	9905      	ldr	r1, [sp, #20]
 800f08c:	2a20      	cmp	r2, #32
 800f08e:	d818      	bhi.n	800f0c2 <__hexnan+0x7e>
 800f090:	9b02      	ldr	r3, [sp, #8]
 800f092:	459b      	cmp	fp, r3
 800f094:	dd13      	ble.n	800f0be <__hexnan+0x7a>
 800f096:	454c      	cmp	r4, r9
 800f098:	d206      	bcs.n	800f0a8 <__hexnan+0x64>
 800f09a:	2d07      	cmp	r5, #7
 800f09c:	dc04      	bgt.n	800f0a8 <__hexnan+0x64>
 800f09e:	462a      	mov	r2, r5
 800f0a0:	4649      	mov	r1, r9
 800f0a2:	4620      	mov	r0, r4
 800f0a4:	f7ff ffa8 	bl	800eff8 <L_shift>
 800f0a8:	4544      	cmp	r4, r8
 800f0aa:	d944      	bls.n	800f136 <__hexnan+0xf2>
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	f1a4 0904 	sub.w	r9, r4, #4
 800f0b2:	f844 3c04 	str.w	r3, [r4, #-4]
 800f0b6:	f8cd b008 	str.w	fp, [sp, #8]
 800f0ba:	464c      	mov	r4, r9
 800f0bc:	461d      	mov	r5, r3
 800f0be:	9903      	ldr	r1, [sp, #12]
 800f0c0:	e7d7      	b.n	800f072 <__hexnan+0x2e>
 800f0c2:	2a29      	cmp	r2, #41	; 0x29
 800f0c4:	d14a      	bne.n	800f15c <__hexnan+0x118>
 800f0c6:	3102      	adds	r1, #2
 800f0c8:	f8ca 1000 	str.w	r1, [sl]
 800f0cc:	f1bb 0f00 	cmp.w	fp, #0
 800f0d0:	d044      	beq.n	800f15c <__hexnan+0x118>
 800f0d2:	454c      	cmp	r4, r9
 800f0d4:	d206      	bcs.n	800f0e4 <__hexnan+0xa0>
 800f0d6:	2d07      	cmp	r5, #7
 800f0d8:	dc04      	bgt.n	800f0e4 <__hexnan+0xa0>
 800f0da:	462a      	mov	r2, r5
 800f0dc:	4649      	mov	r1, r9
 800f0de:	4620      	mov	r0, r4
 800f0e0:	f7ff ff8a 	bl	800eff8 <L_shift>
 800f0e4:	4544      	cmp	r4, r8
 800f0e6:	d928      	bls.n	800f13a <__hexnan+0xf6>
 800f0e8:	4643      	mov	r3, r8
 800f0ea:	f854 2b04 	ldr.w	r2, [r4], #4
 800f0ee:	f843 2b04 	str.w	r2, [r3], #4
 800f0f2:	42a6      	cmp	r6, r4
 800f0f4:	d2f9      	bcs.n	800f0ea <__hexnan+0xa6>
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	f843 2b04 	str.w	r2, [r3], #4
 800f0fc:	429e      	cmp	r6, r3
 800f0fe:	d2fb      	bcs.n	800f0f8 <__hexnan+0xb4>
 800f100:	6833      	ldr	r3, [r6, #0]
 800f102:	b91b      	cbnz	r3, 800f10c <__hexnan+0xc8>
 800f104:	4546      	cmp	r6, r8
 800f106:	d127      	bne.n	800f158 <__hexnan+0x114>
 800f108:	2301      	movs	r3, #1
 800f10a:	6033      	str	r3, [r6, #0]
 800f10c:	2005      	movs	r0, #5
 800f10e:	e026      	b.n	800f15e <__hexnan+0x11a>
 800f110:	3501      	adds	r5, #1
 800f112:	2d08      	cmp	r5, #8
 800f114:	f10b 0b01 	add.w	fp, fp, #1
 800f118:	dd06      	ble.n	800f128 <__hexnan+0xe4>
 800f11a:	4544      	cmp	r4, r8
 800f11c:	d9cf      	bls.n	800f0be <__hexnan+0x7a>
 800f11e:	2300      	movs	r3, #0
 800f120:	f844 3c04 	str.w	r3, [r4, #-4]
 800f124:	2501      	movs	r5, #1
 800f126:	3c04      	subs	r4, #4
 800f128:	6822      	ldr	r2, [r4, #0]
 800f12a:	f000 000f 	and.w	r0, r0, #15
 800f12e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f132:	6020      	str	r0, [r4, #0]
 800f134:	e7c3      	b.n	800f0be <__hexnan+0x7a>
 800f136:	2508      	movs	r5, #8
 800f138:	e7c1      	b.n	800f0be <__hexnan+0x7a>
 800f13a:	9b01      	ldr	r3, [sp, #4]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d0df      	beq.n	800f100 <__hexnan+0xbc>
 800f140:	f04f 32ff 	mov.w	r2, #4294967295
 800f144:	f1c3 0320 	rsb	r3, r3, #32
 800f148:	fa22 f303 	lsr.w	r3, r2, r3
 800f14c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800f150:	401a      	ands	r2, r3
 800f152:	f847 2c04 	str.w	r2, [r7, #-4]
 800f156:	e7d3      	b.n	800f100 <__hexnan+0xbc>
 800f158:	3e04      	subs	r6, #4
 800f15a:	e7d1      	b.n	800f100 <__hexnan+0xbc>
 800f15c:	2004      	movs	r0, #4
 800f15e:	b007      	add	sp, #28
 800f160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f164 <__locale_ctype_ptr_l>:
 800f164:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800f168:	4770      	bx	lr

0800f16a <__localeconv_l>:
 800f16a:	30f0      	adds	r0, #240	; 0xf0
 800f16c:	4770      	bx	lr
	...

0800f170 <_localeconv_r>:
 800f170:	4b04      	ldr	r3, [pc, #16]	; (800f184 <_localeconv_r+0x14>)
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	6a18      	ldr	r0, [r3, #32]
 800f176:	4b04      	ldr	r3, [pc, #16]	; (800f188 <_localeconv_r+0x18>)
 800f178:	2800      	cmp	r0, #0
 800f17a:	bf08      	it	eq
 800f17c:	4618      	moveq	r0, r3
 800f17e:	30f0      	adds	r0, #240	; 0xf0
 800f180:	4770      	bx	lr
 800f182:	bf00      	nop
 800f184:	2000017c 	.word	0x2000017c
 800f188:	200001e0 	.word	0x200001e0

0800f18c <__ascii_mbtowc>:
 800f18c:	b082      	sub	sp, #8
 800f18e:	b901      	cbnz	r1, 800f192 <__ascii_mbtowc+0x6>
 800f190:	a901      	add	r1, sp, #4
 800f192:	b142      	cbz	r2, 800f1a6 <__ascii_mbtowc+0x1a>
 800f194:	b14b      	cbz	r3, 800f1aa <__ascii_mbtowc+0x1e>
 800f196:	7813      	ldrb	r3, [r2, #0]
 800f198:	600b      	str	r3, [r1, #0]
 800f19a:	7812      	ldrb	r2, [r2, #0]
 800f19c:	1c10      	adds	r0, r2, #0
 800f19e:	bf18      	it	ne
 800f1a0:	2001      	movne	r0, #1
 800f1a2:	b002      	add	sp, #8
 800f1a4:	4770      	bx	lr
 800f1a6:	4610      	mov	r0, r2
 800f1a8:	e7fb      	b.n	800f1a2 <__ascii_mbtowc+0x16>
 800f1aa:	f06f 0001 	mvn.w	r0, #1
 800f1ae:	e7f8      	b.n	800f1a2 <__ascii_mbtowc+0x16>

0800f1b0 <memcpy>:
 800f1b0:	b510      	push	{r4, lr}
 800f1b2:	1e43      	subs	r3, r0, #1
 800f1b4:	440a      	add	r2, r1
 800f1b6:	4291      	cmp	r1, r2
 800f1b8:	d100      	bne.n	800f1bc <memcpy+0xc>
 800f1ba:	bd10      	pop	{r4, pc}
 800f1bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f1c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f1c4:	e7f7      	b.n	800f1b6 <memcpy+0x6>

0800f1c6 <__malloc_lock>:
 800f1c6:	4770      	bx	lr

0800f1c8 <__malloc_unlock>:
 800f1c8:	4770      	bx	lr

0800f1ca <_Balloc>:
 800f1ca:	b570      	push	{r4, r5, r6, lr}
 800f1cc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f1ce:	4604      	mov	r4, r0
 800f1d0:	460e      	mov	r6, r1
 800f1d2:	b93d      	cbnz	r5, 800f1e4 <_Balloc+0x1a>
 800f1d4:	2010      	movs	r0, #16
 800f1d6:	f7fd f863 	bl	800c2a0 <malloc>
 800f1da:	6260      	str	r0, [r4, #36]	; 0x24
 800f1dc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f1e0:	6005      	str	r5, [r0, #0]
 800f1e2:	60c5      	str	r5, [r0, #12]
 800f1e4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f1e6:	68eb      	ldr	r3, [r5, #12]
 800f1e8:	b183      	cbz	r3, 800f20c <_Balloc+0x42>
 800f1ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f1ec:	68db      	ldr	r3, [r3, #12]
 800f1ee:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f1f2:	b9b8      	cbnz	r0, 800f224 <_Balloc+0x5a>
 800f1f4:	2101      	movs	r1, #1
 800f1f6:	fa01 f506 	lsl.w	r5, r1, r6
 800f1fa:	1d6a      	adds	r2, r5, #5
 800f1fc:	0092      	lsls	r2, r2, #2
 800f1fe:	4620      	mov	r0, r4
 800f200:	f000 fbe1 	bl	800f9c6 <_calloc_r>
 800f204:	b160      	cbz	r0, 800f220 <_Balloc+0x56>
 800f206:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f20a:	e00e      	b.n	800f22a <_Balloc+0x60>
 800f20c:	2221      	movs	r2, #33	; 0x21
 800f20e:	2104      	movs	r1, #4
 800f210:	4620      	mov	r0, r4
 800f212:	f000 fbd8 	bl	800f9c6 <_calloc_r>
 800f216:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f218:	60e8      	str	r0, [r5, #12]
 800f21a:	68db      	ldr	r3, [r3, #12]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d1e4      	bne.n	800f1ea <_Balloc+0x20>
 800f220:	2000      	movs	r0, #0
 800f222:	bd70      	pop	{r4, r5, r6, pc}
 800f224:	6802      	ldr	r2, [r0, #0]
 800f226:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f22a:	2300      	movs	r3, #0
 800f22c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f230:	e7f7      	b.n	800f222 <_Balloc+0x58>

0800f232 <_Bfree>:
 800f232:	b570      	push	{r4, r5, r6, lr}
 800f234:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f236:	4606      	mov	r6, r0
 800f238:	460d      	mov	r5, r1
 800f23a:	b93c      	cbnz	r4, 800f24c <_Bfree+0x1a>
 800f23c:	2010      	movs	r0, #16
 800f23e:	f7fd f82f 	bl	800c2a0 <malloc>
 800f242:	6270      	str	r0, [r6, #36]	; 0x24
 800f244:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f248:	6004      	str	r4, [r0, #0]
 800f24a:	60c4      	str	r4, [r0, #12]
 800f24c:	b13d      	cbz	r5, 800f25e <_Bfree+0x2c>
 800f24e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f250:	686a      	ldr	r2, [r5, #4]
 800f252:	68db      	ldr	r3, [r3, #12]
 800f254:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f258:	6029      	str	r1, [r5, #0]
 800f25a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f25e:	bd70      	pop	{r4, r5, r6, pc}

0800f260 <__multadd>:
 800f260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f264:	690d      	ldr	r5, [r1, #16]
 800f266:	461f      	mov	r7, r3
 800f268:	4606      	mov	r6, r0
 800f26a:	460c      	mov	r4, r1
 800f26c:	f101 0c14 	add.w	ip, r1, #20
 800f270:	2300      	movs	r3, #0
 800f272:	f8dc 0000 	ldr.w	r0, [ip]
 800f276:	b281      	uxth	r1, r0
 800f278:	fb02 7101 	mla	r1, r2, r1, r7
 800f27c:	0c0f      	lsrs	r7, r1, #16
 800f27e:	0c00      	lsrs	r0, r0, #16
 800f280:	fb02 7000 	mla	r0, r2, r0, r7
 800f284:	b289      	uxth	r1, r1
 800f286:	3301      	adds	r3, #1
 800f288:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f28c:	429d      	cmp	r5, r3
 800f28e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f292:	f84c 1b04 	str.w	r1, [ip], #4
 800f296:	dcec      	bgt.n	800f272 <__multadd+0x12>
 800f298:	b1d7      	cbz	r7, 800f2d0 <__multadd+0x70>
 800f29a:	68a3      	ldr	r3, [r4, #8]
 800f29c:	42ab      	cmp	r3, r5
 800f29e:	dc12      	bgt.n	800f2c6 <__multadd+0x66>
 800f2a0:	6861      	ldr	r1, [r4, #4]
 800f2a2:	4630      	mov	r0, r6
 800f2a4:	3101      	adds	r1, #1
 800f2a6:	f7ff ff90 	bl	800f1ca <_Balloc>
 800f2aa:	6922      	ldr	r2, [r4, #16]
 800f2ac:	3202      	adds	r2, #2
 800f2ae:	f104 010c 	add.w	r1, r4, #12
 800f2b2:	4680      	mov	r8, r0
 800f2b4:	0092      	lsls	r2, r2, #2
 800f2b6:	300c      	adds	r0, #12
 800f2b8:	f7ff ff7a 	bl	800f1b0 <memcpy>
 800f2bc:	4621      	mov	r1, r4
 800f2be:	4630      	mov	r0, r6
 800f2c0:	f7ff ffb7 	bl	800f232 <_Bfree>
 800f2c4:	4644      	mov	r4, r8
 800f2c6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f2ca:	3501      	adds	r5, #1
 800f2cc:	615f      	str	r7, [r3, #20]
 800f2ce:	6125      	str	r5, [r4, #16]
 800f2d0:	4620      	mov	r0, r4
 800f2d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f2d6 <__s2b>:
 800f2d6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2da:	460c      	mov	r4, r1
 800f2dc:	4615      	mov	r5, r2
 800f2de:	461f      	mov	r7, r3
 800f2e0:	2209      	movs	r2, #9
 800f2e2:	3308      	adds	r3, #8
 800f2e4:	4606      	mov	r6, r0
 800f2e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f2ea:	2100      	movs	r1, #0
 800f2ec:	2201      	movs	r2, #1
 800f2ee:	429a      	cmp	r2, r3
 800f2f0:	db20      	blt.n	800f334 <__s2b+0x5e>
 800f2f2:	4630      	mov	r0, r6
 800f2f4:	f7ff ff69 	bl	800f1ca <_Balloc>
 800f2f8:	9b08      	ldr	r3, [sp, #32]
 800f2fa:	6143      	str	r3, [r0, #20]
 800f2fc:	2d09      	cmp	r5, #9
 800f2fe:	f04f 0301 	mov.w	r3, #1
 800f302:	6103      	str	r3, [r0, #16]
 800f304:	dd19      	ble.n	800f33a <__s2b+0x64>
 800f306:	f104 0809 	add.w	r8, r4, #9
 800f30a:	46c1      	mov	r9, r8
 800f30c:	442c      	add	r4, r5
 800f30e:	f819 3b01 	ldrb.w	r3, [r9], #1
 800f312:	4601      	mov	r1, r0
 800f314:	3b30      	subs	r3, #48	; 0x30
 800f316:	220a      	movs	r2, #10
 800f318:	4630      	mov	r0, r6
 800f31a:	f7ff ffa1 	bl	800f260 <__multadd>
 800f31e:	45a1      	cmp	r9, r4
 800f320:	d1f5      	bne.n	800f30e <__s2b+0x38>
 800f322:	eb08 0405 	add.w	r4, r8, r5
 800f326:	3c08      	subs	r4, #8
 800f328:	1b2d      	subs	r5, r5, r4
 800f32a:	1963      	adds	r3, r4, r5
 800f32c:	42bb      	cmp	r3, r7
 800f32e:	db07      	blt.n	800f340 <__s2b+0x6a>
 800f330:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f334:	0052      	lsls	r2, r2, #1
 800f336:	3101      	adds	r1, #1
 800f338:	e7d9      	b.n	800f2ee <__s2b+0x18>
 800f33a:	340a      	adds	r4, #10
 800f33c:	2509      	movs	r5, #9
 800f33e:	e7f3      	b.n	800f328 <__s2b+0x52>
 800f340:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f344:	4601      	mov	r1, r0
 800f346:	3b30      	subs	r3, #48	; 0x30
 800f348:	220a      	movs	r2, #10
 800f34a:	4630      	mov	r0, r6
 800f34c:	f7ff ff88 	bl	800f260 <__multadd>
 800f350:	e7eb      	b.n	800f32a <__s2b+0x54>

0800f352 <__hi0bits>:
 800f352:	0c02      	lsrs	r2, r0, #16
 800f354:	0412      	lsls	r2, r2, #16
 800f356:	4603      	mov	r3, r0
 800f358:	b9b2      	cbnz	r2, 800f388 <__hi0bits+0x36>
 800f35a:	0403      	lsls	r3, r0, #16
 800f35c:	2010      	movs	r0, #16
 800f35e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f362:	bf04      	itt	eq
 800f364:	021b      	lsleq	r3, r3, #8
 800f366:	3008      	addeq	r0, #8
 800f368:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f36c:	bf04      	itt	eq
 800f36e:	011b      	lsleq	r3, r3, #4
 800f370:	3004      	addeq	r0, #4
 800f372:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f376:	bf04      	itt	eq
 800f378:	009b      	lsleq	r3, r3, #2
 800f37a:	3002      	addeq	r0, #2
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	db06      	blt.n	800f38e <__hi0bits+0x3c>
 800f380:	005b      	lsls	r3, r3, #1
 800f382:	d503      	bpl.n	800f38c <__hi0bits+0x3a>
 800f384:	3001      	adds	r0, #1
 800f386:	4770      	bx	lr
 800f388:	2000      	movs	r0, #0
 800f38a:	e7e8      	b.n	800f35e <__hi0bits+0xc>
 800f38c:	2020      	movs	r0, #32
 800f38e:	4770      	bx	lr

0800f390 <__lo0bits>:
 800f390:	6803      	ldr	r3, [r0, #0]
 800f392:	f013 0207 	ands.w	r2, r3, #7
 800f396:	4601      	mov	r1, r0
 800f398:	d00b      	beq.n	800f3b2 <__lo0bits+0x22>
 800f39a:	07da      	lsls	r2, r3, #31
 800f39c:	d423      	bmi.n	800f3e6 <__lo0bits+0x56>
 800f39e:	0798      	lsls	r0, r3, #30
 800f3a0:	bf49      	itett	mi
 800f3a2:	085b      	lsrmi	r3, r3, #1
 800f3a4:	089b      	lsrpl	r3, r3, #2
 800f3a6:	2001      	movmi	r0, #1
 800f3a8:	600b      	strmi	r3, [r1, #0]
 800f3aa:	bf5c      	itt	pl
 800f3ac:	600b      	strpl	r3, [r1, #0]
 800f3ae:	2002      	movpl	r0, #2
 800f3b0:	4770      	bx	lr
 800f3b2:	b298      	uxth	r0, r3
 800f3b4:	b9a8      	cbnz	r0, 800f3e2 <__lo0bits+0x52>
 800f3b6:	0c1b      	lsrs	r3, r3, #16
 800f3b8:	2010      	movs	r0, #16
 800f3ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f3be:	bf04      	itt	eq
 800f3c0:	0a1b      	lsreq	r3, r3, #8
 800f3c2:	3008      	addeq	r0, #8
 800f3c4:	071a      	lsls	r2, r3, #28
 800f3c6:	bf04      	itt	eq
 800f3c8:	091b      	lsreq	r3, r3, #4
 800f3ca:	3004      	addeq	r0, #4
 800f3cc:	079a      	lsls	r2, r3, #30
 800f3ce:	bf04      	itt	eq
 800f3d0:	089b      	lsreq	r3, r3, #2
 800f3d2:	3002      	addeq	r0, #2
 800f3d4:	07da      	lsls	r2, r3, #31
 800f3d6:	d402      	bmi.n	800f3de <__lo0bits+0x4e>
 800f3d8:	085b      	lsrs	r3, r3, #1
 800f3da:	d006      	beq.n	800f3ea <__lo0bits+0x5a>
 800f3dc:	3001      	adds	r0, #1
 800f3de:	600b      	str	r3, [r1, #0]
 800f3e0:	4770      	bx	lr
 800f3e2:	4610      	mov	r0, r2
 800f3e4:	e7e9      	b.n	800f3ba <__lo0bits+0x2a>
 800f3e6:	2000      	movs	r0, #0
 800f3e8:	4770      	bx	lr
 800f3ea:	2020      	movs	r0, #32
 800f3ec:	4770      	bx	lr

0800f3ee <__i2b>:
 800f3ee:	b510      	push	{r4, lr}
 800f3f0:	460c      	mov	r4, r1
 800f3f2:	2101      	movs	r1, #1
 800f3f4:	f7ff fee9 	bl	800f1ca <_Balloc>
 800f3f8:	2201      	movs	r2, #1
 800f3fa:	6144      	str	r4, [r0, #20]
 800f3fc:	6102      	str	r2, [r0, #16]
 800f3fe:	bd10      	pop	{r4, pc}

0800f400 <__multiply>:
 800f400:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f404:	4614      	mov	r4, r2
 800f406:	690a      	ldr	r2, [r1, #16]
 800f408:	6923      	ldr	r3, [r4, #16]
 800f40a:	429a      	cmp	r2, r3
 800f40c:	bfb8      	it	lt
 800f40e:	460b      	movlt	r3, r1
 800f410:	4688      	mov	r8, r1
 800f412:	bfbc      	itt	lt
 800f414:	46a0      	movlt	r8, r4
 800f416:	461c      	movlt	r4, r3
 800f418:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f41c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f420:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f424:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f428:	eb07 0609 	add.w	r6, r7, r9
 800f42c:	42b3      	cmp	r3, r6
 800f42e:	bfb8      	it	lt
 800f430:	3101      	addlt	r1, #1
 800f432:	f7ff feca 	bl	800f1ca <_Balloc>
 800f436:	f100 0514 	add.w	r5, r0, #20
 800f43a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f43e:	462b      	mov	r3, r5
 800f440:	2200      	movs	r2, #0
 800f442:	4573      	cmp	r3, lr
 800f444:	d316      	bcc.n	800f474 <__multiply+0x74>
 800f446:	f104 0214 	add.w	r2, r4, #20
 800f44a:	f108 0114 	add.w	r1, r8, #20
 800f44e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f452:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f456:	9300      	str	r3, [sp, #0]
 800f458:	9b00      	ldr	r3, [sp, #0]
 800f45a:	9201      	str	r2, [sp, #4]
 800f45c:	4293      	cmp	r3, r2
 800f45e:	d80c      	bhi.n	800f47a <__multiply+0x7a>
 800f460:	2e00      	cmp	r6, #0
 800f462:	dd03      	ble.n	800f46c <__multiply+0x6c>
 800f464:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d05d      	beq.n	800f528 <__multiply+0x128>
 800f46c:	6106      	str	r6, [r0, #16]
 800f46e:	b003      	add	sp, #12
 800f470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f474:	f843 2b04 	str.w	r2, [r3], #4
 800f478:	e7e3      	b.n	800f442 <__multiply+0x42>
 800f47a:	f8b2 b000 	ldrh.w	fp, [r2]
 800f47e:	f1bb 0f00 	cmp.w	fp, #0
 800f482:	d023      	beq.n	800f4cc <__multiply+0xcc>
 800f484:	4689      	mov	r9, r1
 800f486:	46ac      	mov	ip, r5
 800f488:	f04f 0800 	mov.w	r8, #0
 800f48c:	f859 4b04 	ldr.w	r4, [r9], #4
 800f490:	f8dc a000 	ldr.w	sl, [ip]
 800f494:	b2a3      	uxth	r3, r4
 800f496:	fa1f fa8a 	uxth.w	sl, sl
 800f49a:	fb0b a303 	mla	r3, fp, r3, sl
 800f49e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f4a2:	f8dc 4000 	ldr.w	r4, [ip]
 800f4a6:	4443      	add	r3, r8
 800f4a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f4ac:	fb0b 840a 	mla	r4, fp, sl, r8
 800f4b0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f4b4:	46e2      	mov	sl, ip
 800f4b6:	b29b      	uxth	r3, r3
 800f4b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f4bc:	454f      	cmp	r7, r9
 800f4be:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f4c2:	f84a 3b04 	str.w	r3, [sl], #4
 800f4c6:	d82b      	bhi.n	800f520 <__multiply+0x120>
 800f4c8:	f8cc 8004 	str.w	r8, [ip, #4]
 800f4cc:	9b01      	ldr	r3, [sp, #4]
 800f4ce:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f4d2:	3204      	adds	r2, #4
 800f4d4:	f1ba 0f00 	cmp.w	sl, #0
 800f4d8:	d020      	beq.n	800f51c <__multiply+0x11c>
 800f4da:	682b      	ldr	r3, [r5, #0]
 800f4dc:	4689      	mov	r9, r1
 800f4de:	46a8      	mov	r8, r5
 800f4e0:	f04f 0b00 	mov.w	fp, #0
 800f4e4:	f8b9 c000 	ldrh.w	ip, [r9]
 800f4e8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f4ec:	fb0a 440c 	mla	r4, sl, ip, r4
 800f4f0:	445c      	add	r4, fp
 800f4f2:	46c4      	mov	ip, r8
 800f4f4:	b29b      	uxth	r3, r3
 800f4f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f4fa:	f84c 3b04 	str.w	r3, [ip], #4
 800f4fe:	f859 3b04 	ldr.w	r3, [r9], #4
 800f502:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f506:	0c1b      	lsrs	r3, r3, #16
 800f508:	fb0a b303 	mla	r3, sl, r3, fp
 800f50c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f510:	454f      	cmp	r7, r9
 800f512:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f516:	d805      	bhi.n	800f524 <__multiply+0x124>
 800f518:	f8c8 3004 	str.w	r3, [r8, #4]
 800f51c:	3504      	adds	r5, #4
 800f51e:	e79b      	b.n	800f458 <__multiply+0x58>
 800f520:	46d4      	mov	ip, sl
 800f522:	e7b3      	b.n	800f48c <__multiply+0x8c>
 800f524:	46e0      	mov	r8, ip
 800f526:	e7dd      	b.n	800f4e4 <__multiply+0xe4>
 800f528:	3e01      	subs	r6, #1
 800f52a:	e799      	b.n	800f460 <__multiply+0x60>

0800f52c <__pow5mult>:
 800f52c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f530:	4615      	mov	r5, r2
 800f532:	f012 0203 	ands.w	r2, r2, #3
 800f536:	4606      	mov	r6, r0
 800f538:	460f      	mov	r7, r1
 800f53a:	d007      	beq.n	800f54c <__pow5mult+0x20>
 800f53c:	3a01      	subs	r2, #1
 800f53e:	4c21      	ldr	r4, [pc, #132]	; (800f5c4 <__pow5mult+0x98>)
 800f540:	2300      	movs	r3, #0
 800f542:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f546:	f7ff fe8b 	bl	800f260 <__multadd>
 800f54a:	4607      	mov	r7, r0
 800f54c:	10ad      	asrs	r5, r5, #2
 800f54e:	d035      	beq.n	800f5bc <__pow5mult+0x90>
 800f550:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f552:	b93c      	cbnz	r4, 800f564 <__pow5mult+0x38>
 800f554:	2010      	movs	r0, #16
 800f556:	f7fc fea3 	bl	800c2a0 <malloc>
 800f55a:	6270      	str	r0, [r6, #36]	; 0x24
 800f55c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f560:	6004      	str	r4, [r0, #0]
 800f562:	60c4      	str	r4, [r0, #12]
 800f564:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f568:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f56c:	b94c      	cbnz	r4, 800f582 <__pow5mult+0x56>
 800f56e:	f240 2171 	movw	r1, #625	; 0x271
 800f572:	4630      	mov	r0, r6
 800f574:	f7ff ff3b 	bl	800f3ee <__i2b>
 800f578:	2300      	movs	r3, #0
 800f57a:	f8c8 0008 	str.w	r0, [r8, #8]
 800f57e:	4604      	mov	r4, r0
 800f580:	6003      	str	r3, [r0, #0]
 800f582:	f04f 0800 	mov.w	r8, #0
 800f586:	07eb      	lsls	r3, r5, #31
 800f588:	d50a      	bpl.n	800f5a0 <__pow5mult+0x74>
 800f58a:	4639      	mov	r1, r7
 800f58c:	4622      	mov	r2, r4
 800f58e:	4630      	mov	r0, r6
 800f590:	f7ff ff36 	bl	800f400 <__multiply>
 800f594:	4639      	mov	r1, r7
 800f596:	4681      	mov	r9, r0
 800f598:	4630      	mov	r0, r6
 800f59a:	f7ff fe4a 	bl	800f232 <_Bfree>
 800f59e:	464f      	mov	r7, r9
 800f5a0:	106d      	asrs	r5, r5, #1
 800f5a2:	d00b      	beq.n	800f5bc <__pow5mult+0x90>
 800f5a4:	6820      	ldr	r0, [r4, #0]
 800f5a6:	b938      	cbnz	r0, 800f5b8 <__pow5mult+0x8c>
 800f5a8:	4622      	mov	r2, r4
 800f5aa:	4621      	mov	r1, r4
 800f5ac:	4630      	mov	r0, r6
 800f5ae:	f7ff ff27 	bl	800f400 <__multiply>
 800f5b2:	6020      	str	r0, [r4, #0]
 800f5b4:	f8c0 8000 	str.w	r8, [r0]
 800f5b8:	4604      	mov	r4, r0
 800f5ba:	e7e4      	b.n	800f586 <__pow5mult+0x5a>
 800f5bc:	4638      	mov	r0, r7
 800f5be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5c2:	bf00      	nop
 800f5c4:	08010298 	.word	0x08010298

0800f5c8 <__lshift>:
 800f5c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f5cc:	460c      	mov	r4, r1
 800f5ce:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f5d2:	6923      	ldr	r3, [r4, #16]
 800f5d4:	6849      	ldr	r1, [r1, #4]
 800f5d6:	eb0a 0903 	add.w	r9, sl, r3
 800f5da:	68a3      	ldr	r3, [r4, #8]
 800f5dc:	4607      	mov	r7, r0
 800f5de:	4616      	mov	r6, r2
 800f5e0:	f109 0501 	add.w	r5, r9, #1
 800f5e4:	42ab      	cmp	r3, r5
 800f5e6:	db32      	blt.n	800f64e <__lshift+0x86>
 800f5e8:	4638      	mov	r0, r7
 800f5ea:	f7ff fdee 	bl	800f1ca <_Balloc>
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	4680      	mov	r8, r0
 800f5f2:	f100 0114 	add.w	r1, r0, #20
 800f5f6:	461a      	mov	r2, r3
 800f5f8:	4553      	cmp	r3, sl
 800f5fa:	db2b      	blt.n	800f654 <__lshift+0x8c>
 800f5fc:	6920      	ldr	r0, [r4, #16]
 800f5fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f602:	f104 0314 	add.w	r3, r4, #20
 800f606:	f016 021f 	ands.w	r2, r6, #31
 800f60a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f60e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f612:	d025      	beq.n	800f660 <__lshift+0x98>
 800f614:	f1c2 0e20 	rsb	lr, r2, #32
 800f618:	2000      	movs	r0, #0
 800f61a:	681e      	ldr	r6, [r3, #0]
 800f61c:	468a      	mov	sl, r1
 800f61e:	4096      	lsls	r6, r2
 800f620:	4330      	orrs	r0, r6
 800f622:	f84a 0b04 	str.w	r0, [sl], #4
 800f626:	f853 0b04 	ldr.w	r0, [r3], #4
 800f62a:	459c      	cmp	ip, r3
 800f62c:	fa20 f00e 	lsr.w	r0, r0, lr
 800f630:	d814      	bhi.n	800f65c <__lshift+0x94>
 800f632:	6048      	str	r0, [r1, #4]
 800f634:	b108      	cbz	r0, 800f63a <__lshift+0x72>
 800f636:	f109 0502 	add.w	r5, r9, #2
 800f63a:	3d01      	subs	r5, #1
 800f63c:	4638      	mov	r0, r7
 800f63e:	f8c8 5010 	str.w	r5, [r8, #16]
 800f642:	4621      	mov	r1, r4
 800f644:	f7ff fdf5 	bl	800f232 <_Bfree>
 800f648:	4640      	mov	r0, r8
 800f64a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f64e:	3101      	adds	r1, #1
 800f650:	005b      	lsls	r3, r3, #1
 800f652:	e7c7      	b.n	800f5e4 <__lshift+0x1c>
 800f654:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f658:	3301      	adds	r3, #1
 800f65a:	e7cd      	b.n	800f5f8 <__lshift+0x30>
 800f65c:	4651      	mov	r1, sl
 800f65e:	e7dc      	b.n	800f61a <__lshift+0x52>
 800f660:	3904      	subs	r1, #4
 800f662:	f853 2b04 	ldr.w	r2, [r3], #4
 800f666:	f841 2f04 	str.w	r2, [r1, #4]!
 800f66a:	459c      	cmp	ip, r3
 800f66c:	d8f9      	bhi.n	800f662 <__lshift+0x9a>
 800f66e:	e7e4      	b.n	800f63a <__lshift+0x72>

0800f670 <__mcmp>:
 800f670:	6903      	ldr	r3, [r0, #16]
 800f672:	690a      	ldr	r2, [r1, #16]
 800f674:	1a9b      	subs	r3, r3, r2
 800f676:	b530      	push	{r4, r5, lr}
 800f678:	d10c      	bne.n	800f694 <__mcmp+0x24>
 800f67a:	0092      	lsls	r2, r2, #2
 800f67c:	3014      	adds	r0, #20
 800f67e:	3114      	adds	r1, #20
 800f680:	1884      	adds	r4, r0, r2
 800f682:	4411      	add	r1, r2
 800f684:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f688:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f68c:	4295      	cmp	r5, r2
 800f68e:	d003      	beq.n	800f698 <__mcmp+0x28>
 800f690:	d305      	bcc.n	800f69e <__mcmp+0x2e>
 800f692:	2301      	movs	r3, #1
 800f694:	4618      	mov	r0, r3
 800f696:	bd30      	pop	{r4, r5, pc}
 800f698:	42a0      	cmp	r0, r4
 800f69a:	d3f3      	bcc.n	800f684 <__mcmp+0x14>
 800f69c:	e7fa      	b.n	800f694 <__mcmp+0x24>
 800f69e:	f04f 33ff 	mov.w	r3, #4294967295
 800f6a2:	e7f7      	b.n	800f694 <__mcmp+0x24>

0800f6a4 <__mdiff>:
 800f6a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6a8:	460d      	mov	r5, r1
 800f6aa:	4607      	mov	r7, r0
 800f6ac:	4611      	mov	r1, r2
 800f6ae:	4628      	mov	r0, r5
 800f6b0:	4614      	mov	r4, r2
 800f6b2:	f7ff ffdd 	bl	800f670 <__mcmp>
 800f6b6:	1e06      	subs	r6, r0, #0
 800f6b8:	d108      	bne.n	800f6cc <__mdiff+0x28>
 800f6ba:	4631      	mov	r1, r6
 800f6bc:	4638      	mov	r0, r7
 800f6be:	f7ff fd84 	bl	800f1ca <_Balloc>
 800f6c2:	2301      	movs	r3, #1
 800f6c4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f6c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6cc:	bfa4      	itt	ge
 800f6ce:	4623      	movge	r3, r4
 800f6d0:	462c      	movge	r4, r5
 800f6d2:	4638      	mov	r0, r7
 800f6d4:	6861      	ldr	r1, [r4, #4]
 800f6d6:	bfa6      	itte	ge
 800f6d8:	461d      	movge	r5, r3
 800f6da:	2600      	movge	r6, #0
 800f6dc:	2601      	movlt	r6, #1
 800f6de:	f7ff fd74 	bl	800f1ca <_Balloc>
 800f6e2:	692b      	ldr	r3, [r5, #16]
 800f6e4:	60c6      	str	r6, [r0, #12]
 800f6e6:	6926      	ldr	r6, [r4, #16]
 800f6e8:	f105 0914 	add.w	r9, r5, #20
 800f6ec:	f104 0214 	add.w	r2, r4, #20
 800f6f0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800f6f4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800f6f8:	f100 0514 	add.w	r5, r0, #20
 800f6fc:	f04f 0e00 	mov.w	lr, #0
 800f700:	f852 ab04 	ldr.w	sl, [r2], #4
 800f704:	f859 4b04 	ldr.w	r4, [r9], #4
 800f708:	fa1e f18a 	uxtah	r1, lr, sl
 800f70c:	b2a3      	uxth	r3, r4
 800f70e:	1ac9      	subs	r1, r1, r3
 800f710:	0c23      	lsrs	r3, r4, #16
 800f712:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800f716:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f71a:	b289      	uxth	r1, r1
 800f71c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800f720:	45c8      	cmp	r8, r9
 800f722:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f726:	4694      	mov	ip, r2
 800f728:	f845 3b04 	str.w	r3, [r5], #4
 800f72c:	d8e8      	bhi.n	800f700 <__mdiff+0x5c>
 800f72e:	45bc      	cmp	ip, r7
 800f730:	d304      	bcc.n	800f73c <__mdiff+0x98>
 800f732:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800f736:	b183      	cbz	r3, 800f75a <__mdiff+0xb6>
 800f738:	6106      	str	r6, [r0, #16]
 800f73a:	e7c5      	b.n	800f6c8 <__mdiff+0x24>
 800f73c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f740:	fa1e f381 	uxtah	r3, lr, r1
 800f744:	141a      	asrs	r2, r3, #16
 800f746:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f74a:	b29b      	uxth	r3, r3
 800f74c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f750:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800f754:	f845 3b04 	str.w	r3, [r5], #4
 800f758:	e7e9      	b.n	800f72e <__mdiff+0x8a>
 800f75a:	3e01      	subs	r6, #1
 800f75c:	e7e9      	b.n	800f732 <__mdiff+0x8e>
	...

0800f760 <__ulp>:
 800f760:	4b12      	ldr	r3, [pc, #72]	; (800f7ac <__ulp+0x4c>)
 800f762:	ee10 2a90 	vmov	r2, s1
 800f766:	401a      	ands	r2, r3
 800f768:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	dd04      	ble.n	800f77a <__ulp+0x1a>
 800f770:	2000      	movs	r0, #0
 800f772:	4619      	mov	r1, r3
 800f774:	ec41 0b10 	vmov	d0, r0, r1
 800f778:	4770      	bx	lr
 800f77a:	425b      	negs	r3, r3
 800f77c:	151b      	asrs	r3, r3, #20
 800f77e:	2b13      	cmp	r3, #19
 800f780:	f04f 0000 	mov.w	r0, #0
 800f784:	f04f 0100 	mov.w	r1, #0
 800f788:	dc04      	bgt.n	800f794 <__ulp+0x34>
 800f78a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800f78e:	fa42 f103 	asr.w	r1, r2, r3
 800f792:	e7ef      	b.n	800f774 <__ulp+0x14>
 800f794:	3b14      	subs	r3, #20
 800f796:	2b1e      	cmp	r3, #30
 800f798:	f04f 0201 	mov.w	r2, #1
 800f79c:	bfda      	itte	le
 800f79e:	f1c3 031f 	rsble	r3, r3, #31
 800f7a2:	fa02 f303 	lslle.w	r3, r2, r3
 800f7a6:	4613      	movgt	r3, r2
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	e7e3      	b.n	800f774 <__ulp+0x14>
 800f7ac:	7ff00000 	.word	0x7ff00000

0800f7b0 <__b2d>:
 800f7b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7b2:	6905      	ldr	r5, [r0, #16]
 800f7b4:	f100 0714 	add.w	r7, r0, #20
 800f7b8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f7bc:	1f2e      	subs	r6, r5, #4
 800f7be:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f7c2:	4620      	mov	r0, r4
 800f7c4:	f7ff fdc5 	bl	800f352 <__hi0bits>
 800f7c8:	f1c0 0320 	rsb	r3, r0, #32
 800f7cc:	280a      	cmp	r0, #10
 800f7ce:	600b      	str	r3, [r1, #0]
 800f7d0:	f8df c074 	ldr.w	ip, [pc, #116]	; 800f848 <__b2d+0x98>
 800f7d4:	dc14      	bgt.n	800f800 <__b2d+0x50>
 800f7d6:	f1c0 0e0b 	rsb	lr, r0, #11
 800f7da:	fa24 f10e 	lsr.w	r1, r4, lr
 800f7de:	42b7      	cmp	r7, r6
 800f7e0:	ea41 030c 	orr.w	r3, r1, ip
 800f7e4:	bf34      	ite	cc
 800f7e6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f7ea:	2100      	movcs	r1, #0
 800f7ec:	3015      	adds	r0, #21
 800f7ee:	fa04 f000 	lsl.w	r0, r4, r0
 800f7f2:	fa21 f10e 	lsr.w	r1, r1, lr
 800f7f6:	ea40 0201 	orr.w	r2, r0, r1
 800f7fa:	ec43 2b10 	vmov	d0, r2, r3
 800f7fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f800:	42b7      	cmp	r7, r6
 800f802:	bf3a      	itte	cc
 800f804:	f1a5 0608 	subcc.w	r6, r5, #8
 800f808:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f80c:	2100      	movcs	r1, #0
 800f80e:	380b      	subs	r0, #11
 800f810:	d015      	beq.n	800f83e <__b2d+0x8e>
 800f812:	4084      	lsls	r4, r0
 800f814:	f1c0 0520 	rsb	r5, r0, #32
 800f818:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800f81c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800f820:	42be      	cmp	r6, r7
 800f822:	fa21 fc05 	lsr.w	ip, r1, r5
 800f826:	ea44 030c 	orr.w	r3, r4, ip
 800f82a:	bf8c      	ite	hi
 800f82c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f830:	2400      	movls	r4, #0
 800f832:	fa01 f000 	lsl.w	r0, r1, r0
 800f836:	40ec      	lsrs	r4, r5
 800f838:	ea40 0204 	orr.w	r2, r0, r4
 800f83c:	e7dd      	b.n	800f7fa <__b2d+0x4a>
 800f83e:	ea44 030c 	orr.w	r3, r4, ip
 800f842:	460a      	mov	r2, r1
 800f844:	e7d9      	b.n	800f7fa <__b2d+0x4a>
 800f846:	bf00      	nop
 800f848:	3ff00000 	.word	0x3ff00000

0800f84c <__d2b>:
 800f84c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f850:	460e      	mov	r6, r1
 800f852:	2101      	movs	r1, #1
 800f854:	ec59 8b10 	vmov	r8, r9, d0
 800f858:	4615      	mov	r5, r2
 800f85a:	f7ff fcb6 	bl	800f1ca <_Balloc>
 800f85e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f862:	4607      	mov	r7, r0
 800f864:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f868:	bb34      	cbnz	r4, 800f8b8 <__d2b+0x6c>
 800f86a:	9301      	str	r3, [sp, #4]
 800f86c:	f1b8 0300 	subs.w	r3, r8, #0
 800f870:	d027      	beq.n	800f8c2 <__d2b+0x76>
 800f872:	a802      	add	r0, sp, #8
 800f874:	f840 3d08 	str.w	r3, [r0, #-8]!
 800f878:	f7ff fd8a 	bl	800f390 <__lo0bits>
 800f87c:	9900      	ldr	r1, [sp, #0]
 800f87e:	b1f0      	cbz	r0, 800f8be <__d2b+0x72>
 800f880:	9a01      	ldr	r2, [sp, #4]
 800f882:	f1c0 0320 	rsb	r3, r0, #32
 800f886:	fa02 f303 	lsl.w	r3, r2, r3
 800f88a:	430b      	orrs	r3, r1
 800f88c:	40c2      	lsrs	r2, r0
 800f88e:	617b      	str	r3, [r7, #20]
 800f890:	9201      	str	r2, [sp, #4]
 800f892:	9b01      	ldr	r3, [sp, #4]
 800f894:	61bb      	str	r3, [r7, #24]
 800f896:	2b00      	cmp	r3, #0
 800f898:	bf14      	ite	ne
 800f89a:	2102      	movne	r1, #2
 800f89c:	2101      	moveq	r1, #1
 800f89e:	6139      	str	r1, [r7, #16]
 800f8a0:	b1c4      	cbz	r4, 800f8d4 <__d2b+0x88>
 800f8a2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800f8a6:	4404      	add	r4, r0
 800f8a8:	6034      	str	r4, [r6, #0]
 800f8aa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f8ae:	6028      	str	r0, [r5, #0]
 800f8b0:	4638      	mov	r0, r7
 800f8b2:	b003      	add	sp, #12
 800f8b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f8bc:	e7d5      	b.n	800f86a <__d2b+0x1e>
 800f8be:	6179      	str	r1, [r7, #20]
 800f8c0:	e7e7      	b.n	800f892 <__d2b+0x46>
 800f8c2:	a801      	add	r0, sp, #4
 800f8c4:	f7ff fd64 	bl	800f390 <__lo0bits>
 800f8c8:	9b01      	ldr	r3, [sp, #4]
 800f8ca:	617b      	str	r3, [r7, #20]
 800f8cc:	2101      	movs	r1, #1
 800f8ce:	6139      	str	r1, [r7, #16]
 800f8d0:	3020      	adds	r0, #32
 800f8d2:	e7e5      	b.n	800f8a0 <__d2b+0x54>
 800f8d4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800f8d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f8dc:	6030      	str	r0, [r6, #0]
 800f8de:	6918      	ldr	r0, [r3, #16]
 800f8e0:	f7ff fd37 	bl	800f352 <__hi0bits>
 800f8e4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800f8e8:	e7e1      	b.n	800f8ae <__d2b+0x62>

0800f8ea <__ratio>:
 800f8ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ee:	4688      	mov	r8, r1
 800f8f0:	4669      	mov	r1, sp
 800f8f2:	4681      	mov	r9, r0
 800f8f4:	f7ff ff5c 	bl	800f7b0 <__b2d>
 800f8f8:	a901      	add	r1, sp, #4
 800f8fa:	4640      	mov	r0, r8
 800f8fc:	ec57 6b10 	vmov	r6, r7, d0
 800f900:	f7ff ff56 	bl	800f7b0 <__b2d>
 800f904:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f908:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f90c:	eba3 0c02 	sub.w	ip, r3, r2
 800f910:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f914:	1a9b      	subs	r3, r3, r2
 800f916:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f91a:	ec5b ab10 	vmov	sl, fp, d0
 800f91e:	2b00      	cmp	r3, #0
 800f920:	bfce      	itee	gt
 800f922:	463a      	movgt	r2, r7
 800f924:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f928:	465a      	movle	r2, fp
 800f92a:	4659      	mov	r1, fp
 800f92c:	463d      	mov	r5, r7
 800f92e:	bfd4      	ite	le
 800f930:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800f934:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800f938:	4630      	mov	r0, r6
 800f93a:	ee10 2a10 	vmov	r2, s0
 800f93e:	460b      	mov	r3, r1
 800f940:	4629      	mov	r1, r5
 800f942:	f7f0 ff83 	bl	800084c <__aeabi_ddiv>
 800f946:	ec41 0b10 	vmov	d0, r0, r1
 800f94a:	b003      	add	sp, #12
 800f94c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f950 <__copybits>:
 800f950:	3901      	subs	r1, #1
 800f952:	b510      	push	{r4, lr}
 800f954:	1149      	asrs	r1, r1, #5
 800f956:	6914      	ldr	r4, [r2, #16]
 800f958:	3101      	adds	r1, #1
 800f95a:	f102 0314 	add.w	r3, r2, #20
 800f95e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f962:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f966:	42a3      	cmp	r3, r4
 800f968:	4602      	mov	r2, r0
 800f96a:	d303      	bcc.n	800f974 <__copybits+0x24>
 800f96c:	2300      	movs	r3, #0
 800f96e:	428a      	cmp	r2, r1
 800f970:	d305      	bcc.n	800f97e <__copybits+0x2e>
 800f972:	bd10      	pop	{r4, pc}
 800f974:	f853 2b04 	ldr.w	r2, [r3], #4
 800f978:	f840 2b04 	str.w	r2, [r0], #4
 800f97c:	e7f3      	b.n	800f966 <__copybits+0x16>
 800f97e:	f842 3b04 	str.w	r3, [r2], #4
 800f982:	e7f4      	b.n	800f96e <__copybits+0x1e>

0800f984 <__any_on>:
 800f984:	f100 0214 	add.w	r2, r0, #20
 800f988:	6900      	ldr	r0, [r0, #16]
 800f98a:	114b      	asrs	r3, r1, #5
 800f98c:	4298      	cmp	r0, r3
 800f98e:	b510      	push	{r4, lr}
 800f990:	db11      	blt.n	800f9b6 <__any_on+0x32>
 800f992:	dd0a      	ble.n	800f9aa <__any_on+0x26>
 800f994:	f011 011f 	ands.w	r1, r1, #31
 800f998:	d007      	beq.n	800f9aa <__any_on+0x26>
 800f99a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f99e:	fa24 f001 	lsr.w	r0, r4, r1
 800f9a2:	fa00 f101 	lsl.w	r1, r0, r1
 800f9a6:	428c      	cmp	r4, r1
 800f9a8:	d10b      	bne.n	800f9c2 <__any_on+0x3e>
 800f9aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f9ae:	4293      	cmp	r3, r2
 800f9b0:	d803      	bhi.n	800f9ba <__any_on+0x36>
 800f9b2:	2000      	movs	r0, #0
 800f9b4:	bd10      	pop	{r4, pc}
 800f9b6:	4603      	mov	r3, r0
 800f9b8:	e7f7      	b.n	800f9aa <__any_on+0x26>
 800f9ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f9be:	2900      	cmp	r1, #0
 800f9c0:	d0f5      	beq.n	800f9ae <__any_on+0x2a>
 800f9c2:	2001      	movs	r0, #1
 800f9c4:	e7f6      	b.n	800f9b4 <__any_on+0x30>

0800f9c6 <_calloc_r>:
 800f9c6:	b538      	push	{r3, r4, r5, lr}
 800f9c8:	fb02 f401 	mul.w	r4, r2, r1
 800f9cc:	4621      	mov	r1, r4
 800f9ce:	f7fc fccd 	bl	800c36c <_malloc_r>
 800f9d2:	4605      	mov	r5, r0
 800f9d4:	b118      	cbz	r0, 800f9de <_calloc_r+0x18>
 800f9d6:	4622      	mov	r2, r4
 800f9d8:	2100      	movs	r1, #0
 800f9da:	f7fc fc71 	bl	800c2c0 <memset>
 800f9de:	4628      	mov	r0, r5
 800f9e0:	bd38      	pop	{r3, r4, r5, pc}

0800f9e2 <__ssputs_r>:
 800f9e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9e6:	688e      	ldr	r6, [r1, #8]
 800f9e8:	429e      	cmp	r6, r3
 800f9ea:	4682      	mov	sl, r0
 800f9ec:	460c      	mov	r4, r1
 800f9ee:	4690      	mov	r8, r2
 800f9f0:	4699      	mov	r9, r3
 800f9f2:	d837      	bhi.n	800fa64 <__ssputs_r+0x82>
 800f9f4:	898a      	ldrh	r2, [r1, #12]
 800f9f6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f9fa:	d031      	beq.n	800fa60 <__ssputs_r+0x7e>
 800f9fc:	6825      	ldr	r5, [r4, #0]
 800f9fe:	6909      	ldr	r1, [r1, #16]
 800fa00:	1a6f      	subs	r7, r5, r1
 800fa02:	6965      	ldr	r5, [r4, #20]
 800fa04:	2302      	movs	r3, #2
 800fa06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fa0a:	fb95 f5f3 	sdiv	r5, r5, r3
 800fa0e:	f109 0301 	add.w	r3, r9, #1
 800fa12:	443b      	add	r3, r7
 800fa14:	429d      	cmp	r5, r3
 800fa16:	bf38      	it	cc
 800fa18:	461d      	movcc	r5, r3
 800fa1a:	0553      	lsls	r3, r2, #21
 800fa1c:	d530      	bpl.n	800fa80 <__ssputs_r+0x9e>
 800fa1e:	4629      	mov	r1, r5
 800fa20:	f7fc fca4 	bl	800c36c <_malloc_r>
 800fa24:	4606      	mov	r6, r0
 800fa26:	b950      	cbnz	r0, 800fa3e <__ssputs_r+0x5c>
 800fa28:	230c      	movs	r3, #12
 800fa2a:	f8ca 3000 	str.w	r3, [sl]
 800fa2e:	89a3      	ldrh	r3, [r4, #12]
 800fa30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa34:	81a3      	strh	r3, [r4, #12]
 800fa36:	f04f 30ff 	mov.w	r0, #4294967295
 800fa3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa3e:	463a      	mov	r2, r7
 800fa40:	6921      	ldr	r1, [r4, #16]
 800fa42:	f7ff fbb5 	bl	800f1b0 <memcpy>
 800fa46:	89a3      	ldrh	r3, [r4, #12]
 800fa48:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fa4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa50:	81a3      	strh	r3, [r4, #12]
 800fa52:	6126      	str	r6, [r4, #16]
 800fa54:	6165      	str	r5, [r4, #20]
 800fa56:	443e      	add	r6, r7
 800fa58:	1bed      	subs	r5, r5, r7
 800fa5a:	6026      	str	r6, [r4, #0]
 800fa5c:	60a5      	str	r5, [r4, #8]
 800fa5e:	464e      	mov	r6, r9
 800fa60:	454e      	cmp	r6, r9
 800fa62:	d900      	bls.n	800fa66 <__ssputs_r+0x84>
 800fa64:	464e      	mov	r6, r9
 800fa66:	4632      	mov	r2, r6
 800fa68:	4641      	mov	r1, r8
 800fa6a:	6820      	ldr	r0, [r4, #0]
 800fa6c:	f000 f919 	bl	800fca2 <memmove>
 800fa70:	68a3      	ldr	r3, [r4, #8]
 800fa72:	1b9b      	subs	r3, r3, r6
 800fa74:	60a3      	str	r3, [r4, #8]
 800fa76:	6823      	ldr	r3, [r4, #0]
 800fa78:	441e      	add	r6, r3
 800fa7a:	6026      	str	r6, [r4, #0]
 800fa7c:	2000      	movs	r0, #0
 800fa7e:	e7dc      	b.n	800fa3a <__ssputs_r+0x58>
 800fa80:	462a      	mov	r2, r5
 800fa82:	f000 f927 	bl	800fcd4 <_realloc_r>
 800fa86:	4606      	mov	r6, r0
 800fa88:	2800      	cmp	r0, #0
 800fa8a:	d1e2      	bne.n	800fa52 <__ssputs_r+0x70>
 800fa8c:	6921      	ldr	r1, [r4, #16]
 800fa8e:	4650      	mov	r0, sl
 800fa90:	f7fc fc1e 	bl	800c2d0 <_free_r>
 800fa94:	e7c8      	b.n	800fa28 <__ssputs_r+0x46>
	...

0800fa98 <_svfiprintf_r>:
 800fa98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa9c:	461d      	mov	r5, r3
 800fa9e:	898b      	ldrh	r3, [r1, #12]
 800faa0:	061f      	lsls	r7, r3, #24
 800faa2:	b09d      	sub	sp, #116	; 0x74
 800faa4:	4680      	mov	r8, r0
 800faa6:	460c      	mov	r4, r1
 800faa8:	4616      	mov	r6, r2
 800faaa:	d50f      	bpl.n	800facc <_svfiprintf_r+0x34>
 800faac:	690b      	ldr	r3, [r1, #16]
 800faae:	b96b      	cbnz	r3, 800facc <_svfiprintf_r+0x34>
 800fab0:	2140      	movs	r1, #64	; 0x40
 800fab2:	f7fc fc5b 	bl	800c36c <_malloc_r>
 800fab6:	6020      	str	r0, [r4, #0]
 800fab8:	6120      	str	r0, [r4, #16]
 800faba:	b928      	cbnz	r0, 800fac8 <_svfiprintf_r+0x30>
 800fabc:	230c      	movs	r3, #12
 800fabe:	f8c8 3000 	str.w	r3, [r8]
 800fac2:	f04f 30ff 	mov.w	r0, #4294967295
 800fac6:	e0c8      	b.n	800fc5a <_svfiprintf_r+0x1c2>
 800fac8:	2340      	movs	r3, #64	; 0x40
 800faca:	6163      	str	r3, [r4, #20]
 800facc:	2300      	movs	r3, #0
 800face:	9309      	str	r3, [sp, #36]	; 0x24
 800fad0:	2320      	movs	r3, #32
 800fad2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fad6:	2330      	movs	r3, #48	; 0x30
 800fad8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fadc:	9503      	str	r5, [sp, #12]
 800fade:	f04f 0b01 	mov.w	fp, #1
 800fae2:	4637      	mov	r7, r6
 800fae4:	463d      	mov	r5, r7
 800fae6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800faea:	b10b      	cbz	r3, 800faf0 <_svfiprintf_r+0x58>
 800faec:	2b25      	cmp	r3, #37	; 0x25
 800faee:	d13e      	bne.n	800fb6e <_svfiprintf_r+0xd6>
 800faf0:	ebb7 0a06 	subs.w	sl, r7, r6
 800faf4:	d00b      	beq.n	800fb0e <_svfiprintf_r+0x76>
 800faf6:	4653      	mov	r3, sl
 800faf8:	4632      	mov	r2, r6
 800fafa:	4621      	mov	r1, r4
 800fafc:	4640      	mov	r0, r8
 800fafe:	f7ff ff70 	bl	800f9e2 <__ssputs_r>
 800fb02:	3001      	adds	r0, #1
 800fb04:	f000 80a4 	beq.w	800fc50 <_svfiprintf_r+0x1b8>
 800fb08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb0a:	4453      	add	r3, sl
 800fb0c:	9309      	str	r3, [sp, #36]	; 0x24
 800fb0e:	783b      	ldrb	r3, [r7, #0]
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	f000 809d 	beq.w	800fc50 <_svfiprintf_r+0x1b8>
 800fb16:	2300      	movs	r3, #0
 800fb18:	f04f 32ff 	mov.w	r2, #4294967295
 800fb1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fb20:	9304      	str	r3, [sp, #16]
 800fb22:	9307      	str	r3, [sp, #28]
 800fb24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fb28:	931a      	str	r3, [sp, #104]	; 0x68
 800fb2a:	462f      	mov	r7, r5
 800fb2c:	2205      	movs	r2, #5
 800fb2e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800fb32:	4850      	ldr	r0, [pc, #320]	; (800fc74 <_svfiprintf_r+0x1dc>)
 800fb34:	f7f0 fb54 	bl	80001e0 <memchr>
 800fb38:	9b04      	ldr	r3, [sp, #16]
 800fb3a:	b9d0      	cbnz	r0, 800fb72 <_svfiprintf_r+0xda>
 800fb3c:	06d9      	lsls	r1, r3, #27
 800fb3e:	bf44      	itt	mi
 800fb40:	2220      	movmi	r2, #32
 800fb42:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800fb46:	071a      	lsls	r2, r3, #28
 800fb48:	bf44      	itt	mi
 800fb4a:	222b      	movmi	r2, #43	; 0x2b
 800fb4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800fb50:	782a      	ldrb	r2, [r5, #0]
 800fb52:	2a2a      	cmp	r2, #42	; 0x2a
 800fb54:	d015      	beq.n	800fb82 <_svfiprintf_r+0xea>
 800fb56:	9a07      	ldr	r2, [sp, #28]
 800fb58:	462f      	mov	r7, r5
 800fb5a:	2000      	movs	r0, #0
 800fb5c:	250a      	movs	r5, #10
 800fb5e:	4639      	mov	r1, r7
 800fb60:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb64:	3b30      	subs	r3, #48	; 0x30
 800fb66:	2b09      	cmp	r3, #9
 800fb68:	d94d      	bls.n	800fc06 <_svfiprintf_r+0x16e>
 800fb6a:	b1b8      	cbz	r0, 800fb9c <_svfiprintf_r+0x104>
 800fb6c:	e00f      	b.n	800fb8e <_svfiprintf_r+0xf6>
 800fb6e:	462f      	mov	r7, r5
 800fb70:	e7b8      	b.n	800fae4 <_svfiprintf_r+0x4c>
 800fb72:	4a40      	ldr	r2, [pc, #256]	; (800fc74 <_svfiprintf_r+0x1dc>)
 800fb74:	1a80      	subs	r0, r0, r2
 800fb76:	fa0b f000 	lsl.w	r0, fp, r0
 800fb7a:	4318      	orrs	r0, r3
 800fb7c:	9004      	str	r0, [sp, #16]
 800fb7e:	463d      	mov	r5, r7
 800fb80:	e7d3      	b.n	800fb2a <_svfiprintf_r+0x92>
 800fb82:	9a03      	ldr	r2, [sp, #12]
 800fb84:	1d11      	adds	r1, r2, #4
 800fb86:	6812      	ldr	r2, [r2, #0]
 800fb88:	9103      	str	r1, [sp, #12]
 800fb8a:	2a00      	cmp	r2, #0
 800fb8c:	db01      	blt.n	800fb92 <_svfiprintf_r+0xfa>
 800fb8e:	9207      	str	r2, [sp, #28]
 800fb90:	e004      	b.n	800fb9c <_svfiprintf_r+0x104>
 800fb92:	4252      	negs	r2, r2
 800fb94:	f043 0302 	orr.w	r3, r3, #2
 800fb98:	9207      	str	r2, [sp, #28]
 800fb9a:	9304      	str	r3, [sp, #16]
 800fb9c:	783b      	ldrb	r3, [r7, #0]
 800fb9e:	2b2e      	cmp	r3, #46	; 0x2e
 800fba0:	d10c      	bne.n	800fbbc <_svfiprintf_r+0x124>
 800fba2:	787b      	ldrb	r3, [r7, #1]
 800fba4:	2b2a      	cmp	r3, #42	; 0x2a
 800fba6:	d133      	bne.n	800fc10 <_svfiprintf_r+0x178>
 800fba8:	9b03      	ldr	r3, [sp, #12]
 800fbaa:	1d1a      	adds	r2, r3, #4
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	9203      	str	r2, [sp, #12]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	bfb8      	it	lt
 800fbb4:	f04f 33ff 	movlt.w	r3, #4294967295
 800fbb8:	3702      	adds	r7, #2
 800fbba:	9305      	str	r3, [sp, #20]
 800fbbc:	4d2e      	ldr	r5, [pc, #184]	; (800fc78 <_svfiprintf_r+0x1e0>)
 800fbbe:	7839      	ldrb	r1, [r7, #0]
 800fbc0:	2203      	movs	r2, #3
 800fbc2:	4628      	mov	r0, r5
 800fbc4:	f7f0 fb0c 	bl	80001e0 <memchr>
 800fbc8:	b138      	cbz	r0, 800fbda <_svfiprintf_r+0x142>
 800fbca:	2340      	movs	r3, #64	; 0x40
 800fbcc:	1b40      	subs	r0, r0, r5
 800fbce:	fa03 f000 	lsl.w	r0, r3, r0
 800fbd2:	9b04      	ldr	r3, [sp, #16]
 800fbd4:	4303      	orrs	r3, r0
 800fbd6:	3701      	adds	r7, #1
 800fbd8:	9304      	str	r3, [sp, #16]
 800fbda:	7839      	ldrb	r1, [r7, #0]
 800fbdc:	4827      	ldr	r0, [pc, #156]	; (800fc7c <_svfiprintf_r+0x1e4>)
 800fbde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fbe2:	2206      	movs	r2, #6
 800fbe4:	1c7e      	adds	r6, r7, #1
 800fbe6:	f7f0 fafb 	bl	80001e0 <memchr>
 800fbea:	2800      	cmp	r0, #0
 800fbec:	d038      	beq.n	800fc60 <_svfiprintf_r+0x1c8>
 800fbee:	4b24      	ldr	r3, [pc, #144]	; (800fc80 <_svfiprintf_r+0x1e8>)
 800fbf0:	bb13      	cbnz	r3, 800fc38 <_svfiprintf_r+0x1a0>
 800fbf2:	9b03      	ldr	r3, [sp, #12]
 800fbf4:	3307      	adds	r3, #7
 800fbf6:	f023 0307 	bic.w	r3, r3, #7
 800fbfa:	3308      	adds	r3, #8
 800fbfc:	9303      	str	r3, [sp, #12]
 800fbfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc00:	444b      	add	r3, r9
 800fc02:	9309      	str	r3, [sp, #36]	; 0x24
 800fc04:	e76d      	b.n	800fae2 <_svfiprintf_r+0x4a>
 800fc06:	fb05 3202 	mla	r2, r5, r2, r3
 800fc0a:	2001      	movs	r0, #1
 800fc0c:	460f      	mov	r7, r1
 800fc0e:	e7a6      	b.n	800fb5e <_svfiprintf_r+0xc6>
 800fc10:	2300      	movs	r3, #0
 800fc12:	3701      	adds	r7, #1
 800fc14:	9305      	str	r3, [sp, #20]
 800fc16:	4619      	mov	r1, r3
 800fc18:	250a      	movs	r5, #10
 800fc1a:	4638      	mov	r0, r7
 800fc1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc20:	3a30      	subs	r2, #48	; 0x30
 800fc22:	2a09      	cmp	r2, #9
 800fc24:	d903      	bls.n	800fc2e <_svfiprintf_r+0x196>
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d0c8      	beq.n	800fbbc <_svfiprintf_r+0x124>
 800fc2a:	9105      	str	r1, [sp, #20]
 800fc2c:	e7c6      	b.n	800fbbc <_svfiprintf_r+0x124>
 800fc2e:	fb05 2101 	mla	r1, r5, r1, r2
 800fc32:	2301      	movs	r3, #1
 800fc34:	4607      	mov	r7, r0
 800fc36:	e7f0      	b.n	800fc1a <_svfiprintf_r+0x182>
 800fc38:	ab03      	add	r3, sp, #12
 800fc3a:	9300      	str	r3, [sp, #0]
 800fc3c:	4622      	mov	r2, r4
 800fc3e:	4b11      	ldr	r3, [pc, #68]	; (800fc84 <_svfiprintf_r+0x1ec>)
 800fc40:	a904      	add	r1, sp, #16
 800fc42:	4640      	mov	r0, r8
 800fc44:	f7fc fc80 	bl	800c548 <_printf_float>
 800fc48:	f1b0 3fff 	cmp.w	r0, #4294967295
 800fc4c:	4681      	mov	r9, r0
 800fc4e:	d1d6      	bne.n	800fbfe <_svfiprintf_r+0x166>
 800fc50:	89a3      	ldrh	r3, [r4, #12]
 800fc52:	065b      	lsls	r3, r3, #25
 800fc54:	f53f af35 	bmi.w	800fac2 <_svfiprintf_r+0x2a>
 800fc58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fc5a:	b01d      	add	sp, #116	; 0x74
 800fc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc60:	ab03      	add	r3, sp, #12
 800fc62:	9300      	str	r3, [sp, #0]
 800fc64:	4622      	mov	r2, r4
 800fc66:	4b07      	ldr	r3, [pc, #28]	; (800fc84 <_svfiprintf_r+0x1ec>)
 800fc68:	a904      	add	r1, sp, #16
 800fc6a:	4640      	mov	r0, r8
 800fc6c:	f7fc ff22 	bl	800cab4 <_printf_i>
 800fc70:	e7ea      	b.n	800fc48 <_svfiprintf_r+0x1b0>
 800fc72:	bf00      	nop
 800fc74:	080102a4 	.word	0x080102a4
 800fc78:	080102aa 	.word	0x080102aa
 800fc7c:	080102ae 	.word	0x080102ae
 800fc80:	0800c549 	.word	0x0800c549
 800fc84:	0800f9e3 	.word	0x0800f9e3

0800fc88 <__ascii_wctomb>:
 800fc88:	b149      	cbz	r1, 800fc9e <__ascii_wctomb+0x16>
 800fc8a:	2aff      	cmp	r2, #255	; 0xff
 800fc8c:	bf85      	ittet	hi
 800fc8e:	238a      	movhi	r3, #138	; 0x8a
 800fc90:	6003      	strhi	r3, [r0, #0]
 800fc92:	700a      	strbls	r2, [r1, #0]
 800fc94:	f04f 30ff 	movhi.w	r0, #4294967295
 800fc98:	bf98      	it	ls
 800fc9a:	2001      	movls	r0, #1
 800fc9c:	4770      	bx	lr
 800fc9e:	4608      	mov	r0, r1
 800fca0:	4770      	bx	lr

0800fca2 <memmove>:
 800fca2:	4288      	cmp	r0, r1
 800fca4:	b510      	push	{r4, lr}
 800fca6:	eb01 0302 	add.w	r3, r1, r2
 800fcaa:	d807      	bhi.n	800fcbc <memmove+0x1a>
 800fcac:	1e42      	subs	r2, r0, #1
 800fcae:	4299      	cmp	r1, r3
 800fcb0:	d00a      	beq.n	800fcc8 <memmove+0x26>
 800fcb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fcb6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800fcba:	e7f8      	b.n	800fcae <memmove+0xc>
 800fcbc:	4283      	cmp	r3, r0
 800fcbe:	d9f5      	bls.n	800fcac <memmove+0xa>
 800fcc0:	1881      	adds	r1, r0, r2
 800fcc2:	1ad2      	subs	r2, r2, r3
 800fcc4:	42d3      	cmn	r3, r2
 800fcc6:	d100      	bne.n	800fcca <memmove+0x28>
 800fcc8:	bd10      	pop	{r4, pc}
 800fcca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fcce:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800fcd2:	e7f7      	b.n	800fcc4 <memmove+0x22>

0800fcd4 <_realloc_r>:
 800fcd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcd6:	4607      	mov	r7, r0
 800fcd8:	4614      	mov	r4, r2
 800fcda:	460e      	mov	r6, r1
 800fcdc:	b921      	cbnz	r1, 800fce8 <_realloc_r+0x14>
 800fcde:	4611      	mov	r1, r2
 800fce0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fce4:	f7fc bb42 	b.w	800c36c <_malloc_r>
 800fce8:	b922      	cbnz	r2, 800fcf4 <_realloc_r+0x20>
 800fcea:	f7fc faf1 	bl	800c2d0 <_free_r>
 800fcee:	4625      	mov	r5, r4
 800fcf0:	4628      	mov	r0, r5
 800fcf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fcf4:	f000 f814 	bl	800fd20 <_malloc_usable_size_r>
 800fcf8:	42a0      	cmp	r0, r4
 800fcfa:	d20f      	bcs.n	800fd1c <_realloc_r+0x48>
 800fcfc:	4621      	mov	r1, r4
 800fcfe:	4638      	mov	r0, r7
 800fd00:	f7fc fb34 	bl	800c36c <_malloc_r>
 800fd04:	4605      	mov	r5, r0
 800fd06:	2800      	cmp	r0, #0
 800fd08:	d0f2      	beq.n	800fcf0 <_realloc_r+0x1c>
 800fd0a:	4631      	mov	r1, r6
 800fd0c:	4622      	mov	r2, r4
 800fd0e:	f7ff fa4f 	bl	800f1b0 <memcpy>
 800fd12:	4631      	mov	r1, r6
 800fd14:	4638      	mov	r0, r7
 800fd16:	f7fc fadb 	bl	800c2d0 <_free_r>
 800fd1a:	e7e9      	b.n	800fcf0 <_realloc_r+0x1c>
 800fd1c:	4635      	mov	r5, r6
 800fd1e:	e7e7      	b.n	800fcf0 <_realloc_r+0x1c>

0800fd20 <_malloc_usable_size_r>:
 800fd20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd24:	1f18      	subs	r0, r3, #4
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	bfbc      	itt	lt
 800fd2a:	580b      	ldrlt	r3, [r1, r0]
 800fd2c:	18c0      	addlt	r0, r0, r3
 800fd2e:	4770      	bx	lr

0800fd30 <_sbrk>:
 800fd30:	4b04      	ldr	r3, [pc, #16]	; (800fd44 <_sbrk+0x14>)
 800fd32:	6819      	ldr	r1, [r3, #0]
 800fd34:	4602      	mov	r2, r0
 800fd36:	b909      	cbnz	r1, 800fd3c <_sbrk+0xc>
 800fd38:	4903      	ldr	r1, [pc, #12]	; (800fd48 <_sbrk+0x18>)
 800fd3a:	6019      	str	r1, [r3, #0]
 800fd3c:	6818      	ldr	r0, [r3, #0]
 800fd3e:	4402      	add	r2, r0
 800fd40:	601a      	str	r2, [r3, #0]
 800fd42:	4770      	bx	lr
 800fd44:	20000584 	.word	0x20000584
 800fd48:	20002670 	.word	0x20002670

0800fd4c <_init>:
 800fd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd4e:	bf00      	nop
 800fd50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd52:	bc08      	pop	{r3}
 800fd54:	469e      	mov	lr, r3
 800fd56:	4770      	bx	lr

0800fd58 <_fini>:
 800fd58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd5a:	bf00      	nop
 800fd5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd5e:	bc08      	pop	{r3}
 800fd60:	469e      	mov	lr, r3
 800fd62:	4770      	bx	lr
