module relu #(
    LENGTH = 16
)(
    input value[LENGTH],  // clock
    output out[LENGTH]
) {
    always {
        if (value[LENGTH-1]){
            out = 0
        } else{
            out = value
        }
    }
}