/*
 * TBM Register definitions for APU_DUAL APU Dual Core Settings
 *
 * Copyright (c) 2018 Xilinx Inc.
 *
 * Autogenerated by xregtbm.py 2018-08-22.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#define R_APU_DUAL_ERR_CTRL	0x0
#define   APU_DUAL_ERR_CTRL_PSLVERR_WIDTH	1
#define   APU_DUAL_ERR_CTRL_PSLVERR_SHIFT	0
#define   APU_DUAL_ERR_CTRL_PSLVERR_MASK	0x1U

#define R_APU_DUAL_ISR	0x10
#define   APU_DUAL_ISR_INV_APB_WIDTH	1
#define   APU_DUAL_ISR_INV_APB_SHIFT	0
#define   APU_DUAL_ISR_INV_APB_MASK	0x1U

#define R_APU_DUAL_IMR	0x14
#define   APU_DUAL_IMR_INV_APB_WIDTH	1
#define   APU_DUAL_IMR_INV_APB_SHIFT	0
#define   APU_DUAL_IMR_INV_APB_MASK	0x1U

#define R_APU_DUAL_IEN	0x18
#define   APU_DUAL_IEN_INV_APB_WIDTH	1
#define   APU_DUAL_IEN_INV_APB_SHIFT	0
#define   APU_DUAL_IEN_INV_APB_MASK	0x1U

#define R_APU_DUAL_IDS	0x1c
#define   APU_DUAL_IDS_INV_APB_WIDTH	1
#define   APU_DUAL_IDS_INV_APB_SHIFT	0
#define   APU_DUAL_IDS_INV_APB_MASK	0x1U

#define R_APU_DUAL_CONFIG_0	0x20
#define   APU_DUAL_CONFIG_0_CFGTE_WIDTH	2
#define   APU_DUAL_CONFIG_0_CFGTE_SHIFT	24
#define   APU_DUAL_CONFIG_0_CFGTE_MASK	0x3000000U
#define   APU_DUAL_CONFIG_0_CFGEND_WIDTH	2
#define   APU_DUAL_CONFIG_0_CFGEND_SHIFT	16
#define   APU_DUAL_CONFIG_0_CFGEND_MASK	0x30000U
#define   APU_DUAL_CONFIG_0_VINITHI_WIDTH	2
#define   APU_DUAL_CONFIG_0_VINITHI_SHIFT	8
#define   APU_DUAL_CONFIG_0_VINITHI_MASK	0x300U
#define   APU_DUAL_CONFIG_0_AA64NAA32_WIDTH	2
#define   APU_DUAL_CONFIG_0_AA64NAA32_SHIFT	0
#define   APU_DUAL_CONFIG_0_AA64NAA32_MASK	0x3U

#define R_APU_DUAL_CONFIG_1	0x24
#define   APU_DUAL_CONFIG_1_L1RSTDISABLE_WIDTH	1
#define   APU_DUAL_CONFIG_1_L1RSTDISABLE_SHIFT	28
#define   APU_DUAL_CONFIG_1_L1RSTDISABLE_MASK	0x10000000U
#define   APU_DUAL_CONFIG_1_CP15SDISABLE_WIDTH	2
#define   APU_DUAL_CONFIG_1_CP15SDISABLE_SHIFT	0
#define   APU_DUAL_CONFIG_1_CP15SDISABLE_MASK	0x3U

#define R_APU_DUAL_RVBARADDR0L	0x40
#define   APU_DUAL_RVBARADDR0L_ADDR_WIDTH	30
#define   APU_DUAL_RVBARADDR0L_ADDR_SHIFT	2
#define   APU_DUAL_RVBARADDR0L_ADDR_MASK	0xfffffffcU

#define R_APU_DUAL_RVBARADDR0H	0x44
#define   APU_DUAL_RVBARADDR0H_ADDR_WIDTH	12
#define   APU_DUAL_RVBARADDR0H_ADDR_SHIFT	0
#define   APU_DUAL_RVBARADDR0H_ADDR_MASK	0xfffU

#define R_APU_DUAL_RVBARADDR1L	0x48
#define   APU_DUAL_RVBARADDR1L_ADDR_WIDTH	30
#define   APU_DUAL_RVBARADDR1L_ADDR_SHIFT	2
#define   APU_DUAL_RVBARADDR1L_ADDR_MASK	0xfffffffcU

#define R_APU_DUAL_RVBARADDR1H	0x4c
#define   APU_DUAL_RVBARADDR1H_ADDR_WIDTH	12
#define   APU_DUAL_RVBARADDR1H_ADDR_SHIFT	0
#define   APU_DUAL_RVBARADDR1H_ADDR_MASK	0xfffU

#define R_APU_DUAL_ACE_CTRL	0x60
#define   APU_DUAL_ACE_CTRL_AWQOS_WIDTH	4
#define   APU_DUAL_ACE_CTRL_AWQOS_SHIFT	16
#define   APU_DUAL_ACE_CTRL_AWQOS_MASK	0xf0000U
#define   APU_DUAL_ACE_CTRL_ARQOS_WIDTH	4
#define   APU_DUAL_ACE_CTRL_ARQOS_SHIFT	0
#define   APU_DUAL_ACE_CTRL_ARQOS_MASK	0xfU

#define R_APU_DUAL_SNOOP_CTRL	0x80
#define   APU_DUAL_SNOOP_CTRL_ACE_INACT_WIDTH	1
#define   APU_DUAL_SNOOP_CTRL_ACE_INACT_SHIFT	4
#define   APU_DUAL_SNOOP_CTRL_ACE_INACT_MASK	0x10U
#define   APU_DUAL_SNOOP_CTRL_ACP_INACT_WIDTH	1
#define   APU_DUAL_SNOOP_CTRL_ACP_INACT_SHIFT	0
#define   APU_DUAL_SNOOP_CTRL_ACP_INACT_MASK	0x1U

#define R_APU_DUAL_PWRCTL	0x90
#define   APU_DUAL_PWRCTL_CLREXMONREQ_WIDTH	1
#define   APU_DUAL_PWRCTL_CLREXMONREQ_SHIFT	17
#define   APU_DUAL_PWRCTL_CLREXMONREQ_MASK	0x20000U
#define   APU_DUAL_PWRCTL_L2FLUSHREQ_WIDTH	1
#define   APU_DUAL_PWRCTL_L2FLUSHREQ_SHIFT	16
#define   APU_DUAL_PWRCTL_L2FLUSHREQ_MASK	0x10000U
#define   APU_DUAL_PWRCTL_CPUPWRDWNREQ_WIDTH	2
#define   APU_DUAL_PWRCTL_CPUPWRDWNREQ_SHIFT	0
#define   APU_DUAL_PWRCTL_CPUPWRDWNREQ_MASK	0x3U

#define R_APU_DUAL_PWRSTAT	0x94
#define   APU_DUAL_PWRSTAT_CLREXMONACK_WIDTH	1
#define   APU_DUAL_PWRSTAT_CLREXMONACK_SHIFT	17
#define   APU_DUAL_PWRSTAT_CLREXMONACK_MASK	0x20000U
#define   APU_DUAL_PWRSTAT_L2FLUSHDONE_WIDTH	1
#define   APU_DUAL_PWRSTAT_L2FLUSHDONE_SHIFT	16
#define   APU_DUAL_PWRSTAT_L2FLUSHDONE_MASK	0x10000U
#define   APU_DUAL_PWRSTAT_DBGNOPWRDWN_WIDTH	2
#define   APU_DUAL_PWRSTAT_DBGNOPWRDWN_SHIFT	0
#define   APU_DUAL_PWRSTAT_DBGNOPWRDWN_MASK	0x3U

#define R_APU_DUAL_ECO	0xec
#define   APU_DUAL_ECO_SPARE_WIDTH	32
#define   APU_DUAL_ECO_SPARE_SHIFT	0
#define   APU_DUAL_ECO_SPARE_MASK	0xffffffffU

#define R_APU_DUAL_RAM_ADJ_0	0xf0
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_STOV_SHIFT	30
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_STOV_MASK	0x40000000U
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMAS_SHIFT	29
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMAS_MASK	0x20000000U
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMAW_SHIFT	27
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMAW_MASK	0x18000000U
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMA_SHIFT	24
#define   APU_DUAL_RAM_ADJ_0_IF_BTB_EMA_MASK	0x7000000U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_STOV_SHIFT	22
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_STOV_MASK	0x400000U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMAS_SHIFT	21
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMAS_MASK	0x200000U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMAW_SHIFT	19
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMAW_MASK	0x180000U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMA_SHIFT	16
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T3T4_EMA_MASK	0x70000U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_STOV_SHIFT	14
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_STOV_MASK	0x4000U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMAS_SHIFT	13
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMAS_MASK	0x2000U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMAW_SHIFT	11
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMAW_MASK	0x1800U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMA_SHIFT	8
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T1T2_EMA_MASK	0x700U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_STOV_SHIFT	6
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_STOV_MASK	0x40U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMAS_SHIFT	5
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMAS_MASK	0x20U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMAW_SHIFT	3
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMAW_MASK	0x18U
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMA_SHIFT	0
#define   APU_DUAL_RAM_ADJ_0_IF_GHB_T0_EMA_MASK	0x7U

#define R_APU_DUAL_RAM_ADJ_1	0xf4
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_STOV_SHIFT	30
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_STOV_MASK	0x40000000U
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMAS_SHIFT	29
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMAS_MASK	0x20000000U
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMAW_SHIFT	27
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMAW_MASK	0x18000000U
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMA_SHIFT	24
#define   APU_DUAL_RAM_ADJ_1_LS_PF_PHT_EMA_MASK	0x7000000U
#define   APU_DUAL_RAM_ADJ_1_IF_IP_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_1_IF_IP_STOV_SHIFT	22
#define   APU_DUAL_RAM_ADJ_1_IF_IP_STOV_MASK	0x400000U
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMAS_SHIFT	21
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMAS_MASK	0x200000U
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMAW_SHIFT	19
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMAW_MASK	0x180000U
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMA_SHIFT	16
#define   APU_DUAL_RAM_ADJ_1_IF_IP_EMA_MASK	0x70000U
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_STOV_SHIFT	14
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_STOV_MASK	0x4000U
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMAS_SHIFT	13
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMAS_MASK	0x2000U
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMAW_SHIFT	11
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMAW_MASK	0x1800U
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMA_SHIFT	8
#define   APU_DUAL_RAM_ADJ_1_IF_TAG_EMA_MASK	0x700U
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_STOV_SHIFT	6
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_STOV_MASK	0x40U
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMAS_SHIFT	5
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMAS_MASK	0x20U
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMAW_SHIFT	3
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMAW_MASK	0x18U
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMA_SHIFT	0
#define   APU_DUAL_RAM_ADJ_1_IF_DATA_EMA_MASK	0x7U

#define R_APU_DUAL_RAM_ADJ_2	0xf8
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_STOV_SHIFT	30
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_STOV_MASK	0x40000000U
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMAS_SHIFT	29
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMAS_MASK	0x20000000U
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMAW_SHIFT	27
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMAW_MASK	0x18000000U
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMA_SHIFT	24
#define   APU_DUAL_RAM_ADJ_2_L2_SNP_TAG_EMA_MASK	0x7000000U
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_STOV_SHIFT	22
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_STOV_MASK	0x400000U
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMAS_SHIFT	21
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMAS_MASK	0x200000U
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMAW_SHIFT	19
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMAW_MASK	0x180000U
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMA_SHIFT	16
#define   APU_DUAL_RAM_ADJ_2_L2_TLB_EMA_MASK	0x70000U
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_STOV_SHIFT	14
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_STOV_MASK	0x4000U
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMAS_SHIFT	13
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMAS_MASK	0x2000U
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMAW_SHIFT	11
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMAW_MASK	0x1800U
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMA_SHIFT	8
#define   APU_DUAL_RAM_ADJ_2_LS_TAG_EMA_MASK	0x700U
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_STOV_SHIFT	6
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_STOV_MASK	0x40U
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMAS_SHIFT	5
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMAS_MASK	0x20U
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMAW_SHIFT	3
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMAW_MASK	0x18U
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMA_SHIFT	0
#define   APU_DUAL_RAM_ADJ_2_LS_DATA_EMA_MASK	0x7U

#define R_APU_DUAL_RAM_ADJ_3	0xfc
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_STOV_SHIFT	30
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_STOV_MASK	0x40000000U
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMAS_SHIFT	29
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMAS_MASK	0x20000000U
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMAW_SHIFT	27
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMAW_MASK	0x18000000U
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMA_SHIFT	24
#define   APU_DUAL_RAM_ADJ_3_L2_INCL_PLRU_EMA_MASK	0x7000000U
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_STOV_SHIFT	22
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_STOV_MASK	0x400000U
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMAS_SHIFT	21
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMAS_MASK	0x200000U
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMAW_SHIFT	19
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMAW_MASK	0x180000U
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMA_SHIFT	16
#define   APU_DUAL_RAM_ADJ_3_L2_DIRTY_EMA_MASK	0x70000U
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_STOV_SHIFT	14
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_STOV_MASK	0x4000U
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMAS_SHIFT	13
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMAS_MASK	0x2000U
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMAW_SHIFT	11
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMAW_MASK	0x1800U
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMA_SHIFT	8
#define   APU_DUAL_RAM_ADJ_3_L2_TAG_EMA_MASK	0x700U
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_STOV_SHIFT	6
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_STOV_MASK	0x40U
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMAS_SHIFT	5
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMAS_MASK	0x20U
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMAW_SHIFT	3
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMAW_MASK	0x18U
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMA_SHIFT	0
#define   APU_DUAL_RAM_ADJ_3_L2_DATA_EMA_MASK	0x7U

#define R_APU_DUAL_RAM_ADJ_4	0x100
#define   APU_DUAL_RAM_ADJ_4_ELA_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_4_ELA_STOV_SHIFT	14
#define   APU_DUAL_RAM_ADJ_4_ELA_STOV_MASK	0x4000U
#define   APU_DUAL_RAM_ADJ_4_ELA_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_4_ELA_EMAS_SHIFT	13
#define   APU_DUAL_RAM_ADJ_4_ELA_EMAS_MASK	0x2000U
#define   APU_DUAL_RAM_ADJ_4_ELA_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_4_ELA_EMAW_SHIFT	11
#define   APU_DUAL_RAM_ADJ_4_ELA_EMAW_MASK	0x1800U
#define   APU_DUAL_RAM_ADJ_4_ELA_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_4_ELA_EMA_SHIFT	8
#define   APU_DUAL_RAM_ADJ_4_ELA_EMA_MASK	0x700U
#define   APU_DUAL_RAM_ADJ_4_ETF_STOV_WIDTH	1
#define   APU_DUAL_RAM_ADJ_4_ETF_STOV_SHIFT	6
#define   APU_DUAL_RAM_ADJ_4_ETF_STOV_MASK	0x40U
#define   APU_DUAL_RAM_ADJ_4_ETF_EMAS_WIDTH	1
#define   APU_DUAL_RAM_ADJ_4_ETF_EMAS_SHIFT	5
#define   APU_DUAL_RAM_ADJ_4_ETF_EMAS_MASK	0x20U
#define   APU_DUAL_RAM_ADJ_4_ETF_EMAW_WIDTH	2
#define   APU_DUAL_RAM_ADJ_4_ETF_EMAW_SHIFT	3
#define   APU_DUAL_RAM_ADJ_4_ETF_EMAW_MASK	0x18U
#define   APU_DUAL_RAM_ADJ_4_ETF_EMA_WIDTH	3
#define   APU_DUAL_RAM_ADJ_4_ETF_EMA_SHIFT	0
#define   APU_DUAL_RAM_ADJ_4_ETF_EMA_MASK	0x7U

#define R_APU_DUAL_RAM_SEL_0	0x110
#define   APU_DUAL_RAM_SEL_0_SEL_DATA_PAIR_WIDTH	3
#define   APU_DUAL_RAM_SEL_0_SEL_DATA_PAIR_SHIFT	12
#define   APU_DUAL_RAM_SEL_0_SEL_DATA_PAIR_MASK	0x7000U
#define   APU_DUAL_RAM_SEL_0_SEL_DATA_WENDQ_WIDTH	2
#define   APU_DUAL_RAM_SEL_0_SEL_DATA_WENDQ_SHIFT	8
#define   APU_DUAL_RAM_SEL_0_SEL_DATA_WENDQ_MASK	0x300U
#define   APU_DUAL_RAM_SEL_0_SEL_TAG_PAIR_WIDTH	4
#define   APU_DUAL_RAM_SEL_0_SEL_TAG_PAIR_SHIFT	4
#define   APU_DUAL_RAM_SEL_0_SEL_TAG_PAIR_MASK	0xf0U
#define   APU_DUAL_RAM_SEL_0_SEL_TAG_WENDQ_WIDTH	1
#define   APU_DUAL_RAM_SEL_0_SEL_TAG_WENDQ_SHIFT	0
#define   APU_DUAL_RAM_SEL_0_SEL_TAG_WENDQ_MASK	0x1U

#define R_APU_DUAL_RAM_SEL_1	0x114
#define   APU_DUAL_RAM_SEL_1_SEL_LOGIC_PAIR_WIDTH	2
#define   APU_DUAL_RAM_SEL_1_SEL_LOGIC_PAIR_SHIFT	20
#define   APU_DUAL_RAM_SEL_1_SEL_LOGIC_PAIR_MASK	0x300000U
#define   APU_DUAL_RAM_SEL_1_SEL_LOGIC_WENDQ_WIDTH	1
#define   APU_DUAL_RAM_SEL_1_SEL_LOGIC_WENDQ_SHIFT	16
#define   APU_DUAL_RAM_SEL_1_SEL_LOGIC_WENDQ_MASK	0x10000U
#define   APU_DUAL_RAM_SEL_1_SEL_DIRTY_PAIR_WIDTH	1
#define   APU_DUAL_RAM_SEL_1_SEL_DIRTY_PAIR_SHIFT	12
#define   APU_DUAL_RAM_SEL_1_SEL_DIRTY_PAIR_MASK	0x1000U
#define   APU_DUAL_RAM_SEL_1_SEL_DIRTY_WENDQ_WIDTH	2
#define   APU_DUAL_RAM_SEL_1_SEL_DIRTY_WENDQ_SHIFT	8
#define   APU_DUAL_RAM_SEL_1_SEL_DIRTY_WENDQ_MASK	0x300U
#define   APU_DUAL_RAM_SEL_1_SEL_INCL_PAIR_WIDTH	1
#define   APU_DUAL_RAM_SEL_1_SEL_INCL_PAIR_SHIFT	4
#define   APU_DUAL_RAM_SEL_1_SEL_INCL_PAIR_MASK	0x10U

