<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN"
   "http://www.w3.org/TR/html4/strict.dtd">
<!--
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
-->
<html>
<head>
  <title></title>
  <meta http-equiv="content-type" content="text/html; charset=None">
  <style type="text/css">
/*
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
*/
td.linenos { background-color: #f0f0f0; padding-right: 10px; }
span.lineno { background-color: #f0f0f0; padding: 0 5px 0 5px; }
pre { line-height: 125%; }
body .hll { background-color: #ffffcc }
body  { background: #f8f8f8; }
body .c { color: #408080; font-style: italic } /* Comment */
body .err { border: 1px solid #FF0000 } /* Error */
body .k { color: #008000; font-weight: bold } /* Keyword */
body .o { color: #666666 } /* Operator */
body .ch { color: #408080; font-style: italic } /* Comment.Hashbang */
body .cm { color: #408080; font-style: italic } /* Comment.Multiline */
body .cp { color: #BC7A00 } /* Comment.Preproc */
body .cpf { color: #408080; font-style: italic } /* Comment.PreprocFile */
body .c1 { color: #408080; font-style: italic } /* Comment.Single */
body .cs { color: #408080; font-style: italic } /* Comment.Special */
body .gd { color: #A00000 } /* Generic.Deleted */
body .ge { font-style: italic } /* Generic.Emph */
body .gr { color: #FF0000 } /* Generic.Error */
body .gh { color: #000080; font-weight: bold } /* Generic.Heading */
body .gi { color: #00A000 } /* Generic.Inserted */
body .go { color: #888888 } /* Generic.Output */
body .gp { color: #000080; font-weight: bold } /* Generic.Prompt */
body .gs { font-weight: bold } /* Generic.Strong */
body .gu { color: #800080; font-weight: bold } /* Generic.Subheading */
body .gt { color: #0044DD } /* Generic.Traceback */
body .kc { color: #008000; font-weight: bold } /* Keyword.Constant */
body .kd { color: #008000; font-weight: bold } /* Keyword.Declaration */
body .kn { color: #008000; font-weight: bold } /* Keyword.Namespace */
body .kp { color: #008000 } /* Keyword.Pseudo */
body .kr { color: #008000; font-weight: bold } /* Keyword.Reserved */
body .kt { color: #B00040 } /* Keyword.Type */
body .m { color: #666666 } /* Literal.Number */
body .s { color: #BA2121 } /* Literal.String */
body .na { color: #7D9029 } /* Name.Attribute */
body .nb { color: #008000 } /* Name.Builtin */
body .nc { color: #0000FF; font-weight: bold } /* Name.Class */
body .no { color: #880000 } /* Name.Constant */
body .nd { color: #AA22FF } /* Name.Decorator */
body .ni { color: #999999; font-weight: bold } /* Name.Entity */
body .ne { color: #D2413A; font-weight: bold } /* Name.Exception */
body .nf { color: #0000FF } /* Name.Function */
body .nl { color: #A0A000 } /* Name.Label */
body .nn { color: #0000FF; font-weight: bold } /* Name.Namespace */
body .nt { color: #008000; font-weight: bold } /* Name.Tag */
body .nv { color: #19177C } /* Name.Variable */
body .ow { color: #AA22FF; font-weight: bold } /* Operator.Word */
body .w { color: #bbbbbb } /* Text.Whitespace */
body .mb { color: #666666 } /* Literal.Number.Bin */
body .mf { color: #666666 } /* Literal.Number.Float */
body .mh { color: #666666 } /* Literal.Number.Hex */
body .mi { color: #666666 } /* Literal.Number.Integer */
body .mo { color: #666666 } /* Literal.Number.Oct */
body .sa { color: #BA2121 } /* Literal.String.Affix */
body .sb { color: #BA2121 } /* Literal.String.Backtick */
body .sc { color: #BA2121 } /* Literal.String.Char */
body .dl { color: #BA2121 } /* Literal.String.Delimiter */
body .sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */
body .s2 { color: #BA2121 } /* Literal.String.Double */
body .se { color: #BB6622; font-weight: bold } /* Literal.String.Escape */
body .sh { color: #BA2121 } /* Literal.String.Heredoc */
body .si { color: #BB6688; font-weight: bold } /* Literal.String.Interpol */
body .sx { color: #008000 } /* Literal.String.Other */
body .sr { color: #BB6688 } /* Literal.String.Regex */
body .s1 { color: #BA2121 } /* Literal.String.Single */
body .ss { color: #19177C } /* Literal.String.Symbol */
body .bp { color: #008000 } /* Name.Builtin.Pseudo */
body .fm { color: #0000FF } /* Name.Function.Magic */
body .vc { color: #19177C } /* Name.Variable.Class */
body .vg { color: #19177C } /* Name.Variable.Global */
body .vi { color: #19177C } /* Name.Variable.Instance */
body .vm { color: #19177C } /* Name.Variable.Magic */
body .il { color: #666666 } /* Literal.Number.Integer.Long */

  </style>
</head>
<body>
<h2></h2>

<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a></pre></div></td><td class="code"><div class="highlight"><span class="filename">third_party/cores/ibex/rtl/ibex_if_stage.sv</span><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna, see also CREDITS.md.</span>
<a name="l-3"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-4"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-5"></a>
<a name="l-6"></a><span class="cm">/**</span>
<a name="l-7"></a><span class="cm"> * Instruction Fetch Stage</span>
<a name="l-8"></a><span class="cm"> *</span>
<a name="l-9"></a><span class="cm"> * Instruction fetch unit: Selection of the next PC, and buffering (sampling) of</span>
<a name="l-10"></a><span class="cm"> * the read instruction.</span>
<a name="l-11"></a><span class="cm"> */</span>
<a name="l-12"></a><span class="k">module</span> <span class="n">ibex_if_stage</span> <span class="p">#(</span>
<a name="l-13"></a>    <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">DmHaltAddr</span>      <span class="o">=</span> <span class="mh">32&#39;h1A110800</span><span class="p">,</span>
<a name="l-14"></a>    <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">DmExceptionAddr</span> <span class="o">=</span> <span class="mh">32&#39;h1A110808</span>
<a name="l-15"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-16"></a>    <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">clk_i</span><span class="p">,</span>
<a name="l-17"></a>    <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-18"></a>
<a name="l-19"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">boot_addr_i</span><span class="p">,</span>              <span class="c1">// also used for mtvec</span>
<a name="l-20"></a>    <span class="k">input</span>  <span class="k">logic</span>                   <span class="n">req_i</span><span class="p">,</span>                    <span class="c1">// instruction request control</span>
<a name="l-21"></a>
<a name="l-22"></a>    <span class="c1">// instruction cache interface</span>
<a name="l-23"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">instr_req_o</span><span class="p">,</span>
<a name="l-24"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">instr_addr_o</span><span class="p">,</span>
<a name="l-25"></a>    <span class="k">input</span>  <span class="k">logic</span>                  <span class="n">instr_gnt_i</span><span class="p">,</span>
<a name="l-26"></a>    <span class="k">input</span>  <span class="k">logic</span>                  <span class="n">instr_rvalid_i</span><span class="p">,</span>
<a name="l-27"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">instr_rdata_i</span><span class="p">,</span>
<a name="l-28"></a>    <span class="k">input</span>  <span class="k">logic</span>                  <span class="n">instr_err_i</span><span class="p">,</span>
<a name="l-29"></a>    <span class="k">input</span>  <span class="k">logic</span>                  <span class="n">instr_pmp_err_i</span><span class="p">,</span>
<a name="l-30"></a>
<a name="l-31"></a>    <span class="c1">// output of ID stage</span>
<a name="l-32"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">instr_valid_id_o</span><span class="p">,</span>         <span class="c1">// instr in IF-ID is valid</span>
<a name="l-33"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">instr_new_id_o</span><span class="p">,</span>           <span class="c1">// instr in IF-ID is new</span>
<a name="l-34"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">instr_rdata_id_o</span><span class="p">,</span>         <span class="c1">// instr for ID stage</span>
<a name="l-35"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">instr_rdata_c_id_o</span><span class="p">,</span>       <span class="c1">// compressed instr for ID stage</span>
<a name="l-36"></a>                                                            <span class="c1">// (mtval), meaningful only if</span>
<a name="l-37"></a>                                                            <span class="c1">// instr_is_compressed_id_o = 1&#39;b1</span>
<a name="l-38"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">instr_is_compressed_id_o</span><span class="p">,</span> <span class="c1">// compressed decoder thinks this</span>
<a name="l-39"></a>                                                            <span class="c1">// is a compressed instr</span>
<a name="l-40"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">instr_fetch_err_o</span><span class="p">,</span>        <span class="c1">// bus error on fetch</span>
<a name="l-41"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">illegal_c_insn_id_o</span><span class="p">,</span>      <span class="c1">// compressed decoder thinks this</span>
<a name="l-42"></a>                                                            <span class="c1">// is an invalid instr</span>
<a name="l-43"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">pc_if_o</span><span class="p">,</span>
<a name="l-44"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">pc_id_o</span><span class="p">,</span>
<a name="l-45"></a>
<a name="l-46"></a>    <span class="c1">// control signals</span>
<a name="l-47"></a>    <span class="k">input</span>  <span class="k">logic</span>                  <span class="n">instr_valid_clear_i</span><span class="p">,</span>      <span class="c1">// clear instr valid bit in IF-ID</span>
<a name="l-48"></a>    <span class="k">input</span>  <span class="k">logic</span>                  <span class="n">pc_set_i</span><span class="p">,</span>                 <span class="c1">// set the PC to a new value</span>
<a name="l-49"></a>    <span class="k">input</span>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">pc_sel_e</span>     <span class="n">pc_mux_i</span><span class="p">,</span>                 <span class="c1">// selector for PC multiplexer</span>
<a name="l-50"></a>    <span class="k">input</span>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">exc_pc_sel_e</span> <span class="n">exc_pc_mux_i</span><span class="p">,</span>             <span class="c1">// selects ISR address</span>
<a name="l-51"></a>    <span class="k">input</span>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">exc_cause_e</span>  <span class="n">exc_cause</span><span class="p">,</span>                <span class="c1">// selects ISR address for</span>
<a name="l-52"></a>                                                            <span class="c1">// vectorized interrupt lines</span>
<a name="l-53"></a>    <span class="c1">// jump and branch target</span>
<a name="l-54"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">jump_target_ex_i</span><span class="p">,</span>         <span class="c1">// jump target address</span>
<a name="l-55"></a>
<a name="l-56"></a>    <span class="c1">// CSRs</span>
<a name="l-57"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">csr_mepc_i</span><span class="p">,</span>               <span class="c1">// PC to restore after handling</span>
<a name="l-58"></a>                                                            <span class="c1">// the interrupt/exception</span>
<a name="l-59"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">csr_depc_i</span><span class="p">,</span>               <span class="c1">// PC to restore after handling</span>
<a name="l-60"></a>                                                            <span class="c1">// the debug request</span>
<a name="l-61"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">csr_mtvec_i</span><span class="p">,</span>              <span class="c1">// base PC to jump to on exception</span>
<a name="l-62"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">csr_mtvec_init_o</span><span class="p">,</span>         <span class="c1">// tell CS regfile to init mtvec</span>
<a name="l-63"></a>
<a name="l-64"></a>    <span class="c1">// pipeline stall</span>
<a name="l-65"></a>    <span class="k">input</span>  <span class="k">logic</span>                  <span class="n">id_in_ready_i</span><span class="p">,</span>            <span class="c1">// ID stage is ready for new instr</span>
<a name="l-66"></a>
<a name="l-67"></a>    <span class="c1">// misc signals</span>
<a name="l-68"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">if_busy_o</span><span class="p">,</span>                <span class="c1">// IF stage is busy fetching instr</span>
<a name="l-69"></a>    <span class="k">output</span> <span class="k">logic</span>                  <span class="n">perf_imiss_o</span>              <span class="c1">// instr fetch miss</span>
<a name="l-70"></a><span class="p">);</span>
<a name="l-71"></a>
<a name="l-72"></a>  <span class="kn">import</span> <span class="nn">ibex_pkg::*</span><span class="p">;</span>
<a name="l-73"></a>
<a name="l-74"></a>  <span class="k">logic</span>              <span class="n">offset_in_init_d</span><span class="p">,</span> <span class="n">offset_in_init_q</span><span class="p">;</span>
<a name="l-75"></a>  <span class="k">logic</span>              <span class="n">have_instr</span><span class="p">;</span>
<a name="l-76"></a>
<a name="l-77"></a>  <span class="c1">// prefetch buffer related signals</span>
<a name="l-78"></a>  <span class="k">logic</span>              <span class="n">prefetch_busy</span><span class="p">;</span>
<a name="l-79"></a>  <span class="k">logic</span>              <span class="n">branch_req</span><span class="p">;</span>
<a name="l-80"></a>  <span class="k">logic</span>       <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fetch_addr_n</span><span class="p">;</span>
<a name="l-81"></a>
<a name="l-82"></a>  <span class="k">logic</span>              <span class="n">fetch_valid</span><span class="p">;</span>
<a name="l-83"></a>  <span class="k">logic</span>              <span class="n">fetch_ready</span><span class="p">;</span>
<a name="l-84"></a>  <span class="k">logic</span>       <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fetch_rdata</span><span class="p">;</span>
<a name="l-85"></a>  <span class="k">logic</span>       <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fetch_addr</span><span class="p">;</span>
<a name="l-86"></a>  <span class="k">logic</span>              <span class="n">fetch_err</span><span class="p">;</span>
<a name="l-87"></a>
<a name="l-88"></a>  <span class="k">logic</span>       <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">exc_pc</span><span class="p">;</span>
<a name="l-89"></a>
<a name="l-90"></a>  <span class="k">logic</span>        <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">irq_id</span><span class="p">;</span>
<a name="l-91"></a>  <span class="k">logic</span>              <span class="n">unused_irq_bit</span><span class="p">;</span>
<a name="l-92"></a>
<a name="l-93"></a>  <span class="k">logic</span>              <span class="n">if_id_pipe_reg_we</span><span class="p">;</span> <span class="c1">// IF-ID pipeline reg write enable</span>
<a name="l-94"></a>
<a name="l-95"></a>  <span class="k">logic</span>        <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">unused_boot_addr</span><span class="p">;</span>
<a name="l-96"></a>  <span class="k">logic</span>        <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">unused_csr_mtvec</span><span class="p">;</span>
<a name="l-97"></a>
<a name="l-98"></a>  <span class="k">assign</span> <span class="n">unused_boot_addr</span> <span class="o">=</span> <span class="n">boot_addr_i</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-99"></a>  <span class="k">assign</span> <span class="n">unused_csr_mtvec</span> <span class="o">=</span> <span class="n">csr_mtvec_i</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-100"></a>
<a name="l-101"></a>  <span class="c1">// extract interrupt ID from exception cause</span>
<a name="l-102"></a>  <span class="k">assign</span> <span class="n">irq_id</span>         <span class="o">=</span> <span class="p">{</span><span class="n">exc_cause</span><span class="p">};</span>
<a name="l-103"></a>  <span class="k">assign</span> <span class="n">unused_irq_bit</span> <span class="o">=</span> <span class="n">irq_id</span><span class="p">[</span><span class="mh">5</span><span class="p">];</span>   <span class="c1">// MSB distinguishes interrupts from exceptions</span>
<a name="l-104"></a>
<a name="l-105"></a>  <span class="c1">// exception PC selection mux</span>
<a name="l-106"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">exc_pc_mux</span>
<a name="l-107"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">exc_pc_mux_i</span><span class="p">)</span>
<a name="l-108"></a>      <span class="nl">EXC_PC_EXC:</span>     <span class="n">exc_pc</span> <span class="o">=</span> <span class="p">{</span> <span class="n">csr_mtvec_i</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span> <span class="mh">8&#39;h00</span>                    <span class="p">};</span>
<a name="l-109"></a>      <span class="nl">EXC_PC_IRQ:</span>     <span class="n">exc_pc</span> <span class="o">=</span> <span class="p">{</span> <span class="n">csr_mtvec_i</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">irq_id</span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="mh">2</span><span class="mb">&#39;b00</span> <span class="p">};</span>
<a name="l-110"></a>      <span class="nl">EXC_PC_DBD:</span>     <span class="n">exc_pc</span> <span class="o">=</span> <span class="n">DmHaltAddr</span><span class="p">;</span>
<a name="l-111"></a>      <span class="nl">EXC_PC_DBG_EXC:</span> <span class="n">exc_pc</span> <span class="o">=</span> <span class="n">DmExceptionAddr</span><span class="p">;</span>
<a name="l-112"></a>      <span class="k">default</span><span class="o">:</span>        <span class="n">exc_pc</span> <span class="o">=</span> <span class="p">&#39;</span><span class="no">X</span><span class="p">;</span>
<a name="l-113"></a>    <span class="k">endcase</span>
<a name="l-114"></a>  <span class="k">end</span>
<a name="l-115"></a>
<a name="l-116"></a>  <span class="c1">// fetch address selection mux</span>
<a name="l-117"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">fetch_addr_mux</span>
<a name="l-118"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">pc_mux_i</span><span class="p">)</span>
<a name="l-119"></a>      <span class="nl">PC_BOOT:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="p">{</span> <span class="n">boot_addr_i</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span> <span class="mh">8&#39;h80</span> <span class="p">};</span>
<a name="l-120"></a>      <span class="nl">PC_JUMP:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">jump_target_ex_i</span><span class="p">;</span>
<a name="l-121"></a>      <span class="nl">PC_EXC:</span>  <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">exc_pc</span><span class="p">;</span>                       <span class="c1">// set PC to exception handler</span>
<a name="l-122"></a>      <span class="nl">PC_ERET:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">csr_mepc_i</span><span class="p">;</span>                   <span class="c1">// restore PC when returning from EXC</span>
<a name="l-123"></a>      <span class="nl">PC_DRET:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">csr_depc_i</span><span class="p">;</span>
<a name="l-124"></a>      <span class="k">default</span><span class="o">:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="p">&#39;</span><span class="no">X</span><span class="p">;</span>
<a name="l-125"></a>    <span class="k">endcase</span>
<a name="l-126"></a>  <span class="k">end</span>
<a name="l-127"></a>
<a name="l-128"></a>  <span class="c1">// tell CS register file to initialize mtvec on boot</span>
<a name="l-129"></a>  <span class="k">assign</span> <span class="n">csr_mtvec_init_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">pc_mux_i</span> <span class="o">==</span> <span class="no">PC_BOOT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pc_set_i</span><span class="p">;</span>
<a name="l-130"></a>
<a name="l-131"></a>  <span class="c1">// prefetch buffer, caches a fixed number of instructions</span>
<a name="l-132"></a>  <span class="n">ibex_prefetch_buffer</span> <span class="n">prefetch_buffer_i</span> <span class="p">(</span>
<a name="l-133"></a>      <span class="p">.</span><span class="n">clk_i</span>             <span class="p">(</span> <span class="n">clk_i</span>                       <span class="p">),</span>
<a name="l-134"></a>      <span class="p">.</span><span class="n">rst_ni</span>            <span class="p">(</span> <span class="n">rst_ni</span>                      <span class="p">),</span>
<a name="l-135"></a>
<a name="l-136"></a>      <span class="p">.</span><span class="n">req_i</span>             <span class="p">(</span> <span class="n">req_i</span>                       <span class="p">),</span>
<a name="l-137"></a>
<a name="l-138"></a>      <span class="p">.</span><span class="n">branch_i</span>          <span class="p">(</span> <span class="n">branch_req</span>                  <span class="p">),</span>
<a name="l-139"></a>      <span class="p">.</span><span class="n">addr_i</span>            <span class="p">(</span> <span class="p">{</span><span class="n">fetch_addr_n</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}</span>  <span class="p">),</span>
<a name="l-140"></a>
<a name="l-141"></a>      <span class="p">.</span><span class="n">ready_i</span>           <span class="p">(</span> <span class="n">fetch_ready</span>                 <span class="p">),</span>
<a name="l-142"></a>      <span class="p">.</span><span class="n">valid_o</span>           <span class="p">(</span> <span class="n">fetch_valid</span>                 <span class="p">),</span>
<a name="l-143"></a>      <span class="p">.</span><span class="n">rdata_o</span>           <span class="p">(</span> <span class="n">fetch_rdata</span>                 <span class="p">),</span>
<a name="l-144"></a>      <span class="p">.</span><span class="n">addr_o</span>            <span class="p">(</span> <span class="n">fetch_addr</span>                  <span class="p">),</span>
<a name="l-145"></a>      <span class="p">.</span><span class="n">err_o</span>             <span class="p">(</span> <span class="n">fetch_err</span>                   <span class="p">),</span>
<a name="l-146"></a>
<a name="l-147"></a>      <span class="c1">// goes to instruction memory / instruction cache</span>
<a name="l-148"></a>      <span class="p">.</span><span class="n">instr_req_o</span>       <span class="p">(</span> <span class="n">instr_req_o</span>                 <span class="p">),</span>
<a name="l-149"></a>      <span class="p">.</span><span class="n">instr_addr_o</span>      <span class="p">(</span> <span class="n">instr_addr_o</span>                <span class="p">),</span>
<a name="l-150"></a>      <span class="p">.</span><span class="n">instr_gnt_i</span>       <span class="p">(</span> <span class="n">instr_gnt_i</span>                 <span class="p">),</span>
<a name="l-151"></a>      <span class="p">.</span><span class="n">instr_rvalid_i</span>    <span class="p">(</span> <span class="n">instr_rvalid_i</span>              <span class="p">),</span>
<a name="l-152"></a>      <span class="p">.</span><span class="n">instr_rdata_i</span>     <span class="p">(</span> <span class="n">instr_rdata_i</span>               <span class="p">),</span>
<a name="l-153"></a>      <span class="p">.</span><span class="n">instr_err_i</span>       <span class="p">(</span> <span class="n">instr_err_i</span>                 <span class="p">),</span>
<a name="l-154"></a>      <span class="p">.</span><span class="n">instr_pmp_err_i</span>   <span class="p">(</span> <span class="n">instr_pmp_err_i</span>             <span class="p">),</span>
<a name="l-155"></a>
<a name="l-156"></a>      <span class="c1">// Prefetch Buffer Status</span>
<a name="l-157"></a>      <span class="p">.</span><span class="n">busy_o</span>            <span class="p">(</span> <span class="n">prefetch_busy</span>               <span class="p">)</span>
<a name="l-158"></a>  <span class="p">);</span>
<a name="l-159"></a>
<a name="l-160"></a>
<a name="l-161"></a>  <span class="c1">// offset initialization state</span>
<a name="l-162"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-163"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-164"></a>      <span class="n">offset_in_init_q</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-165"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-166"></a>      <span class="n">offset_in_init_q</span> <span class="o">&lt;=</span> <span class="n">offset_in_init_d</span><span class="p">;</span>
<a name="l-167"></a>    <span class="k">end</span>
<a name="l-168"></a>  <span class="k">end</span>
<a name="l-169"></a>
<a name="l-170"></a>  <span class="c1">// offset initialization related transition logic</span>
<a name="l-171"></a>  <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-172"></a>    <span class="n">offset_in_init_d</span> <span class="o">=</span> <span class="n">offset_in_init_q</span><span class="p">;</span>
<a name="l-173"></a>
<a name="l-174"></a>    <span class="n">fetch_ready</span>      <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-175"></a>    <span class="n">branch_req</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-176"></a>    <span class="n">have_instr</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-177"></a>
<a name="l-178"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">offset_in_init_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-179"></a>      <span class="c1">// no valid instruction data for ID stage, assume aligned</span>
<a name="l-180"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">req_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-181"></a>        <span class="n">branch_req</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-182"></a>        <span class="n">offset_in_init_d</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-183"></a>      <span class="k">end</span>
<a name="l-184"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-185"></a>      <span class="c1">// an instruction is ready for ID stage</span>
<a name="l-186"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">fetch_valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-187"></a>        <span class="n">have_instr</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-188"></a>
<a name="l-189"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">req_i</span> <span class="o">&amp;&amp;</span> <span class="n">if_id_pipe_reg_we</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-190"></a>          <span class="n">fetch_ready</span>      <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-191"></a>          <span class="n">offset_in_init_d</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-192"></a>        <span class="k">end</span>
<a name="l-193"></a>      <span class="k">end</span>
<a name="l-194"></a>    <span class="k">end</span>
<a name="l-195"></a>
<a name="l-196"></a>    <span class="c1">// take care of jumps and branches</span>
<a name="l-197"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">pc_set_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-198"></a>      <span class="n">have_instr</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-199"></a>
<a name="l-200"></a>      <span class="c1">// switch to new PC from ID stage</span>
<a name="l-201"></a>      <span class="n">branch_req</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-202"></a>      <span class="n">offset_in_init_d</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-203"></a>    <span class="k">end</span>
<a name="l-204"></a>  <span class="k">end</span>
<a name="l-205"></a>
<a name="l-206"></a>  <span class="k">assign</span> <span class="n">pc_if_o</span>      <span class="o">=</span> <span class="n">fetch_addr</span><span class="p">;</span>
<a name="l-207"></a>  <span class="k">assign</span> <span class="n">if_busy_o</span>    <span class="o">=</span> <span class="n">prefetch_busy</span><span class="p">;</span>
<a name="l-208"></a>  <span class="k">assign</span> <span class="n">perf_imiss_o</span> <span class="o">=</span> <span class="o">~</span><span class="n">fetch_valid</span> <span class="o">|</span> <span class="n">branch_req</span><span class="p">;</span>
<a name="l-209"></a>
<a name="l-210"></a>  <span class="c1">// compressed instruction decoding, or more precisely compressed instruction</span>
<a name="l-211"></a>  <span class="c1">// expander</span>
<a name="l-212"></a>  <span class="c1">//</span>
<a name="l-213"></a>  <span class="c1">// since it does not matter where we decompress instructions, we do it here</span>
<a name="l-214"></a>  <span class="c1">// to ease timing closure</span>
<a name="l-215"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">instr_decompressed</span><span class="p">;</span>
<a name="l-216"></a>  <span class="k">logic</span>        <span class="n">illegal_c_insn</span><span class="p">;</span>
<a name="l-217"></a>  <span class="k">logic</span>        <span class="n">instr_is_compressed_int</span><span class="p">;</span>
<a name="l-218"></a>
<a name="l-219"></a>  <span class="n">ibex_compressed_decoder</span> <span class="n">compressed_decoder_i</span> <span class="p">(</span>
<a name="l-220"></a>      <span class="p">.</span><span class="n">instr_i</span>         <span class="p">(</span> <span class="n">fetch_rdata</span>             <span class="p">),</span>
<a name="l-221"></a>      <span class="p">.</span><span class="n">instr_o</span>         <span class="p">(</span> <span class="n">instr_decompressed</span>      <span class="p">),</span>
<a name="l-222"></a>      <span class="p">.</span><span class="n">is_compressed_o</span> <span class="p">(</span> <span class="n">instr_is_compressed_int</span> <span class="p">),</span>
<a name="l-223"></a>      <span class="p">.</span><span class="n">illegal_instr_o</span> <span class="p">(</span> <span class="n">illegal_c_insn</span>          <span class="p">)</span>
<a name="l-224"></a>  <span class="p">);</span>
<a name="l-225"></a>
<a name="l-226"></a>  <span class="c1">// IF-ID pipeline registers, frozen when the ID stage is stalled</span>
<a name="l-227"></a>  <span class="k">assign</span> <span class="n">if_id_pipe_reg_we</span> <span class="o">=</span> <span class="n">have_instr</span> <span class="o">&amp;</span> <span class="n">id_in_ready_i</span><span class="p">;</span>
<a name="l-228"></a>
<a name="l-229"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">if_id_pipeline_regs</span>
<a name="l-230"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-231"></a>      <span class="n">instr_new_id_o</span>             <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-232"></a>      <span class="n">instr_valid_id_o</span>           <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-233"></a>      <span class="n">instr_rdata_id_o</span>           <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-234"></a>      <span class="n">instr_fetch_err_o</span>          <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-235"></a>      <span class="n">instr_rdata_c_id_o</span>         <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-236"></a>      <span class="n">instr_is_compressed_id_o</span>   <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-237"></a>      <span class="n">illegal_c_insn_id_o</span>        <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-238"></a>      <span class="n">pc_id_o</span>                    <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-239"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-240"></a>      <span class="n">instr_new_id_o</span>             <span class="o">&lt;=</span> <span class="n">if_id_pipe_reg_we</span><span class="p">;</span>
<a name="l-241"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">if_id_pipe_reg_we</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-242"></a>        <span class="n">instr_valid_id_o</span>         <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-243"></a>        <span class="n">instr_rdata_id_o</span>         <span class="o">&lt;=</span> <span class="n">instr_decompressed</span><span class="p">;</span>
<a name="l-244"></a>        <span class="n">instr_fetch_err_o</span>        <span class="o">&lt;=</span> <span class="n">fetch_err</span><span class="p">;</span>
<a name="l-245"></a>        <span class="n">instr_rdata_c_id_o</span>       <span class="o">&lt;=</span> <span class="n">fetch_rdata</span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-246"></a>        <span class="n">instr_is_compressed_id_o</span> <span class="o">&lt;=</span> <span class="n">instr_is_compressed_int</span><span class="p">;</span>
<a name="l-247"></a>        <span class="n">illegal_c_insn_id_o</span>      <span class="o">&lt;=</span> <span class="n">illegal_c_insn</span><span class="p">;</span>
<a name="l-248"></a>        <span class="n">pc_id_o</span>                  <span class="o">&lt;=</span> <span class="n">pc_if_o</span><span class="p">;</span>
<a name="l-249"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">instr_valid_clear_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-250"></a>        <span class="n">instr_valid_id_o</span>         <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-251"></a>      <span class="k">end</span>
<a name="l-252"></a>    <span class="k">end</span>
<a name="l-253"></a>  <span class="k">end</span>
<a name="l-254"></a>
<a name="l-255"></a>  <span class="c1">////////////////</span>
<a name="l-256"></a>  <span class="c1">// Assertions //</span>
<a name="l-257"></a>  <span class="c1">////////////////</span>
<a name="l-258"></a><span class="no">`ifndef</span> <span class="no">VERILATOR</span>
<a name="l-259"></a>  <span class="c1">// the boot address needs to be aligned to 256 bytes</span>
<a name="l-260"></a>  <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-261"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="p">(</span><span class="n">boot_addr_i</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">8&#39;h00</span><span class="p">)</span> <span class="p">)</span> <span class="k">else</span>
<a name="l-262"></a>      <span class="n">$error</span><span class="p">(</span><span class="s">&quot;The provided boot address is not aligned to 256 bytes&quot;</span><span class="p">);</span>
<a name="l-263"></a>
<a name="l-264"></a>  <span class="c1">// there should never be a grant when there is no request</span>
<a name="l-265"></a>  <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-266"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="p">(</span><span class="n">instr_gnt_i</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">instr_req_o</span><span class="p">)</span> <span class="p">)</span> <span class="k">else</span>
<a name="l-267"></a>      <span class="n">$warning</span><span class="p">(</span><span class="s">&quot;There was a grant without a request&quot;</span><span class="p">);</span>
<a name="l-268"></a>
<a name="l-269"></a>  <span class="c1">// assert that the address is word aligned when request is sent</span>
<a name="l-270"></a>  <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-271"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="p">(</span><span class="n">instr_req_o</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">instr_addr_o</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">)</span> <span class="p">)</span> <span class="k">else</span>
<a name="l-272"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;Instruction address not word aligned&quot;</span><span class="p">);</span>
<a name="l-273"></a><span class="no">`endif</span>
<a name="l-274"></a>
<a name="l-275"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table></body>
</html>
