
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.70
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k alu4.v

yosys> verific -vlog2k alu4.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'alu4.v'

yosys> synth_rs -top alu4 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.69

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top alu4

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] alu4.v:3: compiling module 'alu4'
VERIFIC-WARNING [VERI-1209] alu4.v:457: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:458: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:459: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:460: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:461: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:462: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:463: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:464: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:465: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:466: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:467: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:468: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:469: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:470: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:471: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:472: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:473: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:474: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:475: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:476: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:477: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:478: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:479: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:480: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:481: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:482: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:483: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:484: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:485: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:486: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:487: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:488: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:489: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:490: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:491: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:492: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:493: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:494: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:495: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:496: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:497: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:498: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:499: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:500: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:501: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:502: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:503: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:504: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:505: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:506: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:507: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:508: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:509: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:510: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:511: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:512: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:513: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:514: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:515: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:516: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:517: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:518: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:519: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:520: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:521: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:522: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:523: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:524: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:525: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:526: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:527: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:528: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:529: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:530: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:531: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:532: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:533: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:534: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:535: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:536: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:537: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:538: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:539: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:540: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:541: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:542: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:543: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:544: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:545: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:546: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:547: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:548: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:549: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:550: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:551: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:552: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:553: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:554: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:555: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:556: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:557: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:558: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:559: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:560: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:561: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:562: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:563: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:564: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:565: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:566: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:567: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:568: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:569: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:570: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:571: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:572: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:573: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:574: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:575: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:576: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:577: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:578: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:579: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:580: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:581: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:582: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:583: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:584: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:585: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:586: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:587: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:588: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:589: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:590: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:591: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:592: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:593: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:595: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:596: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:597: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:598: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:599: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:601: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:602: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:603: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:604: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:605: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:606: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:607: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:608: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:609: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:610: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:611: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:613: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:615: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:616: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:618: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:619: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:620: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:623: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:624: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:625: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:626: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:627: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:629: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:630: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:631: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:632: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:633: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:634: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:635: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:636: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:637: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:638: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:640: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:641: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:642: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:643: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:644: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:645: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:646: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:647: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:648: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:649: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:650: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:652: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:654: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:655: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:656: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:657: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:658: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:659: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:661: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:662: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:663: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:664: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:665: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:666: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:667: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:668: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:669: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:670: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:671: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:672: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:673: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:674: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:675: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:676: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:677: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:678: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:679: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:680: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:681: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:682: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:683: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:684: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:685: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:686: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:687: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:688: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:689: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:690: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:691: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:692: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:693: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:694: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:695: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:696: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:697: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:699: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:700: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:701: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:702: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:703: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:704: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:705: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:706: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:708: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:709: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:710: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:711: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:712: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:713: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:714: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:715: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:716: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:717: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:718: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:719: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:720: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:721: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:722: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:723: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:724: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:725: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:726: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:727: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:728: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:729: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:730: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:731: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:732: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:733: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:734: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:735: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:736: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:737: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:738: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:739: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:740: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:741: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:742: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:743: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:744: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:745: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:746: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:747: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:748: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:749: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:750: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:751: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:752: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:753: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:754: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:755: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:756: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:757: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:758: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:759: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:760: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:761: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:762: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:763: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:764: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:765: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:766: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:767: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:768: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:769: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:770: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:771: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:772: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:773: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:774: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:775: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:776: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:777: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:779: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:780: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:781: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:782: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:783: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:784: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:785: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:786: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:787: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:788: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:790: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:791: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:792: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:793: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:794: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:795: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:797: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:799: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:800: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:801: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:802: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:803: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:804: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:805: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:806: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:807: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:808: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:809: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:810: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:811: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:812: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:813: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:814: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:815: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:817: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:818: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:819: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:820: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:821: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:822: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:823: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:824: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:825: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:826: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:827: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:828: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:829: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:831: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:832: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:833: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:834: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:835: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:836: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:837: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:838: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:839: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:840: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:841: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:842: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:843: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:844: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:845: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:846: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:847: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:848: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:849: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:850: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:851: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:852: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:853: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:854: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:855: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:856: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:857: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:858: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:859: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:860: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:861: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:862: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:863: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:864: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:865: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:866: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:867: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:868: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:869: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:870: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:871: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:872: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:873: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:874: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:875: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:876: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:877: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:878: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:879: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:880: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:881: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:882: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:883: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:884: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:885: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:886: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:887: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:888: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:889: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:890: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:891: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:892: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:893: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:894: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] alu4.v:895: expression size 4 truncated to fit in target size 1
Importing module alu4.

3.4.1. Analyzing design hierarchy..
Top module:  \alu4

3.4.2. Analyzing design hierarchy..
Top module:  \alu4
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 441 unused wires.
<suppressed ~440 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module alu4...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.25. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.25.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> fsm_opt

3.25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_merge -nomux

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.31. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.32. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> opt_expr

3.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 1

yosys> wreduce -keepdc

3.35. Executing WREDUCE pass (reducing word size of cells).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_3$alu4.v:457$444 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_5$alu4.v:458$447 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_7$alu4.v:459$450 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_7$alu4.v:459$450 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_9$alu4.v:460$453 ($shr).
Removed top 24 bits (of 32) from port A of cell alu4.$verific$shift_right_11$alu4.v:461$456 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_11$alu4.v:461$456 ($shr).
Removed top 28 bits (of 32) from port A of cell alu4.$verific$shift_right_13$alu4.v:462$459 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_13$alu4.v:462$459 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_15$alu4.v:463$462 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_17$alu4.v:464$465 ($shr).
Removed top 4 bits (of 64) from port A of cell alu4.$verific$shift_right_19$alu4.v:465$468 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_19$alu4.v:465$468 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_21$alu4.v:466$471 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_21$alu4.v:466$471 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_23$alu4.v:467$474 ($shr).
Removed top 48 bits (of 64) from port A of cell alu4.$verific$shift_right_25$alu4.v:468$477 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_25$alu4.v:468$477 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_27$alu4.v:469$480 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_27$alu4.v:469$480 ($shr).
Removed top 11 bits (of 64) from port A of cell alu4.$verific$shift_right_29$alu4.v:470$483 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_29$alu4.v:470$483 ($shr).
Removed top 56 bits (of 64) from port A of cell alu4.$verific$shift_right_31$alu4.v:471$486 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_31$alu4.v:471$486 ($shr).
Removed top 28 bits (of 32) from port A of cell alu4.$verific$shift_right_33$alu4.v:472$489 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_33$alu4.v:472$489 ($shr).
Removed top 56 bits (of 64) from port A of cell alu4.$verific$shift_right_35$alu4.v:473$492 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_35$alu4.v:473$492 ($shr).
Removed top 24 bits (of 64) from port A of cell alu4.$verific$shift_right_37$alu4.v:474$495 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_37$alu4.v:474$495 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_39$alu4.v:475$498 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_39$alu4.v:475$498 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_41$alu4.v:476$501 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_43$alu4.v:477$504 ($shr).
Removed top 62 bits (of 64) from port A of cell alu4.$verific$shift_right_45$alu4.v:478$507 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_45$alu4.v:478$507 ($shr).
Removed top 56 bits (of 64) from port A of cell alu4.$verific$shift_right_47$alu4.v:479$510 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_47$alu4.v:479$510 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_49$alu4.v:480$513 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_49$alu4.v:480$513 ($shr).
Removed top 3 bits (of 32) from port A of cell alu4.$verific$shift_right_51$alu4.v:481$516 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_51$alu4.v:481$516 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_53$alu4.v:482$519 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_55$alu4.v:483$522 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_55$alu4.v:483$522 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_57$alu4.v:484$525 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_57$alu4.v:484$525 ($shr).
Removed top 3 bits (of 8) from port A of cell alu4.$verific$shift_right_59$alu4.v:485$528 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_59$alu4.v:485$528 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_61$alu4.v:486$531 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_61$alu4.v:486$531 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_63$alu4.v:487$534 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_63$alu4.v:487$534 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_65$alu4.v:488$537 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_67$alu4.v:489$540 ($shr).
Removed top 63 bits (of 64) from port A of cell alu4.$verific$shift_right_69$alu4.v:490$543 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_69$alu4.v:490$543 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_71$alu4.v:491$546 ($shr).
Removed top 7 bits (of 8) from port A of cell alu4.$verific$shift_right_73$alu4.v:492$549 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_73$alu4.v:492$549 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_75$alu4.v:493$552 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_75$alu4.v:493$552 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_77$alu4.v:494$555 ($shr).
Removed top 4 bits (of 32) from port A of cell alu4.$verific$shift_right_79$alu4.v:495$558 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_79$alu4.v:495$558 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_81$alu4.v:496$561 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_83$alu4.v:497$564 ($shr).
Removed top 12 bits (of 16) from port A of cell alu4.$verific$shift_right_85$alu4.v:498$567 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_85$alu4.v:498$567 ($shr).
Removed top 62 bits (of 64) from port A of cell alu4.$verific$shift_right_87$alu4.v:499$570 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_87$alu4.v:499$570 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_89$alu4.v:500$573 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_91$alu4.v:501$576 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_91$alu4.v:501$576 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_93$alu4.v:502$579 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_93$alu4.v:502$579 ($shr).
Removed top 14 bits (of 64) from port A of cell alu4.$verific$shift_right_95$alu4.v:503$582 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_95$alu4.v:503$582 ($shr).
Removed top 4 bits (of 32) from port A of cell alu4.$verific$shift_right_97$alu4.v:504$585 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_97$alu4.v:504$585 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_99$alu4.v:505$588 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_101$alu4.v:506$591 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_103$alu4.v:507$594 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_103$alu4.v:507$594 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_105$alu4.v:508$597 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_105$alu4.v:508$597 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_107$alu4.v:509$600 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_107$alu4.v:509$600 ($shr).
Removed top 7 bits (of 8) from port A of cell alu4.$verific$shift_right_109$alu4.v:510$603 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_109$alu4.v:510$603 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_111$alu4.v:511$606 ($shr).
Removed top 4 bits (of 64) from port A of cell alu4.$verific$shift_right_113$alu4.v:512$609 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_113$alu4.v:512$609 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_115$alu4.v:513$612 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_115$alu4.v:513$612 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_117$alu4.v:514$615 ($shr).
Removed top 28 bits (of 64) from port A of cell alu4.$verific$shift_right_119$alu4.v:515$618 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_119$alu4.v:515$618 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_121$alu4.v:516$621 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_121$alu4.v:516$621 ($shr).
Removed top 15 bits (of 64) from port A of cell alu4.$verific$shift_right_123$alu4.v:517$624 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_123$alu4.v:517$624 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_125$alu4.v:518$627 ($shr).
Removed top 62 bits (of 64) from port A of cell alu4.$verific$shift_right_127$alu4.v:519$630 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_127$alu4.v:519$630 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_129$alu4.v:520$633 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_129$alu4.v:520$633 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_131$alu4.v:521$636 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_131$alu4.v:521$636 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_133$alu4.v:522$639 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_133$alu4.v:522$639 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_135$alu4.v:523$642 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_137$alu4.v:524$645 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_137$alu4.v:524$645 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_139$alu4.v:525$648 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_139$alu4.v:525$648 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_141$alu4.v:526$651 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_143$alu4.v:527$654 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_143$alu4.v:527$654 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_145$alu4.v:528$657 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_145$alu4.v:528$657 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_147$alu4.v:529$660 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_147$alu4.v:529$660 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_149$alu4.v:530$663 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_151$alu4.v:531$666 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_153$alu4.v:532$669 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_153$alu4.v:532$669 ($shr).
Removed top 31 bits (of 32) from port A of cell alu4.$verific$shift_right_155$alu4.v:533$672 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_155$alu4.v:533$672 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_157$alu4.v:534$675 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_157$alu4.v:534$675 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_159$alu4.v:535$678 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_161$alu4.v:536$681 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_163$alu4.v:537$684 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_163$alu4.v:537$684 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_165$alu4.v:538$687 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_167$alu4.v:539$690 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_169$alu4.v:540$693 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_171$alu4.v:541$696 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_173$alu4.v:542$699 ($shr).
Removed top 3 bits (of 32) from port A of cell alu4.$verific$shift_right_175$alu4.v:543$702 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_175$alu4.v:543$702 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_177$alu4.v:544$705 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_177$alu4.v:544$705 ($shr).
Removed top 8 bits (of 64) from port A of cell alu4.$verific$shift_right_179$alu4.v:545$708 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_179$alu4.v:545$708 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_181$alu4.v:546$711 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_183$alu4.v:547$714 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_185$alu4.v:548$717 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_187$alu4.v:549$720 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_187$alu4.v:549$720 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_189$alu4.v:550$723 ($shr).
Removed top 1 bits (of 16) from port A of cell alu4.$verific$shift_right_191$alu4.v:551$726 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_191$alu4.v:551$726 ($shr).
Removed top 12 bits (of 32) from port A of cell alu4.$verific$shift_right_193$alu4.v:552$729 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_193$alu4.v:552$729 ($shr).
Removed top 3 bits (of 8) from port A of cell alu4.$verific$shift_right_195$alu4.v:553$732 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_195$alu4.v:553$732 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_197$alu4.v:554$735 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_199$alu4.v:555$738 ($shr).
Removed top 6 bits (of 32) from port A of cell alu4.$verific$shift_right_201$alu4.v:556$741 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_201$alu4.v:556$741 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_203$alu4.v:557$744 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_203$alu4.v:557$744 ($shr).
Removed top 4 bits (of 64) from port A of cell alu4.$verific$shift_right_205$alu4.v:558$747 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_205$alu4.v:558$747 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_207$alu4.v:559$750 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_207$alu4.v:559$750 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_209$alu4.v:560$753 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_209$alu4.v:560$753 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_211$alu4.v:561$756 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_213$alu4.v:562$759 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_215$alu4.v:563$762 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_215$alu4.v:563$762 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_217$alu4.v:564$765 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_219$alu4.v:565$768 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_219$alu4.v:565$768 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_221$alu4.v:566$771 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_221$alu4.v:566$771 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_223$alu4.v:567$774 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_225$alu4.v:568$777 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_225$alu4.v:568$777 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_227$alu4.v:569$780 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_227$alu4.v:569$780 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_229$alu4.v:570$783 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_229$alu4.v:570$783 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_231$alu4.v:571$786 ($shr).
Removed top 4 bits (of 32) from port A of cell alu4.$verific$shift_right_233$alu4.v:572$789 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_233$alu4.v:572$789 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_235$alu4.v:573$792 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_235$alu4.v:573$792 ($shr).
Removed top 6 bits (of 64) from port A of cell alu4.$verific$shift_right_237$alu4.v:574$795 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_237$alu4.v:574$795 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_239$alu4.v:575$798 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_239$alu4.v:575$798 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_241$alu4.v:576$801 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_241$alu4.v:576$801 ($shr).
Removed top 4 bits (of 64) from port A of cell alu4.$verific$shift_right_243$alu4.v:577$804 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_243$alu4.v:577$804 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_245$alu4.v:578$807 ($shr).
Removed top 2 bits (of 32) from port A of cell alu4.$verific$shift_right_247$alu4.v:579$810 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_247$alu4.v:579$810 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_249$alu4.v:580$813 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_251$alu4.v:581$816 ($shr).
Removed top 3 bits (of 64) from port A of cell alu4.$verific$shift_right_253$alu4.v:582$819 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_253$alu4.v:582$819 ($shr).
Removed top 12 bits (of 64) from port A of cell alu4.$verific$shift_right_255$alu4.v:583$822 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_255$alu4.v:583$822 ($shr).
Removed top 56 bits (of 64) from port A of cell alu4.$verific$shift_right_257$alu4.v:584$825 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_257$alu4.v:584$825 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_259$alu4.v:585$828 ($shr).
Removed top 8 bits (of 16) from port A of cell alu4.$verific$shift_right_261$alu4.v:586$831 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_261$alu4.v:586$831 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_263$alu4.v:587$834 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_263$alu4.v:587$834 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_265$alu4.v:588$837 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_265$alu4.v:588$837 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_267$alu4.v:589$840 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_269$alu4.v:590$843 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_269$alu4.v:590$843 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_271$alu4.v:591$846 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_273$alu4.v:592$849 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_275$alu4.v:593$852 ($shr).
Removed top 32 bits (of 64) from port A of cell alu4.$verific$shift_right_277$alu4.v:594$855 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_277$alu4.v:594$855 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_279$alu4.v:595$858 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_281$alu4.v:596$861 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_281$alu4.v:596$861 ($shr).
Removed top 11 bits (of 64) from port A of cell alu4.$verific$shift_right_283$alu4.v:597$864 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_283$alu4.v:597$864 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_285$alu4.v:598$867 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_285$alu4.v:598$867 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_287$alu4.v:599$870 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_287$alu4.v:599$870 ($shr).
Removed top 62 bits (of 64) from port A of cell alu4.$verific$shift_right_289$alu4.v:600$873 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_289$alu4.v:600$873 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_291$alu4.v:601$876 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_291$alu4.v:601$876 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_293$alu4.v:602$879 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_293$alu4.v:602$879 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_295$alu4.v:603$882 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_297$alu4.v:604$885 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_297$alu4.v:604$885 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_299$alu4.v:605$888 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_301$alu4.v:606$891 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_301$alu4.v:606$891 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_303$alu4.v:607$894 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_305$alu4.v:608$897 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_305$alu4.v:608$897 ($shr).
Removed top 12 bits (of 16) from port A of cell alu4.$verific$shift_right_307$alu4.v:609$900 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_307$alu4.v:609$900 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_309$alu4.v:610$903 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_309$alu4.v:610$903 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_311$alu4.v:611$906 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_311$alu4.v:611$906 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_313$alu4.v:612$909 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_315$alu4.v:613$912 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_315$alu4.v:613$912 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_317$alu4.v:614$915 ($shr).
Removed top 4 bits (of 32) from port A of cell alu4.$verific$shift_right_319$alu4.v:615$918 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_319$alu4.v:615$918 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_321$alu4.v:616$921 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_321$alu4.v:616$921 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_323$alu4.v:617$924 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_323$alu4.v:617$924 ($shr).
Removed top 24 bits (of 64) from port A of cell alu4.$verific$shift_right_325$alu4.v:618$927 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_325$alu4.v:618$927 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_327$alu4.v:619$930 ($shr).
Removed top 14 bits (of 16) from port A of cell alu4.$verific$shift_right_329$alu4.v:620$933 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_329$alu4.v:620$933 ($shr).
Removed top 14 bits (of 64) from port A of cell alu4.$verific$shift_right_331$alu4.v:621$936 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_331$alu4.v:621$936 ($shr).
Removed top 20 bits (of 64) from port A of cell alu4.$verific$shift_right_333$alu4.v:622$939 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_333$alu4.v:622$939 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_335$alu4.v:623$942 ($shr).
Removed top 7 bits (of 8) from port A of cell alu4.$verific$shift_right_337$alu4.v:624$945 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_337$alu4.v:624$945 ($shr).
Removed top 17 bits (of 64) from port A of cell alu4.$verific$shift_right_339$alu4.v:625$948 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_339$alu4.v:625$948 ($shr).
Removed top 24 bits (of 32) from port A of cell alu4.$verific$shift_right_341$alu4.v:626$951 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_341$alu4.v:626$951 ($shr).
Removed top 7 bits (of 8) from port A of cell alu4.$verific$shift_right_343$alu4.v:627$954 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_343$alu4.v:627$954 ($shr).
Removed top 56 bits (of 64) from port A of cell alu4.$verific$shift_right_345$alu4.v:628$957 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_345$alu4.v:628$957 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_347$alu4.v:629$960 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_347$alu4.v:629$960 ($shr).
Removed top 24 bits (of 32) from port A of cell alu4.$verific$shift_right_349$alu4.v:630$963 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_349$alu4.v:630$963 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_351$alu4.v:631$966 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_353$alu4.v:632$969 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_353$alu4.v:632$969 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_355$alu4.v:633$972 ($shr).
Removed top 5 bits (of 32) from port A of cell alu4.$verific$shift_right_357$alu4.v:634$975 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_357$alu4.v:634$975 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_359$alu4.v:635$978 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_359$alu4.v:635$978 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_361$alu4.v:636$981 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_361$alu4.v:636$981 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_363$alu4.v:637$984 ($shr).
Removed top 8 bits (of 64) from port A of cell alu4.$verific$shift_right_365$alu4.v:638$987 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_365$alu4.v:638$987 ($shr).
Removed top 21 bits (of 64) from port A of cell alu4.$verific$shift_right_367$alu4.v:639$990 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_367$alu4.v:639$990 ($shr).
Removed top 14 bits (of 16) from port A of cell alu4.$verific$shift_right_369$alu4.v:640$993 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_369$alu4.v:640$993 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_371$alu4.v:641$996 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_371$alu4.v:641$996 ($shr).
Removed top 4 bits (of 64) from port A of cell alu4.$verific$shift_right_373$alu4.v:642$999 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_373$alu4.v:642$999 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_375$alu4.v:643$1002 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_377$alu4.v:644$1005 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_377$alu4.v:644$1005 ($shr).
Removed top 24 bits (of 32) from port A of cell alu4.$verific$shift_right_379$alu4.v:645$1008 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_379$alu4.v:645$1008 ($shr).
Removed top 11 bits (of 32) from port A of cell alu4.$verific$shift_right_381$alu4.v:646$1011 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_381$alu4.v:646$1011 ($shr).
Removed top 24 bits (of 32) from port A of cell alu4.$verific$shift_right_383$alu4.v:647$1014 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_383$alu4.v:647$1014 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_385$alu4.v:648$1017 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_385$alu4.v:648$1017 ($shr).
Removed top 62 bits (of 64) from port A of cell alu4.$verific$shift_right_387$alu4.v:649$1020 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_387$alu4.v:649$1020 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_389$alu4.v:650$1023 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_389$alu4.v:650$1023 ($shr).
Removed top 7 bits (of 64) from port A of cell alu4.$verific$shift_right_391$alu4.v:651$1026 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_391$alu4.v:651$1026 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_393$alu4.v:652$1029 ($shr).
Removed top 16 bits (of 64) from port A of cell alu4.$verific$shift_right_395$alu4.v:653$1032 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_395$alu4.v:653$1032 ($shr).
Removed top 14 bits (of 16) from port A of cell alu4.$verific$shift_right_397$alu4.v:654$1035 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_397$alu4.v:654$1035 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_399$alu4.v:655$1038 ($shr).
Removed top 16 bits (of 64) from port A of cell alu4.$verific$shift_right_401$alu4.v:656$1041 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_401$alu4.v:656$1041 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_403$alu4.v:657$1044 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_403$alu4.v:657$1044 ($shr).
Removed top 14 bits (of 16) from port A of cell alu4.$verific$shift_right_405$alu4.v:658$1047 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_405$alu4.v:658$1047 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_407$alu4.v:659$1050 ($shr).
Removed top 28 bits (of 32) from port A of cell alu4.$verific$shift_right_409$alu4.v:660$1053 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_409$alu4.v:660$1053 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_411$alu4.v:661$1056 ($shr).
Removed top 21 bits (of 64) from port A of cell alu4.$verific$shift_right_413$alu4.v:662$1059 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_413$alu4.v:662$1059 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_415$alu4.v:663$1062 ($shr).
Removed top 8 bits (of 16) from port A of cell alu4.$verific$shift_right_417$alu4.v:664$1065 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_417$alu4.v:664$1065 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_419$alu4.v:665$1068 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_419$alu4.v:665$1068 ($shr).
Removed top 12 bits (of 16) from port A of cell alu4.$verific$shift_right_421$alu4.v:666$1071 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_421$alu4.v:666$1071 ($shr).
Removed top 28 bits (of 32) from port A of cell alu4.$verific$shift_right_423$alu4.v:667$1074 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_423$alu4.v:667$1074 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_425$alu4.v:668$1077 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_425$alu4.v:668$1077 ($shr).
Removed top 16 bits (of 32) from port A of cell alu4.$verific$shift_right_427$alu4.v:669$1080 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_427$alu4.v:669$1080 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_429$alu4.v:670$1083 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_431$alu4.v:671$1086 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_433$alu4.v:672$1089 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_433$alu4.v:672$1089 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_435$alu4.v:673$1092 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_437$alu4.v:674$1095 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_439$alu4.v:675$1098 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_439$alu4.v:675$1098 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_441$alu4.v:676$1101 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_441$alu4.v:676$1101 ($shr).
Removed top 24 bits (of 32) from port A of cell alu4.$verific$shift_right_443$alu4.v:677$1104 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_443$alu4.v:677$1104 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_445$alu4.v:678$1107 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_445$alu4.v:678$1107 ($shr).
Removed top 3 bits (of 8) from port A of cell alu4.$verific$shift_right_447$alu4.v:679$1110 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_447$alu4.v:679$1110 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_449$alu4.v:680$1113 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_449$alu4.v:680$1113 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_451$alu4.v:681$1116 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_451$alu4.v:681$1116 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_453$alu4.v:682$1119 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_455$alu4.v:683$1122 ($shr).
Removed top 28 bits (of 32) from port A of cell alu4.$verific$shift_right_457$alu4.v:684$1125 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_457$alu4.v:684$1125 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_459$alu4.v:685$1128 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_461$alu4.v:686$1131 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_461$alu4.v:686$1131 ($shr).
Removed top 8 bits (of 64) from port A of cell alu4.$verific$shift_right_463$alu4.v:687$1134 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_463$alu4.v:687$1134 ($shr).
Removed top 24 bits (of 32) from port A of cell alu4.$verific$shift_right_465$alu4.v:688$1137 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_465$alu4.v:688$1137 ($shr).
Removed top 2 bits (of 16) from port A of cell alu4.$verific$shift_right_467$alu4.v:689$1140 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_467$alu4.v:689$1140 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_469$alu4.v:690$1143 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_471$alu4.v:691$1146 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_471$alu4.v:691$1146 ($shr).
Removed top 5 bits (of 16) from port A of cell alu4.$verific$shift_right_473$alu4.v:692$1149 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_473$alu4.v:692$1149 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_475$alu4.v:693$1152 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_475$alu4.v:693$1152 ($shr).
Removed top 21 bits (of 64) from port A of cell alu4.$verific$shift_right_477$alu4.v:694$1155 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_477$alu4.v:694$1155 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_479$alu4.v:695$1158 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_481$alu4.v:696$1161 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_483$alu4.v:697$1164 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_483$alu4.v:697$1164 ($shr).
Removed top 6 bits (of 64) from port A of cell alu4.$verific$shift_right_485$alu4.v:698$1167 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_485$alu4.v:698$1167 ($shr).
Removed top 56 bits (of 64) from port A of cell alu4.$verific$shift_right_487$alu4.v:699$1170 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_487$alu4.v:699$1170 ($shr).
Removed top 1 bits (of 16) from port A of cell alu4.$verific$shift_right_489$alu4.v:700$1173 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_489$alu4.v:700$1173 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_491$alu4.v:701$1176 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_491$alu4.v:701$1176 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_493$alu4.v:702$1179 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_493$alu4.v:702$1179 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_495$alu4.v:703$1182 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_497$alu4.v:704$1185 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_497$alu4.v:704$1185 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_499$alu4.v:705$1188 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_499$alu4.v:705$1188 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_501$alu4.v:706$1191 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_503$alu4.v:707$1194 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_503$alu4.v:707$1194 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_505$alu4.v:708$1197 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_507$alu4.v:709$1200 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_507$alu4.v:709$1200 ($shr).
Removed top 4 bits (of 64) from port A of cell alu4.$verific$shift_right_509$alu4.v:710$1203 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_509$alu4.v:710$1203 ($shr).
Removed top 28 bits (of 64) from port A of cell alu4.$verific$shift_right_511$alu4.v:711$1206 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_511$alu4.v:711$1206 ($shr).
Removed top 8 bits (of 64) from port A of cell alu4.$verific$shift_right_513$alu4.v:712$1209 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_513$alu4.v:712$1209 ($shr).
Removed top 7 bits (of 8) from port A of cell alu4.$verific$shift_right_515$alu4.v:713$1212 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_515$alu4.v:713$1212 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_517$alu4.v:714$1215 ($shr).
Removed top 4 bits (of 64) from port A of cell alu4.$verific$shift_right_519$alu4.v:715$1218 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_519$alu4.v:715$1218 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_521$alu4.v:716$1221 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_521$alu4.v:716$1221 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_523$alu4.v:717$1224 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_525$alu4.v:718$1227 ($shr).
Removed top 12 bits (of 16) from port A of cell alu4.$verific$shift_right_527$alu4.v:719$1230 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_527$alu4.v:719$1230 ($shr).
Removed top 5 bits (of 64) from port A of cell alu4.$verific$shift_right_529$alu4.v:720$1233 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_529$alu4.v:720$1233 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_531$alu4.v:721$1236 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_533$alu4.v:722$1239 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_533$alu4.v:722$1239 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_535$alu4.v:723$1242 ($shr).
Removed top 1 bits (of 8) from port A of cell alu4.$verific$shift_right_537$alu4.v:724$1245 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_537$alu4.v:724$1245 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_539$alu4.v:725$1248 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_541$alu4.v:726$1251 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_543$alu4.v:727$1254 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_545$alu4.v:728$1257 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_545$alu4.v:728$1257 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_547$alu4.v:729$1260 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_549$alu4.v:730$1263 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_549$alu4.v:730$1263 ($shr).
Removed top 2 bits (of 32) from port A of cell alu4.$verific$shift_right_551$alu4.v:731$1266 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_551$alu4.v:731$1266 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_553$alu4.v:732$1269 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_553$alu4.v:732$1269 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_555$alu4.v:733$1272 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_557$alu4.v:734$1275 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_557$alu4.v:734$1275 ($shr).
Removed top 30 bits (of 32) from port A of cell alu4.$verific$shift_right_559$alu4.v:735$1278 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_559$alu4.v:735$1278 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_561$alu4.v:736$1281 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_563$alu4.v:737$1284 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_563$alu4.v:737$1284 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_565$alu4.v:738$1287 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_567$alu4.v:739$1290 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_569$alu4.v:740$1293 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_571$alu4.v:741$1296 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_573$alu4.v:742$1299 ($shr).
Removed top 3 bits (of 64) from port A of cell alu4.$verific$shift_right_575$alu4.v:743$1302 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_575$alu4.v:743$1302 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_577$alu4.v:744$1305 ($shr).
Removed top 2 bits (of 32) from port A of cell alu4.$verific$shift_right_579$alu4.v:745$1308 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_579$alu4.v:745$1308 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_581$alu4.v:746$1311 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_581$alu4.v:746$1311 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_583$alu4.v:747$1314 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_583$alu4.v:747$1314 ($shr).
Removed top 2 bits (of 16) from port A of cell alu4.$verific$shift_right_585$alu4.v:748$1317 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_585$alu4.v:748$1317 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_587$alu4.v:749$1320 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_589$alu4.v:750$1323 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_591$alu4.v:751$1326 ($shr).
Removed top 3 bits (of 64) from port A of cell alu4.$verific$shift_right_593$alu4.v:752$1329 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_593$alu4.v:752$1329 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_595$alu4.v:753$1332 ($shr).
Removed top 28 bits (of 32) from port A of cell alu4.$verific$shift_right_597$alu4.v:754$1335 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_597$alu4.v:754$1335 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_599$alu4.v:755$1338 ($shr).
Removed top 12 bits (of 64) from port A of cell alu4.$verific$shift_right_601$alu4.v:756$1341 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_601$alu4.v:756$1341 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_603$alu4.v:757$1344 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_605$alu4.v:758$1347 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_607$alu4.v:759$1350 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_607$alu4.v:759$1350 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_609$alu4.v:760$1353 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_611$alu4.v:761$1356 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_611$alu4.v:761$1356 ($shr).
Removed top 4 bits (of 32) from port A of cell alu4.$verific$shift_right_613$alu4.v:762$1359 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_613$alu4.v:762$1359 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_615$alu4.v:763$1362 ($shr).
Removed top 8 bits (of 64) from port A of cell alu4.$verific$shift_right_617$alu4.v:764$1365 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_617$alu4.v:764$1365 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_619$alu4.v:765$1368 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_621$alu4.v:766$1371 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_623$alu4.v:767$1374 ($shr).
Removed top 30 bits (of 32) from port A of cell alu4.$verific$shift_right_625$alu4.v:768$1377 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_625$alu4.v:768$1377 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_627$alu4.v:769$1380 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_627$alu4.v:769$1380 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_629$alu4.v:770$1383 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_629$alu4.v:770$1383 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_631$alu4.v:771$1386 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_633$alu4.v:772$1389 ($shr).
Removed top 9 bits (of 64) from port A of cell alu4.$verific$shift_right_635$alu4.v:773$1392 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_635$alu4.v:773$1392 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_637$alu4.v:774$1395 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_639$alu4.v:775$1398 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_641$alu4.v:776$1401 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_641$alu4.v:776$1401 ($shr).
Removed top 5 bits (of 64) from port A of cell alu4.$verific$shift_right_643$alu4.v:777$1404 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_643$alu4.v:777$1404 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_645$alu4.v:778$1407 ($shr).
Removed top 3 bits (of 16) from port A of cell alu4.$verific$shift_right_647$alu4.v:779$1410 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_647$alu4.v:779$1410 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_649$alu4.v:780$1413 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_651$alu4.v:781$1416 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_653$alu4.v:782$1419 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_653$alu4.v:782$1419 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_655$alu4.v:783$1422 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_655$alu4.v:783$1422 ($shr).
Removed top 8 bits (of 16) from port A of cell alu4.$verific$shift_right_657$alu4.v:784$1425 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_657$alu4.v:784$1425 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_659$alu4.v:785$1428 ($shr).
Removed top 4 bits (of 64) from port A of cell alu4.$verific$shift_right_661$alu4.v:786$1431 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_661$alu4.v:786$1431 ($shr).
Removed top 3 bits (of 64) from port A of cell alu4.$verific$shift_right_663$alu4.v:787$1434 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_663$alu4.v:787$1434 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_665$alu4.v:788$1437 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_667$alu4.v:789$1440 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_669$alu4.v:790$1443 ($shr).
Removed top 31 bits (of 32) from port A of cell alu4.$verific$shift_right_671$alu4.v:791$1446 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_671$alu4.v:791$1446 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_673$alu4.v:792$1449 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_675$alu4.v:793$1452 ($shr).
Removed top 3 bits (of 32) from port A of cell alu4.$verific$shift_right_677$alu4.v:794$1455 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_677$alu4.v:794$1455 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_679$alu4.v:795$1458 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_679$alu4.v:795$1458 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_681$alu4.v:796$1461 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_681$alu4.v:796$1461 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_683$alu4.v:797$1464 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_685$alu4.v:798$1467 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_685$alu4.v:798$1467 ($shr).
Removed top 10 bits (of 64) from port A of cell alu4.$verific$shift_right_687$alu4.v:799$1470 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_687$alu4.v:799$1470 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_689$alu4.v:800$1473 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_691$alu4.v:801$1476 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_693$alu4.v:802$1479 ($shr).
Removed top 48 bits (of 64) from port A of cell alu4.$verific$shift_right_695$alu4.v:803$1482 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_695$alu4.v:803$1482 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_697$alu4.v:804$1485 ($shr).
Removed top 18 bits (of 64) from port A of cell alu4.$verific$shift_right_699$alu4.v:805$1488 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_699$alu4.v:805$1488 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_701$alu4.v:806$1491 ($shr).
Removed top 16 bits (of 64) from port A of cell alu4.$verific$shift_right_703$alu4.v:807$1494 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_703$alu4.v:807$1494 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_705$alu4.v:808$1497 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_707$alu4.v:809$1500 ($shr).
Removed top 30 bits (of 64) from port A of cell alu4.$verific$shift_right_709$alu4.v:810$1503 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_709$alu4.v:810$1503 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_711$alu4.v:811$1506 ($shr).
Removed top 8 bits (of 32) from port A of cell alu4.$verific$shift_right_713$alu4.v:812$1509 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_713$alu4.v:812$1509 ($shr).
Removed top 30 bits (of 64) from port A of cell alu4.$verific$shift_right_715$alu4.v:813$1512 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_715$alu4.v:813$1512 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_717$alu4.v:814$1515 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_717$alu4.v:814$1515 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_719$alu4.v:815$1518 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_719$alu4.v:815$1518 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_721$alu4.v:816$1521 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_721$alu4.v:816$1521 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_723$alu4.v:817$1524 ($shr).
Removed top 16 bits (of 64) from port A of cell alu4.$verific$shift_right_725$alu4.v:818$1527 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_725$alu4.v:818$1527 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_727$alu4.v:819$1530 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_727$alu4.v:819$1530 ($shr).
Removed top 11 bits (of 64) from port A of cell alu4.$verific$shift_right_729$alu4.v:820$1533 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_729$alu4.v:820$1533 ($shr).
Removed top 7 bits (of 64) from port A of cell alu4.$verific$shift_right_731$alu4.v:821$1536 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_731$alu4.v:821$1536 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_733$alu4.v:822$1539 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_735$alu4.v:823$1542 ($shr).
Removed top 7 bits (of 16) from port A of cell alu4.$verific$shift_right_737$alu4.v:824$1545 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_737$alu4.v:824$1545 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_739$alu4.v:825$1548 ($shr).
Removed top 15 bits (of 32) from port A of cell alu4.$verific$shift_right_741$alu4.v:826$1551 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_741$alu4.v:826$1551 ($shr).
Removed top 6 bits (of 64) from port A of cell alu4.$verific$shift_right_743$alu4.v:827$1554 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_743$alu4.v:827$1554 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_745$alu4.v:828$1557 ($shr).
Removed top 12 bits (of 64) from port A of cell alu4.$verific$shift_right_747$alu4.v:829$1560 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_747$alu4.v:829$1560 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_749$alu4.v:830$1563 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_749$alu4.v:830$1563 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_751$alu4.v:831$1566 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_753$alu4.v:832$1569 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_753$alu4.v:832$1569 ($shr).
Removed top 2 bits (of 64) from port A of cell alu4.$verific$shift_right_755$alu4.v:833$1572 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_755$alu4.v:833$1572 ($shr).
Removed top 56 bits (of 64) from port A of cell alu4.$verific$shift_right_757$alu4.v:834$1575 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_757$alu4.v:834$1575 ($shr).
Removed top 7 bits (of 64) from port A of cell alu4.$verific$shift_right_759$alu4.v:835$1578 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_759$alu4.v:835$1578 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_761$alu4.v:836$1581 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_763$alu4.v:837$1584 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_763$alu4.v:837$1584 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_765$alu4.v:838$1587 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_767$alu4.v:839$1590 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_767$alu4.v:839$1590 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_769$alu4.v:840$1593 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_769$alu4.v:840$1593 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_771$alu4.v:841$1596 ($shr).
Removed top 30 bits (of 32) from port A of cell alu4.$verific$shift_right_773$alu4.v:842$1599 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_773$alu4.v:842$1599 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_775$alu4.v:843$1602 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_775$alu4.v:843$1602 ($shr).
Removed top 1 bits (of 8) from port A of cell alu4.$verific$shift_right_777$alu4.v:844$1605 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_777$alu4.v:844$1605 ($shr).
Removed top 30 bits (of 64) from port A of cell alu4.$verific$shift_right_779$alu4.v:845$1608 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_779$alu4.v:845$1608 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_781$alu4.v:846$1611 ($shr).
Removed top 60 bits (of 64) from port A of cell alu4.$verific$shift_right_783$alu4.v:847$1614 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_783$alu4.v:847$1614 ($shr).
Removed top 9 bits (of 64) from port A of cell alu4.$verific$shift_right_785$alu4.v:848$1617 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_785$alu4.v:848$1617 ($shr).
Removed top 3 bits (of 32) from port A of cell alu4.$verific$shift_right_787$alu4.v:849$1620 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_787$alu4.v:849$1620 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_789$alu4.v:850$1623 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_791$alu4.v:851$1626 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_793$alu4.v:852$1629 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_793$alu4.v:852$1629 ($shr).
Removed top 2 bits (of 32) from port A of cell alu4.$verific$shift_right_795$alu4.v:853$1632 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_795$alu4.v:853$1632 ($shr).
Removed top 15 bits (of 64) from port A of cell alu4.$verific$shift_right_797$alu4.v:854$1635 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_797$alu4.v:854$1635 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_799$alu4.v:855$1638 ($shr).
Removed top 14 bits (of 16) from port A of cell alu4.$verific$shift_right_801$alu4.v:856$1641 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_801$alu4.v:856$1641 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_803$alu4.v:857$1644 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_803$alu4.v:857$1644 ($shr).
Removed top 2 bits (of 32) from port A of cell alu4.$verific$shift_right_805$alu4.v:858$1647 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_805$alu4.v:858$1647 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_807$alu4.v:859$1650 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_809$alu4.v:860$1653 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_809$alu4.v:860$1653 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_811$alu4.v:861$1656 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_811$alu4.v:861$1656 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_813$alu4.v:862$1659 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_813$alu4.v:862$1659 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_815$alu4.v:863$1662 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_817$alu4.v:864$1665 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_819$alu4.v:865$1668 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_821$alu4.v:866$1671 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_821$alu4.v:866$1671 ($shr).
Removed top 48 bits (of 64) from port A of cell alu4.$verific$shift_right_823$alu4.v:867$1674 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_823$alu4.v:867$1674 ($shr).
Removed top 8 bits (of 64) from port A of cell alu4.$verific$shift_right_825$alu4.v:868$1677 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_825$alu4.v:868$1677 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_827$alu4.v:869$1680 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_827$alu4.v:869$1680 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_829$alu4.v:870$1683 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_831$alu4.v:871$1686 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_831$alu4.v:871$1686 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_833$alu4.v:872$1689 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_835$alu4.v:873$1692 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_835$alu4.v:873$1692 ($shr).
Removed top 1 bits (of 64) from port A of cell alu4.$verific$shift_right_837$alu4.v:874$1695 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_837$alu4.v:874$1695 ($shr).
Removed top 4 bits (of 8) from port A of cell alu4.$verific$shift_right_839$alu4.v:875$1698 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_839$alu4.v:875$1698 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_841$alu4.v:876$1701 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_841$alu4.v:876$1701 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_843$alu4.v:877$1704 ($shr).
Removed top 12 bits (of 16) from port A of cell alu4.$verific$shift_right_845$alu4.v:878$1707 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_845$alu4.v:878$1707 ($shr).
Removed top 6 bits (of 8) from port A of cell alu4.$verific$shift_right_847$alu4.v:879$1710 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_847$alu4.v:879$1710 ($shr).
Removed top 30 bits (of 64) from port A of cell alu4.$verific$shift_right_849$alu4.v:880$1713 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_849$alu4.v:880$1713 ($shr).
Removed top 7 bits (of 8) from port A of cell alu4.$verific$shift_right_851$alu4.v:881$1716 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_851$alu4.v:881$1716 ($shr).
Removed top 7 bits (of 8) from port A of cell alu4.$verific$shift_right_853$alu4.v:882$1719 ($shr).
Removed top 7 bits (of 8) from port Y of cell alu4.$verific$shift_right_853$alu4.v:882$1719 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_855$alu4.v:883$1722 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_857$alu4.v:884$1725 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_857$alu4.v:884$1725 ($shr).
Removed top 2 bits (of 4) from port A of cell alu4.$verific$shift_right_859$alu4.v:885$1728 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_859$alu4.v:885$1728 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_861$alu4.v:886$1731 ($shr).
Removed top 16 bits (of 32) from port A of cell alu4.$verific$shift_right_863$alu4.v:887$1734 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_863$alu4.v:887$1734 ($shr).
Removed top 8 bits (of 64) from port A of cell alu4.$verific$shift_right_865$alu4.v:888$1737 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_865$alu4.v:888$1737 ($shr).
Removed top 1 bits (of 32) from port A of cell alu4.$verific$shift_right_867$alu4.v:889$1740 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_867$alu4.v:889$1740 ($shr).
Removed top 4 bits (of 32) from port A of cell alu4.$verific$shift_right_869$alu4.v:890$1743 ($shr).
Removed top 31 bits (of 32) from port Y of cell alu4.$verific$shift_right_869$alu4.v:890$1743 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_871$alu4.v:891$1746 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_873$alu4.v:892$1749 ($shr).
Removed top 8 bits (of 16) from port A of cell alu4.$verific$shift_right_875$alu4.v:893$1752 ($shr).
Removed top 15 bits (of 16) from port Y of cell alu4.$verific$shift_right_875$alu4.v:893$1752 ($shr).
Removed top 63 bits (of 64) from port Y of cell alu4.$verific$shift_right_877$alu4.v:894$1755 ($shr).
Removed top 3 bits (of 4) from port A of cell alu4.$verific$shift_right_879$alu4.v:895$1758 ($shr).
Removed top 3 bits (of 4) from port Y of cell alu4.$verific$shift_right_879$alu4.v:895$1758 ($shr).

yosys> peepopt

3.36. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 439 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.38. Executing BMUXMAP pass.

yosys> demuxmap

3.39. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.40. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module alu4:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_merge -nomux

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.46. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.47. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 1

yosys> stat

3.50. Printing statistics.

=== alu4 ===

   Number of wires:                453
   Number of wire bits:            453
   Number of public wires:         453
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                439
     $shr                          439


yosys> memory -nomap

3.51. Executing MEMORY pass.

yosys> opt_mem

3.51.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.51.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.51.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.51.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.51.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.51.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> memory_share

3.51.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.51.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.51.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> memory_collect

3.51.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.52. Printing statistics.

=== alu4 ===

   Number of wires:                453
   Number of wire bits:            453
   Number of public wires:         453
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                439
     $shr                          439


yosys> muxpack

3.53. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> pmuxtree

3.55. Executing PMUXTREE pass.

yosys> muxpack

3.56. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> memory_map

3.57. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.58. Printing statistics.

=== alu4 ===

   Number of wires:                453
   Number of wire bits:            453
   Number of public wires:         453
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                439
     $shr                          439


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.59. Executing TECHMAP pass (map to technology primitives).

3.59.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.59.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.59.3. Continuing TECHMAP pass.
Using template $paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:dd82cc8f56718d9bef264d17642f9b17d003df37$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e29a215e5d28e5859c6f16cf9e7ffb6d17975abd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d390c18b00be935923c1f45924b6efe6a16149fa$paramod$ba09590fafdf9e15f05fdc893cc4624f74dc8918\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3f9699738cfeec5b258115cda92d714f151ca5cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5703 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc954829f9d2795b9eae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:35966691972b6598b933d3d15b68ae4ca375d8c7$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2411 debug messages>

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:352181c9c669d1ea37bd53cfc1331f4518280ebc$paramod$8d3a0ae5903b04032c33aed60bf1374dfe3eac52\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:27043079f6081df3852736d09e7c9717dc93e234$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1150 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0e4c346eaa7d4d39aebea448e1d6aabe41b3679$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0e4c346eaa7d4d39aebea448e1d6aabe41b3679$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0e4c346eaa7d4d39aebea448e1d6aabe41b3679$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f0e4c346eaa7d4d39aebea448e1d6aabe41b3679$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0e4c346eaa7d4d39aebea448e1d6aabe41b3679$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:f0e4c346eaa7d4d39aebea448e1d6aabe41b3679$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:f0e4c346eaa7d4d39aebea448e1d6aabe41b3679$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005opt_muxtree

3.59.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005opt_expr -mux_undef -mux_bool -fine

3.59.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~33 debug messages>

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005clean -purge
Removed 6 unused cells and 11 unused wires.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:04a5e80065dc4f3d71d95d2f420df08c4ad2e9cf$paramod$76631d58320f00c0a2ec9c3369f84492485c2df5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:878c328297eccef36214d7c78fd3926c28c8db81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:878c328297eccef36214d7c78fd3926c28c8db81$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:878c328297eccef36214d7c78fd3926c28c8db81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~742 debug messages>

yosys [$paramod$constmap:878c328297eccef36214d7c78fd3926c28c8db81$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:878c328297eccef36214d7c78fd3926c28c8db81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:878c328297eccef36214d7c78fd3926c28c8db81$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:878c328297eccef36214d7c78fd3926c28c8db81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0e951c340deb422a540ba22738349c55f1760218$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0e951c340deb422a540ba22738349c55f1760218$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0e951c340deb422a540ba22738349c55f1760218$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:0e951c340deb422a540ba22738349c55f1760218$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0e951c340deb422a540ba22738349c55f1760218$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:0e951c340deb422a540ba22738349c55f1760218$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:0e951c340deb422a540ba22738349c55f1760218$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:bdf260b87a64934846044ce02f2aa4171319fc5d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1086 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b44df8816a53961ec601262421c4b23070387228$paramod$828969d0457e6491a6113ef73bee5f899a800f75\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:5fa85fba532cf527bb302c43dcdd5f247c2ec5e4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5fa85fba532cf527bb302c43dcdd5f247c2ec5e4$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5fa85fba532cf527bb302c43dcdd5f247c2ec5e4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~950 debug messages>

yosys [$paramod$constmap:5fa85fba532cf527bb302c43dcdd5f247c2ec5e4$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5fa85fba532cf527bb302c43dcdd5f247c2ec5e4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:5fa85fba532cf527bb302c43dcdd5f247c2ec5e4$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:5fa85fba532cf527bb302c43dcdd5f247c2ec5e4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:732ada47daa9568b16b1d7115ae77cefdf4ea51f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:732ada47daa9568b16b1d7115ae77cefdf4ea51f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:732ada47daa9568b16b1d7115ae77cefdf4ea51f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:732ada47daa9568b16b1d7115ae77cefdf4ea51f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:732ada47daa9568b16b1d7115ae77cefdf4ea51f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:732ada47daa9568b16b1d7115ae77cefdf4ea51f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:732ada47daa9568b16b1d7115ae77cefdf4ea51f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf2ddcdfa59c7f5f07c4a437b0e5978a88905e1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf2ddcdfa59c7f5f07c4a437b0e5978a88905e1f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf2ddcdfa59c7f5f07c4a437b0e5978a88905e1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bf2ddcdfa59c7f5f07c4a437b0e5978a88905e1f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf2ddcdfa59c7f5f07c4a437b0e5978a88905e1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:bf2ddcdfa59c7f5f07c4a437b0e5978a88905e1f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:bf2ddcdfa59c7f5f07c4a437b0e5978a88905e1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2a13116b6e23e829531ce08b5d0d59ba4446180$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2a13116b6e23e829531ce08b5d0d59ba4446180$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2a13116b6e23e829531ce08b5d0d59ba4446180$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e2a13116b6e23e829531ce08b5d0d59ba4446180$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2a13116b6e23e829531ce08b5d0d59ba4446180$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:e2a13116b6e23e829531ce08b5d0d59ba4446180$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:e2a13116b6e23e829531ce08b5d0d59ba4446180$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a1554b0475caadb28733fdb415f8ec2ec9f8a3d8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a1554b0475caadb28733fdb415f8ec2ec9f8a3d8$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a1554b0475caadb28733fdb415f8ec2ec9f8a3d8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a1554b0475caadb28733fdb415f8ec2ec9f8a3d8$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a1554b0475caadb28733fdb415f8ec2ec9f8a3d8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:a1554b0475caadb28733fdb415f8ec2ec9f8a3d8$paramod$3c981d0c179bdd3564005185clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:a1554b0475caadb28733fdb415f8ec2ec9f8a3d8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:48a91ab09e4879cd4545f4887ee3a6645cfab328$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48a91ab09e4879cd4545f4887ee3a6645cfab328$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.183. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48a91ab09e4879cd4545f4887ee3a6645cfab328$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:48a91ab09e4879cd4545f4887ee3a6645cfab328$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48a91ab09e4879cd4545f4887ee3a6645cfab328$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:48a91ab09e4879cd4545f4887ee3a6645cfab328$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 260 unused cells and 17 unused wires.
Using template $paramod$constmap:48a91ab09e4879cd4545f4887ee3a6645cfab328$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~764 debug messages>

yosys [$paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a62692369clean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:3005a19f8852dfa541fea2561acc373a21a3f16a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:8902bb270ab6edd3d41ae512aedb784e0a1ed93d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:be4a390e145b28053de83c7231eec0b216375ae6$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:546944faa65f5cba475d0f3604ee3c11555ab2c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:546944faa65f5cba475d0f3604ee3c11555ab2c4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:546944faa65f5cba475d0f3604ee3c11555ab2c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1738 debug messages>

yosys [$paramod$constmap:546944faa65f5cba475d0f3604ee3c11555ab2c4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:546944faa65f5cba475d0f3604ee3c11555ab2c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:546944faa65f5cba475d0f3604ee3c11555ab2c4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 16 unused wires.
Using template $paramod$constmap:546944faa65f5cba475d0f3604ee3c11555ab2c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7b7eb74e731ea3072b394f0087b305808eec33d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7b7eb74e731ea3072b394f0087b305808eec33d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7b7eb74e731ea3072b394f0087b305808eec33d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f7b7eb74e731ea3072b394f0087b305808eec33d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7b7eb74e731ea3072b394f0087b305808eec33d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:f7b7eb74e731ea3072b394f0087b305808eec33d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:f7b7eb74e731ea3072b394f0087b305808eec33d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5c3935f94585f26ce51743125dc96e46d727e538$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~953 debug messages>

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:923bc2477089a7a2dda90a6b9b711783551cb8c6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:923bc2477089a7a2dda90a6b9b711783551cb8c6$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.210. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:923bc2477089a7a2dda90a6b9b711783551cb8c6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:923bc2477089a7a2dda90a6b9b711783551cb8c6$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:923bc2477089a7a2dda90a6b9b711783551cb8c6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~341 debug messages>

yosys [$paramod$constmap:923bc2477089a7a2dda90a6b9b711783551cb8c6$paramod$3c981d0c179bdd3564005185clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:923bc2477089a7a2dda90a6b9b711783551cb8c6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:0dab0e4917b2d19cd917482f1f06f8d786e58ebb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0dab0e4917b2d19cd917482f1f06f8d786e58ebb$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0dab0e4917b2d19cd917482f1f06f8d786e58ebb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0dab0e4917b2d19cd917482f1f06f8d786e58ebb$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0dab0e4917b2d19cd917482f1f06f8d786e58ebb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~146 debug messages>

yosys [$paramod$constmap:0dab0e4917b2d19cd917482f1f06f8d786e58ebb$paramod$deedaec39f914bb87de364a7clean -purge
Removed 40 unused cells and 12 unused wires.
Using template $paramod$constmap:0dab0e4917b2d19cd917482f1f06f8d786e58ebb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 75 unused cells and 14 unused wires.
Using template $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:95a78733dae9fdca4ba69ba129a7853588be7b3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:95a78733dae9fdca4ba69ba129a7853588be7b3a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:95a78733dae9fdca4ba69ba129a7853588be7b3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:95a78733dae9fdca4ba69ba129a7853588be7b3a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:95a78733dae9fdca4ba69ba129a7853588be7b3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~929 debug messages>

yosys [$paramod$constmap:95a78733dae9fdca4ba69ba129a7853588be7b3a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 205 unused cells and 16 unused wires.
Using template $paramod$constmap:95a78733dae9fdca4ba69ba129a7853588be7b3a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:4130cb5ffc9585b815b7ff13ae319cfeca9cdbcd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4130cb5ffc9585b815b7ff13ae319cfeca9cdbcd$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4130cb5ffc9585b815b7ff13ae319cfeca9cdbcd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4130cb5ffc9585b815b7ff13ae319cfeca9cdbcd$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4130cb5ffc9585b815b7ff13ae319cfeca9cdbcd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~333 debug messages>

yosys [$paramod$constmap:4130cb5ffc9585b815b7ff13ae319cfeca9cdbcd$paramod$3c981d0c179bdd3564005185clean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:4130cb5ffc9585b815b7ff13ae319cfeca9cdbcd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:86ff32b921df0f43a0be6e55c030059f15f024e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86ff32b921df0f43a0be6e55c030059f15f024e9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86ff32b921df0f43a0be6e55c030059f15f024e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:86ff32b921df0f43a0be6e55c030059f15f024e9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86ff32b921df0f43a0be6e55c030059f15f024e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~925 debug messages>

yosys [$paramod$constmap:86ff32b921df0f43a0be6e55c030059f15f024e9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 212 unused cells and 16 unused wires.
Using template $paramod$constmap:86ff32b921df0f43a0be6e55c030059f15f024e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:c8ad0783d5d050060e58305d655b233e22803cb6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c8ad0783d5d050060e58305d655b233e22803cb6$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c8ad0783d5d050060e58305d655b233e22803cb6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c8ad0783d5d050060e58305d655b233e22803cb6$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c8ad0783d5d050060e58305d655b233e22803cb6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:c8ad0783d5d050060e58305d655b233e22803cb6$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:c8ad0783d5d050060e58305d655b233e22803cb6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:912d9cf003ecd9217c8178fbcb9c293cdee99705$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:912d9cf003ecd9217c8178fbcb9c293cdee99705$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.231. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:912d9cf003ecd9217c8178fbcb9c293cdee99705$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

yosys [$paramod$constmap:912d9cf003ecd9217c8178fbcb9c293cdee99705$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:912d9cf003ecd9217c8178fbcb9c293cdee99705$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~915 debug messages>

yosys [$paramod$constmap:912d9cf003ecd9217c8178fbcb9c293cdee99705$paramod$7770928ec5556165010d8e0fclean -purge
Removed 201 unused cells and 17 unused wires.
Using template $paramod$constmap:912d9cf003ecd9217c8178fbcb9c293cdee99705$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 16 unused wires.
Using template $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:57b97be33a959c8cecd6359309402e7cbef98702$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57b97be33a959c8cecd6359309402e7cbef98702$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.237. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57b97be33a959c8cecd6359309402e7cbef98702$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:57b97be33a959c8cecd6359309402e7cbef98702$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57b97be33a959c8cecd6359309402e7cbef98702$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:57b97be33a959c8cecd6359309402e7cbef98702$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:57b97be33a959c8cecd6359309402e7cbef98702$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:08d86d94e2295c9918c052a30b81ae6a53a7cbf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:08d86d94e2295c9918c052a30b81ae6a53a7cbf1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.239. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:08d86d94e2295c9918c052a30b81ae6a53a7cbf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:08d86d94e2295c9918c052a30b81ae6a53a7cbf1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:08d86d94e2295c9918c052a30b81ae6a53a7cbf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:08d86d94e2295c9918c052a30b81ae6a53a7cbf1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:08d86d94e2295c9918c052a30b81ae6a53a7cbf1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:04404b543e7c14b1b26266eb3c8ccd7cd8f8cc66$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:04404b543e7c14b1b26266eb3c8ccd7cd8f8cc66$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:04404b543e7c14b1b26266eb3c8ccd7cd8f8cc66$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:04404b543e7c14b1b26266eb3c8ccd7cd8f8cc66$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:04404b543e7c14b1b26266eb3c8ccd7cd8f8cc66$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:04404b543e7c14b1b26266eb3c8ccd7cd8f8cc66$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:04404b543e7c14b1b26266eb3c8ccd7cd8f8cc66$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8a690e18085e43c482a19058af3ab92c0ee5fc72$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8a690e18085e43c482a19058af3ab92c0ee5fc72$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8a690e18085e43c482a19058af3ab92c0ee5fc72$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8a690e18085e43c482a19058af3ab92c0ee5fc72$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.244. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8a690e18085e43c482a19058af3ab92c0ee5fc72$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~903 debug messages>

yosys [$paramod$constmap:8a690e18085e43c482a19058af3ab92c0ee5fc72$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:8a690e18085e43c482a19058af3ab92c0ee5fc72$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c9f86525d5481202106d3cf202b40c1b74b9dc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c9f86525d5481202106d3cf202b40c1b74b9dc5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c9f86525d5481202106d3cf202b40c1b74b9dc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6c9f86525d5481202106d3cf202b40c1b74b9dc5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c9f86525d5481202106d3cf202b40c1b74b9dc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:6c9f86525d5481202106d3cf202b40c1b74b9dc5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 18 unused wires.
Using template $paramod$constmap:6c9f86525d5481202106d3cf202b40c1b74b9dc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:9dc4d362496b4523223717579f76ce95ac1ac4d4$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9dc4d362496b4523223717579f76ce95ac1ac4d4$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.247. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9dc4d362496b4523223717579f76ce95ac1ac4d4$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9dc4d362496b4523223717579f76ce95ac1ac4d4$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9dc4d362496b4523223717579f76ce95ac1ac4d4$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~313 debug messages>

yosys [$paramod$constmap:9dc4d362496b4523223717579f76ce95ac1ac4d4$paramod$bf9d9d742845b0881c720869clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:9dc4d362496b4523223717579f76ce95ac1ac4d4$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:907d92b63940dfff286e8665cef8195effa90655$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:907d92b63940dfff286e8665cef8195effa90655$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.249. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:907d92b63940dfff286e8665cef8195effa90655$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:907d92b63940dfff286e8665cef8195effa90655$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:907d92b63940dfff286e8665cef8195effa90655$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:907d92b63940dfff286e8665cef8195effa90655$paramod$7770928ec5556165010d8e0fclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:907d92b63940dfff286e8665cef8195effa90655$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.251. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:f3f9c8b6eaf11d3d078176cc15c00efca6138634$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:717854078e6462ea4d6b0ca88ff562cd4255777d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:717854078e6462ea4d6b0ca88ff562cd4255777d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:717854078e6462ea4d6b0ca88ff562cd4255777d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:717854078e6462ea4d6b0ca88ff562cd4255777d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:717854078e6462ea4d6b0ca88ff562cd4255777d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:717854078e6462ea4d6b0ca88ff562cd4255777d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:717854078e6462ea4d6b0ca88ff562cd4255777d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bb869e52b8cbab8998b15db56634868d5bb7fec6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bb869e52b8cbab8998b15db56634868d5bb7fec6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bb869e52b8cbab8998b15db56634868d5bb7fec6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bb869e52b8cbab8998b15db56634868d5bb7fec6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bb869e52b8cbab8998b15db56634868d5bb7fec6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~890 debug messages>

yosys [$paramod$constmap:bb869e52b8cbab8998b15db56634868d5bb7fec6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 238 unused cells and 16 unused wires.
Using template $paramod$constmap:bb869e52b8cbab8998b15db56634868d5bb7fec6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f8f574b8ee5b894e18d94f7555c240e27bb8b15e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~996 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e7cd2c975a6887c1ed660736837f08ce1138b890$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dc62d3cd61b7a7310d0a5224d37f13884346dab5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dc62d3cd61b7a7310d0a5224d37f13884346dab5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dc62d3cd61b7a7310d0a5224d37f13884346dab5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~707 debug messages>

yosys [$paramod$constmap:dc62d3cd61b7a7310d0a5224d37f13884346dab5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dc62d3cd61b7a7310d0a5224d37f13884346dab5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~922 debug messages>

yosys [$paramod$constmap:dc62d3cd61b7a7310d0a5224d37f13884346dab5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 213 unused cells and 16 unused wires.
Using template $paramod$constmap:dc62d3cd61b7a7310d0a5224d37f13884346dab5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a84e7789afb8a9a71605159f1935b1116a3c94f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a84e7789afb8a9a71605159f1935b1116a3c94f2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a84e7789afb8a9a71605159f1935b1116a3c94f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a84e7789afb8a9a71605159f1935b1116a3c94f2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a84e7789afb8a9a71605159f1935b1116a3c94f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~881 debug messages>

yosys [$paramod$constmap:a84e7789afb8a9a71605159f1935b1116a3c94f2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:a84e7789afb8a9a71605159f1935b1116a3c94f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.273. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~322 debug messages>

yosys [$paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c720869clean -purge
Removed 92 unused cells and 15 unused wires.
Using template $paramod$constmap:d52bd9f921791adfe8631fa98242dc85dc013ed8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6de4d392a130f9e29d9baef20b30dbc7be0fdf5a$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae414314471b2035127e3d520c02894ae2abfb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae414314471b2035127e3d520c02894ae2abfb81$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae414314471b2035127e3d520c02894ae2abfb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~783 debug messages>

yosys [$paramod$constmap:ae414314471b2035127e3d520c02894ae2abfb81$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae414314471b2035127e3d520c02894ae2abfb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:ae414314471b2035127e3d520c02894ae2abfb81$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:ae414314471b2035127e3d520c02894ae2abfb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.287. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a62692369clean -purge
Removed 224 unused cells and 17 unused wires.
Using template $paramod$constmap:d103da82e9b790547aa27b6e65f2ee7f3072b110$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf0610526f9e704b3c32f155cce496cd6e254424$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf0610526f9e704b3c32f155cce496cd6e254424$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf0610526f9e704b3c32f155cce496cd6e254424$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:cf0610526f9e704b3c32f155cce496cd6e254424$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf0610526f9e704b3c32f155cce496cd6e254424$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:cf0610526f9e704b3c32f155cce496cd6e254424$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:cf0610526f9e704b3c32f155cce496cd6e254424$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c8b6347019ce51c6e19f3d73e279eec0ca0c1c70$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c8b6347019ce51c6e19f3d73e279eec0ca0c1c70$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.291. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c8b6347019ce51c6e19f3d73e279eec0ca0c1c70$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c8b6347019ce51c6e19f3d73e279eec0ca0c1c70$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c8b6347019ce51c6e19f3d73e279eec0ca0c1c70$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:c8b6347019ce51c6e19f3d73e279eec0ca0c1c70$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 14 unused wires.
Using template $paramod$constmap:c8b6347019ce51c6e19f3d73e279eec0ca0c1c70$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:f42367e44c41422b1b8edd7316747a4ab7c2a26f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f42367e44c41422b1b8edd7316747a4ab7c2a26f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f42367e44c41422b1b8edd7316747a4ab7c2a26f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~531 debug messages>

yosys [$paramod$constmap:f42367e44c41422b1b8edd7316747a4ab7c2a26f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f42367e44c41422b1b8edd7316747a4ab7c2a26f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~341 debug messages>

yosys [$paramod$constmap:f42367e44c41422b1b8edd7316747a4ab7c2a26f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:f42367e44c41422b1b8edd7316747a4ab7c2a26f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:15bd8b3a8aa22182bc6aa60f20bdc8137fb1bf64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:15bd8b3a8aa22182bc6aa60f20bdc8137fb1bf64$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:15bd8b3a8aa22182bc6aa60f20bdc8137fb1bf64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:15bd8b3a8aa22182bc6aa60f20bdc8137fb1bf64$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:15bd8b3a8aa22182bc6aa60f20bdc8137fb1bf64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:15bd8b3a8aa22182bc6aa60f20bdc8137fb1bf64$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 17 unused wires.
Using template $paramod$constmap:15bd8b3a8aa22182bc6aa60f20bdc8137fb1bf64$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1a4f9f13dc7d4a0b930bb1ac7b1e794a4097522c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1a4f9f13dc7d4a0b930bb1ac7b1e794a4097522c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1a4f9f13dc7d4a0b930bb1ac7b1e794a4097522c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1a4f9f13dc7d4a0b930bb1ac7b1e794a4097522c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1a4f9f13dc7d4a0b930bb1ac7b1e794a4097522c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:1a4f9f13dc7d4a0b930bb1ac7b1e794a4097522c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:1a4f9f13dc7d4a0b930bb1ac7b1e794a4097522c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:850c45596baa97b14982d8eead4e0f7b75879861$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:850c45596baa97b14982d8eead4e0f7b75879861$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:850c45596baa97b14982d8eead4e0f7b75879861$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:850c45596baa97b14982d8eead4e0f7b75879861$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:850c45596baa97b14982d8eead4e0f7b75879861$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:850c45596baa97b14982d8eead4e0f7b75879861$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:850c45596baa97b14982d8eead4e0f7b75879861$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:49e0eb29aa7ed2d4a40a292a12b2944461d669cc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:49e0eb29aa7ed2d4a40a292a12b2944461d669cc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:49e0eb29aa7ed2d4a40a292a12b2944461d669cc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:49e0eb29aa7ed2d4a40a292a12b2944461d669cc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:49e0eb29aa7ed2d4a40a292a12b2944461d669cc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:49e0eb29aa7ed2d4a40a292a12b2944461d669cc$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 14 unused wires.
Using template $paramod$constmap:49e0eb29aa7ed2d4a40a292a12b2944461d669cc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~325 debug messages>

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 86 unused cells and 16 unused wires.
Using template $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:280d733f4bf30a5c6bb0b9d57e79b2a7561bf7d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:280d733f4bf30a5c6bb0b9d57e79b2a7561bf7d8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:280d733f4bf30a5c6bb0b9d57e79b2a7561bf7d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:280d733f4bf30a5c6bb0b9d57e79b2a7561bf7d8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:280d733f4bf30a5c6bb0b9d57e79b2a7561bf7d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:280d733f4bf30a5c6bb0b9d57e79b2a7561bf7d8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:280d733f4bf30a5c6bb0b9d57e79b2a7561bf7d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185clean -purge
Removed 95 unused cells and 15 unused wires.
Using template $paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b1f56cebbf070cc00c6c1c0dcd36b1a97ed65656$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d68599a3883f006f7ac0145a9fdae3654cd3c7c0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d68599a3883f006f7ac0145a9fdae3654cd3c7c0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d68599a3883f006f7ac0145a9fdae3654cd3c7c0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2153 debug messages>

yosys [$paramod$constmap:d68599a3883f006f7ac0145a9fdae3654cd3c7c0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d68599a3883f006f7ac0145a9fdae3654cd3c7c0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~890 debug messages>

yosys [$paramod$constmap:d68599a3883f006f7ac0145a9fdae3654cd3c7c0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:d68599a3883f006f7ac0145a9fdae3654cd3c7c0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2eff2dfb404cec59e953c1c2573739484dbdb69$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2eff2dfb404cec59e953c1c2573739484dbdb69$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.328. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2eff2dfb404cec59e953c1c2573739484dbdb69$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d2eff2dfb404cec59e953c1c2573739484dbdb69$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.329. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2eff2dfb404cec59e953c1c2573739484dbdb69$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:d2eff2dfb404cec59e953c1c2573739484dbdb69$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 245 unused cells and 17 unused wires.
Using template $paramod$constmap:d2eff2dfb404cec59e953c1c2573739484dbdb69$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6947c7b3cf4573e17815109ace316f2752b98eb3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6947c7b3cf4573e17815109ace316f2752b98eb3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6947c7b3cf4573e17815109ace316f2752b98eb3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~552 debug messages>

yosys [$paramod$constmap:6947c7b3cf4573e17815109ace316f2752b98eb3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6947c7b3cf4573e17815109ace316f2752b98eb3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:6947c7b3cf4573e17815109ace316f2752b98eb3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:6947c7b3cf4573e17815109ace316f2752b98eb3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8b6294a21a7fda3b8976d5626f57b96cc53cbabb$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9055f54d12291cc7068e18994e231b621b25fde5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9055f54d12291cc7068e18994e231b621b25fde5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9055f54d12291cc7068e18994e231b621b25fde5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2140 debug messages>

yosys [$paramod$constmap:9055f54d12291cc7068e18994e231b621b25fde5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9055f54d12291cc7068e18994e231b621b25fde5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~890 debug messages>

yosys [$paramod$constmap:9055f54d12291cc7068e18994e231b621b25fde5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 18 unused wires.
Using template $paramod$constmap:9055f54d12291cc7068e18994e231b621b25fde5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.354. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~274 debug messages>

yosys [$paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.355. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:a4afe3f3170d2be6bad0a4aa789d9bb298d9d396$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:2ab10b01dd11c8ad9b26839c10bce408e99a2a4d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2ab10b01dd11c8ad9b26839c10bce408e99a2a4d$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2ab10b01dd11c8ad9b26839c10bce408e99a2a4d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2ab10b01dd11c8ad9b26839c10bce408e99a2a4d$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.357. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2ab10b01dd11c8ad9b26839c10bce408e99a2a4d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:2ab10b01dd11c8ad9b26839c10bce408e99a2a4d$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 242 unused cells and 18 unused wires.
Using template $paramod$constmap:2ab10b01dd11c8ad9b26839c10bce408e99a2a4d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:478ff07226cc0caef131ffd4bde808fc4c018a52$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:478ff07226cc0caef131ffd4bde808fc4c018a52$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.358. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:478ff07226cc0caef131ffd4bde808fc4c018a52$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:478ff07226cc0caef131ffd4bde808fc4c018a52$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:478ff07226cc0caef131ffd4bde808fc4c018a52$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~986 debug messages>

yosys [$paramod$constmap:478ff07226cc0caef131ffd4bde808fc4c018a52$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 156 unused cells and 16 unused wires.
Using template $paramod$constmap:478ff07226cc0caef131ffd4bde808fc4c018a52$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.360. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.361. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dfbf55e1cbc66a8288b43f4832ab8f547c5a2666$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dfbf55e1cbc66a8288b43f4832ab8f547c5a2666$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dfbf55e1cbc66a8288b43f4832ab8f547c5a2666$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dfbf55e1cbc66a8288b43f4832ab8f547c5a2666$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dfbf55e1cbc66a8288b43f4832ab8f547c5a2666$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:dfbf55e1cbc66a8288b43f4832ab8f547c5a2666$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 18 unused wires.
Using template $paramod$constmap:dfbf55e1cbc66a8288b43f4832ab8f547c5a2666$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:db0d8d3ea5c09ba30d7d02d8a5b443c94ebfa2f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:db0d8d3ea5c09ba30d7d02d8a5b443c94ebfa2f7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.369. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:db0d8d3ea5c09ba30d7d02d8a5b443c94ebfa2f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~720 debug messages>

yosys [$paramod$constmap:db0d8d3ea5c09ba30d7d02d8a5b443c94ebfa2f7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.370. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:db0d8d3ea5c09ba30d7d02d8a5b443c94ebfa2f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~944 debug messages>

yosys [$paramod$constmap:db0d8d3ea5c09ba30d7d02d8a5b443c94ebfa2f7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 195 unused cells and 16 unused wires.
Using template $paramod$constmap:db0d8d3ea5c09ba30d7d02d8a5b443c94ebfa2f7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf11bd78afd6ab3dd705a7e1b9b10b32ed268fae$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf11bd78afd6ab3dd705a7e1b9b10b32ed268fae$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.371. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf11bd78afd6ab3dd705a7e1b9b10b32ed268fae$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:bf11bd78afd6ab3dd705a7e1b9b10b32ed268fae$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.372. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf11bd78afd6ab3dd705a7e1b9b10b32ed268fae$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~718 debug messages>

yosys [$paramod$constmap:bf11bd78afd6ab3dd705a7e1b9b10b32ed268fae$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 214 unused cells and 17 unused wires.
Using template $paramod$constmap:bf11bd78afd6ab3dd705a7e1b9b10b32ed268fae$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.373. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e6db16921b48dc4c0895c72d8828e72ebdb2251$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e6db16921b48dc4c0895c72d8828e72ebdb2251$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.375. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e6db16921b48dc4c0895c72d8828e72ebdb2251$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:5e6db16921b48dc4c0895c72d8828e72ebdb2251$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.376. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e6db16921b48dc4c0895c72d8828e72ebdb2251$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:5e6db16921b48dc4c0895c72d8828e72ebdb2251$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:5e6db16921b48dc4c0895c72d8828e72ebdb2251$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:20cbf25738c3974c294767221ec00840279a8659$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:20cbf25738c3974c294767221ec00840279a8659$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.377. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:20cbf25738c3974c294767221ec00840279a8659$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:20cbf25738c3974c294767221ec00840279a8659$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.378. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:20cbf25738c3974c294767221ec00840279a8659$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:20cbf25738c3974c294767221ec00840279a8659$paramod$7770928ec5556165010d8e0fclean -purge
Removed 250 unused cells and 17 unused wires.
Using template $paramod$constmap:20cbf25738c3974c294767221ec00840279a8659$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.379. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.380. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 18 unused wires.
Using template $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.381. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.382. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 82 unused cells and 15 unused wires.
Using template $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.383. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.384. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.385. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.386. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fclean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8ad2fc8a06af8fd34fe14568af4083ec54d1831c$paramod$e3d051dab9b442d9be76ff650ad6f6c489c24a67\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5762d235a18006ad1f1ffaf5040011c53b5ec9cc$paramod$1621f4ecdc22a331ad549d3e93e73fdb33661959\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.397. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1757 debug messages>

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.398. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~667 debug messages>

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dclean -purge
Removed 212 unused cells and 17 unused wires.
Using template $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f66a4b1d9759e929c517b55f9ae564f3ab44dd11$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f66a4b1d9759e929c517b55f9ae564f3ab44dd11$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.399. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f66a4b1d9759e929c517b55f9ae564f3ab44dd11$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f66a4b1d9759e929c517b55f9ae564f3ab44dd11$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f66a4b1d9759e929c517b55f9ae564f3ab44dd11$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~374 debug messages>

yosys [$paramod$constmap:f66a4b1d9759e929c517b55f9ae564f3ab44dd11$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:f66a4b1d9759e929c517b55f9ae564f3ab44dd11$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.401. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.402. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 18 unused wires.
Using template $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.408. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~515 debug messages>

yosys [$paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:7b80ed8a691b9738f634b224f1f19d2c7a3c5f11$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2293a4efa1eb6ad4cd2cd24d9b576e5d08f8749d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2293a4efa1eb6ad4cd2cd24d9b576e5d08f8749d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.410. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2293a4efa1eb6ad4cd2cd24d9b576e5d08f8749d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2293a4efa1eb6ad4cd2cd24d9b576e5d08f8749d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.411. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2293a4efa1eb6ad4cd2cd24d9b576e5d08f8749d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~938 debug messages>

yosys [$paramod$constmap:2293a4efa1eb6ad4cd2cd24d9b576e5d08f8749d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 200 unused cells and 16 unused wires.
Using template $paramod$constmap:2293a4efa1eb6ad4cd2cd24d9b576e5d08f8749d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:0d6651a5e1a8283e35cb687ff4b22667674ac9d1$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0d6651a5e1a8283e35cb687ff4b22667674ac9d1$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.412. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0d6651a5e1a8283e35cb687ff4b22667674ac9d1$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0d6651a5e1a8283e35cb687ff4b22667674ac9d1$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.413. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0d6651a5e1a8283e35cb687ff4b22667674ac9d1$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~798 debug messages>

yosys [$paramod$constmap:0d6651a5e1a8283e35cb687ff4b22667674ac9d1$paramod$0b223b76466086cc92c2732fclean -purge
Removed 197 unused cells and 18 unused wires.
Using template $paramod$constmap:0d6651a5e1a8283e35cb687ff4b22667674ac9d1$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1cf8d4fcd8fea8f9ab66c814fab2c2f41ce1ecc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1cf8d4fcd8fea8f9ab66c814fab2c2f41ce1ecc5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.419. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1cf8d4fcd8fea8f9ab66c814fab2c2f41ce1ecc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:1cf8d4fcd8fea8f9ab66c814fab2c2f41ce1ecc5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.420. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1cf8d4fcd8fea8f9ab66c814fab2c2f41ce1ecc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:1cf8d4fcd8fea8f9ab66c814fab2c2f41ce1ecc5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 306 unused cells and 17 unused wires.
Using template $paramod$constmap:1cf8d4fcd8fea8f9ab66c814fab2c2f41ce1ecc5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.421. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.422. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185clean -purge
Removed 87 unused cells and 15 unused wires.
Using template $paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f9f6349c4fbd59a139389a819ae68d2ea810c25c$paramod$a4a727277fd7aa88cc75a82699be9f4190164f9f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:786cc44034147fe7cc76e26207e00dbcbcfb0942$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6be83bd650b1d460634074e86e1046bd72401478$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6be83bd650b1d460634074e86e1046bd72401478$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.433. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6be83bd650b1d460634074e86e1046bd72401478$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1470 debug messages>

yosys [$paramod$constmap:6be83bd650b1d460634074e86e1046bd72401478$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.434. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6be83bd650b1d460634074e86e1046bd72401478$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:6be83bd650b1d460634074e86e1046bd72401478$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:6be83bd650b1d460634074e86e1046bd72401478$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d33dae7c55fb8c52154d8332bcb9dd1f8652a168$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d33dae7c55fb8c52154d8332bcb9dd1f8652a168$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.435. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d33dae7c55fb8c52154d8332bcb9dd1f8652a168$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d33dae7c55fb8c52154d8332bcb9dd1f8652a168$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.436. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d33dae7c55fb8c52154d8332bcb9dd1f8652a168$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~932 debug messages>

yosys [$paramod$constmap:d33dae7c55fb8c52154d8332bcb9dd1f8652a168$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 208 unused cells and 16 unused wires.
Using template $paramod$constmap:d33dae7c55fb8c52154d8332bcb9dd1f8652a168$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2ca42a9476ab9d36221ab57f3c802bd7e392ccf4$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.442. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.443. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1cbc32e4dfaee57a7a544dc4140d02159dd3c59f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1cbc32e4dfaee57a7a544dc4140d02159dd3c59f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.444. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1cbc32e4dfaee57a7a544dc4140d02159dd3c59f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1cbc32e4dfaee57a7a544dc4140d02159dd3c59f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.445. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1cbc32e4dfaee57a7a544dc4140d02159dd3c59f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:1cbc32e4dfaee57a7a544dc4140d02159dd3c59f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 260 unused cells and 17 unused wires.
Using template $paramod$constmap:1cbc32e4dfaee57a7a544dc4140d02159dd3c59f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:d7ddb22de4f9516b140ed496597a9e4e11897851$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d7ddb22de4f9516b140ed496597a9e4e11897851$paramod$36321cabdf8da5b5ddd50775opt_muxtree

3.59.446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d7ddb22de4f9516b140ed496597a9e4e11897851$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:d7ddb22de4f9516b140ed496597a9e4e11897851$paramod$36321cabdf8da5b5ddd50775opt_expr -mux_undef -mux_bool -fine

3.59.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d7ddb22de4f9516b140ed496597a9e4e11897851$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~27 debug messages>

yosys [$paramod$constmap:d7ddb22de4f9516b140ed496597a9e4e11897851$paramod$36321cabdf8da5b5ddd50775clean -purge
Removed 7 unused cells and 10 unused wires.
Using template $paramod$constmap:d7ddb22de4f9516b140ed496597a9e4e11897851$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f576381303df98c5817af68d4fb1739ab1df9842$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.453. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~411 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.454. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~163 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7clean -purge
Removed 26 unused cells and 14 unused wires.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.455. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.456. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 18 unused wires.
Using template $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.457. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.458. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.459. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.460. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185clean -purge
Removed 88 unused cells and 14 unused wires.
Using template $paramod$constmap:fb6ac6c7fdbb8abfed6cc2d439dd651cfbcbfc0c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8db87a81fe8f29720fad42cef2080d82d5f8e890$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8db87a81fe8f29720fad42cef2080d82d5f8e890$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.461. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8db87a81fe8f29720fad42cef2080d82d5f8e890$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:8db87a81fe8f29720fad42cef2080d82d5f8e890$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.462. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8db87a81fe8f29720fad42cef2080d82d5f8e890$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~940 debug messages>

yosys [$paramod$constmap:8db87a81fe8f29720fad42cef2080d82d5f8e890$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 201 unused cells and 17 unused wires.
Using template $paramod$constmap:8db87a81fe8f29720fad42cef2080d82d5f8e890$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:24187af2d6a1bff5efc5f3569c1ff73280c3ef52$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24187af2d6a1bff5efc5f3569c1ff73280c3ef52$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.463. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24187af2d6a1bff5efc5f3569c1ff73280c3ef52$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:24187af2d6a1bff5efc5f3569c1ff73280c3ef52$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.464. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24187af2d6a1bff5efc5f3569c1ff73280c3ef52$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:24187af2d6a1bff5efc5f3569c1ff73280c3ef52$paramod$0b223b76466086cc92c2732fclean -purge
Removed 228 unused cells and 17 unused wires.
Using template $paramod$constmap:24187af2d6a1bff5efc5f3569c1ff73280c3ef52$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:6aba680454d3225336e3a9e8d5a58e7b14a50511$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6aba680454d3225336e3a9e8d5a58e7b14a50511$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.470. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6aba680454d3225336e3a9e8d5a58e7b14a50511$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~240 debug messages>

yosys [$paramod$constmap:6aba680454d3225336e3a9e8d5a58e7b14a50511$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.471. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6aba680454d3225336e3a9e8d5a58e7b14a50511$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:6aba680454d3225336e3a9e8d5a58e7b14a50511$paramod$3c981d0c179bdd3564005185clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:6aba680454d3225336e3a9e8d5a58e7b14a50511$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:84b742a9cea4e6745ea461857f83c7048b0d079c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84b742a9cea4e6745ea461857f83c7048b0d079c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.472. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84b742a9cea4e6745ea461857f83c7048b0d079c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:84b742a9cea4e6745ea461857f83c7048b0d079c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.473. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84b742a9cea4e6745ea461857f83c7048b0d079c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~888 debug messages>

yosys [$paramod$constmap:84b742a9cea4e6745ea461857f83c7048b0d079c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:84b742a9cea4e6745ea461857f83c7048b0d079c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.479. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~298 debug messages>

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.480. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.486. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~336 debug messages>

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.487. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ac92b591288d9c32673b2c74043eeec2da993d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ac92b591288d9c32673b2c74043eeec2da993d8f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.488. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ac92b591288d9c32673b2c74043eeec2da993d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ac92b591288d9c32673b2c74043eeec2da993d8f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.489. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ac92b591288d9c32673b2c74043eeec2da993d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:ac92b591288d9c32673b2c74043eeec2da993d8f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 17 unused wires.
Using template $paramod$constmap:ac92b591288d9c32673b2c74043eeec2da993d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:fca9638805b980c2ef7c90ea07a2fc716cbee82f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fca9638805b980c2ef7c90ea07a2fc716cbee82f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.490. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fca9638805b980c2ef7c90ea07a2fc716cbee82f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fca9638805b980c2ef7c90ea07a2fc716cbee82f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.491. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fca9638805b980c2ef7c90ea07a2fc716cbee82f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:fca9638805b980c2ef7c90ea07a2fc716cbee82f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:fca9638805b980c2ef7c90ea07a2fc716cbee82f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:bfb0c60297072de65c95d980f28d31078075d44c$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bfb0c60297072de65c95d980f28d31078075d44c$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.492. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bfb0c60297072de65c95d980f28d31078075d44c$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bfb0c60297072de65c95d980f28d31078075d44c$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.493. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bfb0c60297072de65c95d980f28d31078075d44c$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~670 debug messages>

yosys [$paramod$constmap:bfb0c60297072de65c95d980f28d31078075d44c$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 186 unused cells and 16 unused wires.
Using template $paramod$constmap:bfb0c60297072de65c95d980f28d31078075d44c$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.494. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.495. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:9f034951a59f3228e6ba0cc88ab8591db7c8eacd$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:6d8b892490acc6fe7231aeea5afbbfbaa6558b45$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6d8b892490acc6fe7231aeea5afbbfbaa6558b45$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.496. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6d8b892490acc6fe7231aeea5afbbfbaa6558b45$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6d8b892490acc6fe7231aeea5afbbfbaa6558b45$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.497. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6d8b892490acc6fe7231aeea5afbbfbaa6558b45$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~754 debug messages>

yosys [$paramod$constmap:6d8b892490acc6fe7231aeea5afbbfbaa6558b45$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:6d8b892490acc6fe7231aeea5afbbfbaa6558b45$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
Creating constmapped module `$paramod$constmap:2d8a7061732b0a9729b77d6ca589f6ee6118e2ff$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2d8a7061732b0a9729b77d6ca589f6ee6118e2ff$paramod$be2c165de85b4b55a776166bopt_muxtree

3.59.498. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2d8a7061732b0a9729b77d6ca589f6ee6118e2ff$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2d8a7061732b0a9729b77d6ca589f6ee6118e2ff$paramod$be2c165de85b4b55a776166bopt_expr -mux_undef -mux_bool -fine

3.59.499. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2d8a7061732b0a9729b77d6ca589f6ee6118e2ff$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~480 debug messages>

yosys [$paramod$constmap:2d8a7061732b0a9729b77d6ca589f6ee6118e2ff$paramod$be2c165de85b4b55a776166bclean -purge
Removed 119 unused cells and 16 unused wires.
Using template $paramod$constmap:2d8a7061732b0a9729b77d6ca589f6ee6118e2ff$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.505. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~322 debug messages>

yosys [$paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.506. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9678b06fef07c94561da3b4afe6896cea8fa64f5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9678b06fef07c94561da3b4afe6896cea8fa64f5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.507. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9678b06fef07c94561da3b4afe6896cea8fa64f5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9678b06fef07c94561da3b4afe6896cea8fa64f5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.508. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9678b06fef07c94561da3b4afe6896cea8fa64f5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:9678b06fef07c94561da3b4afe6896cea8fa64f5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:9678b06fef07c94561da3b4afe6896cea8fa64f5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1389f2a6c6eca17a68da7e7840536150c0a9b91f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1389f2a6c6eca17a68da7e7840536150c0a9b91f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.509. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1389f2a6c6eca17a68da7e7840536150c0a9b91f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1389f2a6c6eca17a68da7e7840536150c0a9b91f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.510. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1389f2a6c6eca17a68da7e7840536150c0a9b91f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:1389f2a6c6eca17a68da7e7840536150c0a9b91f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:1389f2a6c6eca17a68da7e7840536150c0a9b91f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:e7a17945fc62c3b0f9520143e25fafc5a37ce954$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e7a17945fc62c3b0f9520143e25fafc5a37ce954$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.511. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e7a17945fc62c3b0f9520143e25fafc5a37ce954$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e7a17945fc62c3b0f9520143e25fafc5a37ce954$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.512. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e7a17945fc62c3b0f9520143e25fafc5a37ce954$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:e7a17945fc62c3b0f9520143e25fafc5a37ce954$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:e7a17945fc62c3b0f9520143e25fafc5a37ce954$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.513. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.514. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185clean -purge
Removed 83 unused cells and 14 unused wires.
Using template $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.515. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.516. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~46 debug messages>

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f66006bc36812725c9ae3eb0fdfd07eb1e8487e4$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c7b3c19d3d9696261e55110946ed3dd584297f55$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c7b3c19d3d9696261e55110946ed3dd584297f55$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.522. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c7b3c19d3d9696261e55110946ed3dd584297f55$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~985 debug messages>

yosys [$paramod$constmap:c7b3c19d3d9696261e55110946ed3dd584297f55$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.523. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c7b3c19d3d9696261e55110946ed3dd584297f55$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:c7b3c19d3d9696261e55110946ed3dd584297f55$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:c7b3c19d3d9696261e55110946ed3dd584297f55$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.524. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.525. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~152 debug messages>

yosys [$paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a7clean -purge
Removed 36 unused cells and 13 unused wires.
Using template $paramod$constmap:965978d112fdf27171469b4089581131dc98ec7a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f386274423c0e45babac9f36dc010899515a6e3$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f386274423c0e45babac9f36dc010899515a6e3$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.526. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f386274423c0e45babac9f36dc010899515a6e3$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1f386274423c0e45babac9f36dc010899515a6e3$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.527. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f386274423c0e45babac9f36dc010899515a6e3$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:1f386274423c0e45babac9f36dc010899515a6e3$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 255 unused cells and 17 unused wires.
Using template $paramod$constmap:1f386274423c0e45babac9f36dc010899515a6e3$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:94cd38fb934b894a3b4c2b9f7729d7b17004cf54$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:94cd38fb934b894a3b4c2b9f7729d7b17004cf54$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.528. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:94cd38fb934b894a3b4c2b9f7729d7b17004cf54$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:94cd38fb934b894a3b4c2b9f7729d7b17004cf54$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.529. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:94cd38fb934b894a3b4c2b9f7729d7b17004cf54$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:94cd38fb934b894a3b4c2b9f7729d7b17004cf54$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:94cd38fb934b894a3b4c2b9f7729d7b17004cf54$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:204f48f3bc427553a30718adb4edf26f0b93eb19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:204f48f3bc427553a30718adb4edf26f0b93eb19$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.530. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:204f48f3bc427553a30718adb4edf26f0b93eb19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:204f48f3bc427553a30718adb4edf26f0b93eb19$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.531. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:204f48f3bc427553a30718adb4edf26f0b93eb19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~893 debug messages>

yosys [$paramod$constmap:204f48f3bc427553a30718adb4edf26f0b93eb19$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:204f48f3bc427553a30718adb4edf26f0b93eb19$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.532. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.533. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~154 debug messages>

yosys [$paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 22 unused cells and 13 unused wires.
Using template $paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2b4b7c9a2c8a505ba1019f620f02bae7ce71f6b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2b4b7c9a2c8a505ba1019f620f02bae7ce71f6b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.534. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2b4b7c9a2c8a505ba1019f620f02bae7ce71f6b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d2b4b7c9a2c8a505ba1019f620f02bae7ce71f6b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.535. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2b4b7c9a2c8a505ba1019f620f02bae7ce71f6b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:d2b4b7c9a2c8a505ba1019f620f02bae7ce71f6b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:d2b4b7c9a2c8a505ba1019f620f02bae7ce71f6b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2569bfdd38b32541495286b35e6a8341e1ad40a6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2569bfdd38b32541495286b35e6a8341e1ad40a6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.536. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2569bfdd38b32541495286b35e6a8341e1ad40a6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2569bfdd38b32541495286b35e6a8341e1ad40a6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.537. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2569bfdd38b32541495286b35e6a8341e1ad40a6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:2569bfdd38b32541495286b35e6a8341e1ad40a6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 18 unused wires.
Using template $paramod$constmap:2569bfdd38b32541495286b35e6a8341e1ad40a6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:6e79c628abcf71fca24a599c2101386353b3dfa9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6e79c628abcf71fca24a599c2101386353b3dfa9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.538. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6e79c628abcf71fca24a599c2101386353b3dfa9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6e79c628abcf71fca24a599c2101386353b3dfa9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.539. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6e79c628abcf71fca24a599c2101386353b3dfa9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:6e79c628abcf71fca24a599c2101386353b3dfa9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:6e79c628abcf71fca24a599c2101386353b3dfa9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a8cdc866f93470d89cc45a560019fed3e3e29a2f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4592cef1b1625a077301e3fe29809f02a5ed0388$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4592cef1b1625a077301e3fe29809f02a5ed0388$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.545. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4592cef1b1625a077301e3fe29809f02a5ed0388$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1042 debug messages>

yosys [$paramod$constmap:4592cef1b1625a077301e3fe29809f02a5ed0388$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.546. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4592cef1b1625a077301e3fe29809f02a5ed0388$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:4592cef1b1625a077301e3fe29809f02a5ed0388$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:4592cef1b1625a077301e3fe29809f02a5ed0388$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d288aaeb6e95b7d7add3c03cf07f2ebd9571b982$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:11a9ad7fefb82ee0fe8721153436262c9eeda984$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:11a9ad7fefb82ee0fe8721153436262c9eeda984$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.552. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:11a9ad7fefb82ee0fe8721153436262c9eeda984$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~483 debug messages>

yosys [$paramod$constmap:11a9ad7fefb82ee0fe8721153436262c9eeda984$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.553. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:11a9ad7fefb82ee0fe8721153436262c9eeda984$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:11a9ad7fefb82ee0fe8721153436262c9eeda984$paramod$7770928ec5556165010d8e0fclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:11a9ad7fefb82ee0fe8721153436262c9eeda984$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166bopt_muxtree

3.59.554. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166bopt_expr -mux_undef -mux_bool -fine

3.59.555. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~479 debug messages>

yosys [$paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166bclean -purge
Removed 121 unused cells and 17 unused wires.
Using template $paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7de3215f2648a66176543e996a279300af7a5473$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7de3215f2648a66176543e996a279300af7a5473$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.556. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7de3215f2648a66176543e996a279300af7a5473$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7de3215f2648a66176543e996a279300af7a5473$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.557. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7de3215f2648a66176543e996a279300af7a5473$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:7de3215f2648a66176543e996a279300af7a5473$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:7de3215f2648a66176543e996a279300af7a5473$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:958c44bf0924c026b1d84d42c4d3712364b54440$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:958c44bf0924c026b1d84d42c4d3712364b54440$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.558. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:958c44bf0924c026b1d84d42c4d3712364b54440$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:958c44bf0924c026b1d84d42c4d3712364b54440$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.559. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:958c44bf0924c026b1d84d42c4d3712364b54440$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:958c44bf0924c026b1d84d42c4d3712364b54440$paramod$7770928ec5556165010d8e0fclean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:958c44bf0924c026b1d84d42c4d3712364b54440$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:e3d812e21aa49c0bb3c58458da6195ca619da4b6$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e3d812e21aa49c0bb3c58458da6195ca619da4b6$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.560. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e3d812e21aa49c0bb3c58458da6195ca619da4b6$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e3d812e21aa49c0bb3c58458da6195ca619da4b6$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.561. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e3d812e21aa49c0bb3c58458da6195ca619da4b6$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:e3d812e21aa49c0bb3c58458da6195ca619da4b6$paramod$ef6a63198e36630a62692369clean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:e3d812e21aa49c0bb3c58458da6195ca619da4b6$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
Creating constmapped module `$paramod$constmap:47743cd3fe0287bb342a9d543a69f189494452eb$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:47743cd3fe0287bb342a9d543a69f189494452eb$paramod$fd2d4c039a13b30a8f911ec9opt_muxtree

3.59.562. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:47743cd3fe0287bb342a9d543a69f189494452eb$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:47743cd3fe0287bb342a9d543a69f189494452eb$paramod$fd2d4c039a13b30a8f911ec9opt_expr -mux_undef -mux_bool -fine

3.59.563. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:47743cd3fe0287bb342a9d543a69f189494452eb$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~496 debug messages>

yosys [$paramod$constmap:47743cd3fe0287bb342a9d543a69f189494452eb$paramod$fd2d4c039a13b30a8f911ec9clean -purge
Removed 139 unused cells and 17 unused wires.
Using template $paramod$constmap:47743cd3fe0287bb342a9d543a69f189494452eb$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:742adeb56e644f624f525ffd116b009be7ead116$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:742adeb56e644f624f525ffd116b009be7ead116$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.564. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:742adeb56e644f624f525ffd116b009be7ead116$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:742adeb56e644f624f525ffd116b009be7ead116$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.565. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:742adeb56e644f624f525ffd116b009be7ead116$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~730 debug messages>

yosys [$paramod$constmap:742adeb56e644f624f525ffd116b009be7ead116$paramod$0b223b76466086cc92c2732fclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:742adeb56e644f624f525ffd116b009be7ead116$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:330401500d0147448b4befb92ed0847e72a72441$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:330401500d0147448b4befb92ed0847e72a72441$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.566. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:330401500d0147448b4befb92ed0847e72a72441$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:330401500d0147448b4befb92ed0847e72a72441$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.567. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:330401500d0147448b4befb92ed0847e72a72441$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~909 debug messages>

yosys [$paramod$constmap:330401500d0147448b4befb92ed0847e72a72441$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 226 unused cells and 17 unused wires.
Using template $paramod$constmap:330401500d0147448b4befb92ed0847e72a72441$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.568. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.569. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fclean -purge
Removed 179 unused cells and 17 unused wires.
Using template $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:baeb3d784dab633ab1b7a11a2f04d1fe0bb26de9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:baeb3d784dab633ab1b7a11a2f04d1fe0bb26de9$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.570. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:baeb3d784dab633ab1b7a11a2f04d1fe0bb26de9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:baeb3d784dab633ab1b7a11a2f04d1fe0bb26de9$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.571. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:baeb3d784dab633ab1b7a11a2f04d1fe0bb26de9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~361 debug messages>

yosys [$paramod$constmap:baeb3d784dab633ab1b7a11a2f04d1fe0bb26de9$paramod$3c981d0c179bdd3564005185clean -purge
Removed 90 unused cells and 15 unused wires.
Using template $paramod$constmap:baeb3d784dab633ab1b7a11a2f04d1fe0bb26de9$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa6834d2b338ccc5cc61084a43675b875dfe5927$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa6834d2b338ccc5cc61084a43675b875dfe5927$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.572. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa6834d2b338ccc5cc61084a43675b875dfe5927$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fa6834d2b338ccc5cc61084a43675b875dfe5927$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.573. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa6834d2b338ccc5cc61084a43675b875dfe5927$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:fa6834d2b338ccc5cc61084a43675b875dfe5927$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:fa6834d2b338ccc5cc61084a43675b875dfe5927$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.574. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.575. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e138a829b85f7fa1ed62b24ba2d64175df28c373$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e138a829b85f7fa1ed62b24ba2d64175df28c373$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.576. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e138a829b85f7fa1ed62b24ba2d64175df28c373$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e138a829b85f7fa1ed62b24ba2d64175df28c373$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e138a829b85f7fa1ed62b24ba2d64175df28c373$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:e138a829b85f7fa1ed62b24ba2d64175df28c373$paramod$7770928ec5556165010d8e0fclean -purge
Removed 238 unused cells and 16 unused wires.
Using template $paramod$constmap:e138a829b85f7fa1ed62b24ba2d64175df28c373$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1b5919b7f99f1b3d4682f6be2623c329d9eddd82$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1b5919b7f99f1b3d4682f6be2623c329d9eddd82$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.578. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1b5919b7f99f1b3d4682f6be2623c329d9eddd82$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1b5919b7f99f1b3d4682f6be2623c329d9eddd82$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.579. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1b5919b7f99f1b3d4682f6be2623c329d9eddd82$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:1b5919b7f99f1b3d4682f6be2623c329d9eddd82$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:1b5919b7f99f1b3d4682f6be2623c329d9eddd82$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4b14438cfa5c2b5caa8d97327d5d0b316297093d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4b14438cfa5c2b5caa8d97327d5d0b316297093d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.580. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4b14438cfa5c2b5caa8d97327d5d0b316297093d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4b14438cfa5c2b5caa8d97327d5d0b316297093d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.581. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4b14438cfa5c2b5caa8d97327d5d0b316297093d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:4b14438cfa5c2b5caa8d97327d5d0b316297093d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:4b14438cfa5c2b5caa8d97327d5d0b316297093d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c518a8fd8241e103dd07bf09ef8d2ec816088504$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c518a8fd8241e103dd07bf09ef8d2ec816088504$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.582. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c518a8fd8241e103dd07bf09ef8d2ec816088504$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c518a8fd8241e103dd07bf09ef8d2ec816088504$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.583. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c518a8fd8241e103dd07bf09ef8d2ec816088504$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:c518a8fd8241e103dd07bf09ef8d2ec816088504$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:c518a8fd8241e103dd07bf09ef8d2ec816088504$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:edd6305b69b2cddf23f8ca5ab137dc62e47a66ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:edd6305b69b2cddf23f8ca5ab137dc62e47a66ce$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.584. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:edd6305b69b2cddf23f8ca5ab137dc62e47a66ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:edd6305b69b2cddf23f8ca5ab137dc62e47a66ce$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.585. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:edd6305b69b2cddf23f8ca5ab137dc62e47a66ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:edd6305b69b2cddf23f8ca5ab137dc62e47a66ce$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 15 unused wires.
Using template $paramod$constmap:edd6305b69b2cddf23f8ca5ab137dc62e47a66ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:29724d6f871f9c0a0e60939188dd10c439f8af6a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:29724d6f871f9c0a0e60939188dd10c439f8af6a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.586. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:29724d6f871f9c0a0e60939188dd10c439f8af6a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:29724d6f871f9c0a0e60939188dd10c439f8af6a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.587. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:29724d6f871f9c0a0e60939188dd10c439f8af6a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:29724d6f871f9c0a0e60939188dd10c439f8af6a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:29724d6f871f9c0a0e60939188dd10c439f8af6a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e23165d6d26e773a203622731290a764b4326dee$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e23165d6d26e773a203622731290a764b4326dee$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.588. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e23165d6d26e773a203622731290a764b4326dee$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e23165d6d26e773a203622731290a764b4326dee$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.589. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e23165d6d26e773a203622731290a764b4326dee$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~822 debug messages>

yosys [$paramod$constmap:e23165d6d26e773a203622731290a764b4326dee$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:e23165d6d26e773a203622731290a764b4326dee$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bdcdcb3b58dfc3bc11cb0cb23ab0e107549b273b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bdcdcb3b58dfc3bc11cb0cb23ab0e107549b273b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.590. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bdcdcb3b58dfc3bc11cb0cb23ab0e107549b273b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bdcdcb3b58dfc3bc11cb0cb23ab0e107549b273b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.591. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bdcdcb3b58dfc3bc11cb0cb23ab0e107549b273b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:bdcdcb3b58dfc3bc11cb0cb23ab0e107549b273b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:bdcdcb3b58dfc3bc11cb0cb23ab0e107549b273b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.592. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.593. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~324 debug messages>

yosys [$paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:00025041839e95cf27e9371a0f4e8288ce7dd605$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf62cf4400678111b34e449b1c7f394b031a501a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf62cf4400678111b34e449b1c7f394b031a501a$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.594. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf62cf4400678111b34e449b1c7f394b031a501a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cf62cf4400678111b34e449b1c7f394b031a501a$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.595. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf62cf4400678111b34e449b1c7f394b031a501a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:cf62cf4400678111b34e449b1c7f394b031a501a$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:cf62cf4400678111b34e449b1c7f394b031a501a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:cbbf3c4041572e242905fac82181d1471ba481b5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cbbf3c4041572e242905fac82181d1471ba481b5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.596. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbbf3c4041572e242905fac82181d1471ba481b5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cbbf3c4041572e242905fac82181d1471ba481b5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.597. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbbf3c4041572e242905fac82181d1471ba481b5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~376 debug messages>

yosys [$paramod$constmap:cbbf3c4041572e242905fac82181d1471ba481b5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 93 unused cells and 14 unused wires.
Using template $paramod$constmap:cbbf3c4041572e242905fac82181d1471ba481b5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d38af0e849d4e9f1be76100d63f070df1d7b2df$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d38af0e849d4e9f1be76100d63f070df1d7b2df$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.598. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d38af0e849d4e9f1be76100d63f070df1d7b2df$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9d38af0e849d4e9f1be76100d63f070df1d7b2df$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.599. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d38af0e849d4e9f1be76100d63f070df1d7b2df$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:9d38af0e849d4e9f1be76100d63f070df1d7b2df$paramod$3c981d0c179bdd3564005185clean -purge
Removed 93 unused cells and 14 unused wires.
Using template $paramod$constmap:9d38af0e849d4e9f1be76100d63f070df1d7b2df$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:cc69e0d851cb370480db34fd4abc33a5774bcac5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cc69e0d851cb370480db34fd4abc33a5774bcac5$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.600. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cc69e0d851cb370480db34fd4abc33a5774bcac5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:cc69e0d851cb370480db34fd4abc33a5774bcac5$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.601. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cc69e0d851cb370480db34fd4abc33a5774bcac5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:cc69e0d851cb370480db34fd4abc33a5774bcac5$paramod$3c981d0c179bdd3564005185clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:cc69e0d851cb370480db34fd4abc33a5774bcac5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:971580436887dccda33bc28b476027fdc20f307d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:971580436887dccda33bc28b476027fdc20f307d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.602. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:971580436887dccda33bc28b476027fdc20f307d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:971580436887dccda33bc28b476027fdc20f307d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.603. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:971580436887dccda33bc28b476027fdc20f307d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:971580436887dccda33bc28b476027fdc20f307d$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 15 unused wires.
Using template $paramod$constmap:971580436887dccda33bc28b476027fdc20f307d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a35f9bcd393a3e4a6d9a26ba4aac7679e23f3fac$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a35f9bcd393a3e4a6d9a26ba4aac7679e23f3fac$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.604. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a35f9bcd393a3e4a6d9a26ba4aac7679e23f3fac$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a35f9bcd393a3e4a6d9a26ba4aac7679e23f3fac$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a35f9bcd393a3e4a6d9a26ba4aac7679e23f3fac$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:a35f9bcd393a3e4a6d9a26ba4aac7679e23f3fac$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 16 unused wires.
Using template $paramod$constmap:a35f9bcd393a3e4a6d9a26ba4aac7679e23f3fac$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4bf77cae3cbf3d30d6ae56d7ffea94be3e9af0bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4bf77cae3cbf3d30d6ae56d7ffea94be3e9af0bc$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.606. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4bf77cae3cbf3d30d6ae56d7ffea94be3e9af0bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4bf77cae3cbf3d30d6ae56d7ffea94be3e9af0bc$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.607. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4bf77cae3cbf3d30d6ae56d7ffea94be3e9af0bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:4bf77cae3cbf3d30d6ae56d7ffea94be3e9af0bc$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:4bf77cae3cbf3d30d6ae56d7ffea94be3e9af0bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8c6408ccf6543cb7e2708d98e2450ee79c668701$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8c6408ccf6543cb7e2708d98e2450ee79c668701$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.608. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8c6408ccf6543cb7e2708d98e2450ee79c668701$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8c6408ccf6543cb7e2708d98e2450ee79c668701$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.609. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8c6408ccf6543cb7e2708d98e2450ee79c668701$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:8c6408ccf6543cb7e2708d98e2450ee79c668701$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 16 unused wires.
Using template $paramod$constmap:8c6408ccf6543cb7e2708d98e2450ee79c668701$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:53f4c2f76d9a1d2353d720ea15cb8a1e43e7e50f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:53f4c2f76d9a1d2353d720ea15cb8a1e43e7e50f$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.610. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53f4c2f76d9a1d2353d720ea15cb8a1e43e7e50f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:53f4c2f76d9a1d2353d720ea15cb8a1e43e7e50f$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.611. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53f4c2f76d9a1d2353d720ea15cb8a1e43e7e50f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:53f4c2f76d9a1d2353d720ea15cb8a1e43e7e50f$paramod$f02462c79feb73069ad707adclean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:53f4c2f76d9a1d2353d720ea15cb8a1e43e7e50f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.612. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.613. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:260f5a631ffbdec5dfcb8cd0e9457da48620009a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:260f5a631ffbdec5dfcb8cd0e9457da48620009a$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.614. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:260f5a631ffbdec5dfcb8cd0e9457da48620009a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:260f5a631ffbdec5dfcb8cd0e9457da48620009a$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.615. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:260f5a631ffbdec5dfcb8cd0e9457da48620009a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:260f5a631ffbdec5dfcb8cd0e9457da48620009a$paramod$7770928ec5556165010d8e0fclean -purge
Removed 285 unused cells and 16 unused wires.
Using template $paramod$constmap:260f5a631ffbdec5dfcb8cd0e9457da48620009a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:ff619bba29ad98cc8c36ca11027a5b6cb6e8e61d$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ff619bba29ad98cc8c36ca11027a5b6cb6e8e61d$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.616. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ff619bba29ad98cc8c36ca11027a5b6cb6e8e61d$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ff619bba29ad98cc8c36ca11027a5b6cb6e8e61d$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.617. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ff619bba29ad98cc8c36ca11027a5b6cb6e8e61d$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~124 debug messages>

yosys [$paramod$constmap:ff619bba29ad98cc8c36ca11027a5b6cb6e8e61d$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:ff619bba29ad98cc8c36ca11027a5b6cb6e8e61d$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5e38a387a6538580f4c9d1e917bfa003c728830$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5e38a387a6538580f4c9d1e917bfa003c728830$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.618. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5e38a387a6538580f4c9d1e917bfa003c728830$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a5e38a387a6538580f4c9d1e917bfa003c728830$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.619. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5e38a387a6538580f4c9d1e917bfa003c728830$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:a5e38a387a6538580f4c9d1e917bfa003c728830$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:a5e38a387a6538580f4c9d1e917bfa003c728830$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f32365c5fd4b52c77b6f3782b9633696f088bfea$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f32365c5fd4b52c77b6f3782b9633696f088bfea$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.620. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f32365c5fd4b52c77b6f3782b9633696f088bfea$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f32365c5fd4b52c77b6f3782b9633696f088bfea$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.621. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f32365c5fd4b52c77b6f3782b9633696f088bfea$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:f32365c5fd4b52c77b6f3782b9633696f088bfea$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:f32365c5fd4b52c77b6f3782b9633696f088bfea$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.622. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.623. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 16 unused wires.
Using template $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f3851fc949cf99ff8185aa219c5efcdac0bca61$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f3851fc949cf99ff8185aa219c5efcdac0bca61$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.624. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f3851fc949cf99ff8185aa219c5efcdac0bca61$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f3851fc949cf99ff8185aa219c5efcdac0bca61$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f3851fc949cf99ff8185aa219c5efcdac0bca61$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~783 debug messages>

yosys [$paramod$constmap:6f3851fc949cf99ff8185aa219c5efcdac0bca61$paramod$f02462c79feb73069ad707adclean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:6f3851fc949cf99ff8185aa219c5efcdac0bca61$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7364b14c376bfa0a6b71d8a5ed419dc899ac7c84$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7364b14c376bfa0a6b71d8a5ed419dc899ac7c84$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.626. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7364b14c376bfa0a6b71d8a5ed419dc899ac7c84$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7364b14c376bfa0a6b71d8a5ed419dc899ac7c84$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.627. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7364b14c376bfa0a6b71d8a5ed419dc899ac7c84$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:7364b14c376bfa0a6b71d8a5ed419dc899ac7c84$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 247 unused cells and 17 unused wires.
Using template $paramod$constmap:7364b14c376bfa0a6b71d8a5ed419dc899ac7c84$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dfb334aa7b80c32d500c5e3eee0cf9535ba06426$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dfb334aa7b80c32d500c5e3eee0cf9535ba06426$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.628. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dfb334aa7b80c32d500c5e3eee0cf9535ba06426$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:dfb334aa7b80c32d500c5e3eee0cf9535ba06426$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.629. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dfb334aa7b80c32d500c5e3eee0cf9535ba06426$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:dfb334aa7b80c32d500c5e3eee0cf9535ba06426$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 17 unused wires.
Using template $paramod$constmap:dfb334aa7b80c32d500c5e3eee0cf9535ba06426$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
Creating constmapped module `$paramod$constmap:386f7584de477b1cc69ebf45c8b27ed9d7ff84b6$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:386f7584de477b1cc69ebf45c8b27ed9d7ff84b6$paramod$3f5bf64f966d31d5e6a9abf8opt_muxtree

3.59.630. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:386f7584de477b1cc69ebf45c8b27ed9d7ff84b6$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:386f7584de477b1cc69ebf45c8b27ed9d7ff84b6$paramod$3f5bf64f966d31d5e6a9abf8opt_expr -mux_undef -mux_bool -fine

3.59.631. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:386f7584de477b1cc69ebf45c8b27ed9d7ff84b6$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~657 debug messages>

yosys [$paramod$constmap:386f7584de477b1cc69ebf45c8b27ed9d7ff84b6$paramod$3f5bf64f966d31d5e6a9abf8clean -purge
Removed 195 unused cells and 17 unused wires.
Using template $paramod$constmap:386f7584de477b1cc69ebf45c8b27ed9d7ff84b6$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:fe88f315528d52ea0e27742ed6d46e9c987e772f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fe88f315528d52ea0e27742ed6d46e9c987e772f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.632. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fe88f315528d52ea0e27742ed6d46e9c987e772f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fe88f315528d52ea0e27742ed6d46e9c987e772f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fe88f315528d52ea0e27742ed6d46e9c987e772f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:fe88f315528d52ea0e27742ed6d46e9c987e772f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:fe88f315528d52ea0e27742ed6d46e9c987e772f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:2e261d30e63753c1d5007b1d987f4a9f209d7bb1$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2e261d30e63753c1d5007b1d987f4a9f209d7bb1$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.59.634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2e261d30e63753c1d5007b1d987f4a9f209d7bb1$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2e261d30e63753c1d5007b1d987f4a9f209d7bb1$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.59.635. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2e261d30e63753c1d5007b1d987f4a9f209d7bb1$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~690 debug messages>

yosys [$paramod$constmap:2e261d30e63753c1d5007b1d987f4a9f209d7bb1$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 228 unused cells and 16 unused wires.
Using template $paramod$constmap:2e261d30e63753c1d5007b1d987f4a9f209d7bb1$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.636. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.637. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 163 unused cells and 17 unused wires.
Using template $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf8f4efb715a42f85e9392a2654d84e7d6eb5afa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf8f4efb715a42f85e9392a2654d84e7d6eb5afa$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.638. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf8f4efb715a42f85e9392a2654d84e7d6eb5afa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cf8f4efb715a42f85e9392a2654d84e7d6eb5afa$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.639. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf8f4efb715a42f85e9392a2654d84e7d6eb5afa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~910 debug messages>

yosys [$paramod$constmap:cf8f4efb715a42f85e9392a2654d84e7d6eb5afa$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 226 unused cells and 17 unused wires.
Using template $paramod$constmap:cf8f4efb715a42f85e9392a2654d84e7d6eb5afa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2ad3c8e2a087ac36bf592ad6a7f0a0c9a3937145$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2ad3c8e2a087ac36bf592ad6a7f0a0c9a3937145$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.640. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2ad3c8e2a087ac36bf592ad6a7f0a0c9a3937145$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2ad3c8e2a087ac36bf592ad6a7f0a0c9a3937145$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.641. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2ad3c8e2a087ac36bf592ad6a7f0a0c9a3937145$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~886 debug messages>

yosys [$paramod$constmap:2ad3c8e2a087ac36bf592ad6a7f0a0c9a3937145$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:2ad3c8e2a087ac36bf592ad6a7f0a0c9a3937145$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:95e864868f74f5162fabbb8dcc09593692eeb0e7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:95e864868f74f5162fabbb8dcc09593692eeb0e7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.642. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:95e864868f74f5162fabbb8dcc09593692eeb0e7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:95e864868f74f5162fabbb8dcc09593692eeb0e7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.643. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:95e864868f74f5162fabbb8dcc09593692eeb0e7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:95e864868f74f5162fabbb8dcc09593692eeb0e7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:95e864868f74f5162fabbb8dcc09593692eeb0e7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.644. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.645. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:b0b2c3bc9fabfb653b9a0ffa1c20c13f94e06b77$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f4d96151f2021cf6d9c7147c366b27a73bf5411$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f4d96151f2021cf6d9c7147c366b27a73bf5411$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.646. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f4d96151f2021cf6d9c7147c366b27a73bf5411$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1f4d96151f2021cf6d9c7147c366b27a73bf5411$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.647. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f4d96151f2021cf6d9c7147c366b27a73bf5411$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:1f4d96151f2021cf6d9c7147c366b27a73bf5411$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 18 unused wires.
Using template $paramod$constmap:1f4d96151f2021cf6d9c7147c366b27a73bf5411$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:ecb50217e1c38b1e1f173efec097d97643bba0ae$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ecb50217e1c38b1e1f173efec097d97643bba0ae$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.648. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ecb50217e1c38b1e1f173efec097d97643bba0ae$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ecb50217e1c38b1e1f173efec097d97643bba0ae$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.649. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ecb50217e1c38b1e1f173efec097d97643bba0ae$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:ecb50217e1c38b1e1f173efec097d97643bba0ae$paramod$0b223b76466086cc92c2732fclean -purge
Removed 229 unused cells and 16 unused wires.
Using template $paramod$constmap:ecb50217e1c38b1e1f173efec097d97643bba0ae$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8d6a9e084579cc411851235cd36c27461214eaa0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8d6a9e084579cc411851235cd36c27461214eaa0$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.650. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8d6a9e084579cc411851235cd36c27461214eaa0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8d6a9e084579cc411851235cd36c27461214eaa0$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.651. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8d6a9e084579cc411851235cd36c27461214eaa0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:8d6a9e084579cc411851235cd36c27461214eaa0$paramod$352ffba19d936ce54ac91848clean -purge
Removed 226 unused cells and 16 unused wires.
Using template $paramod$constmap:8d6a9e084579cc411851235cd36c27461214eaa0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.652. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.653. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:57f527d02e55ad447a61302c52830e9d7f0fb8d9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:7696038d5c79b0114f5872e5f37d701475b5e5ea$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7696038d5c79b0114f5872e5f37d701475b5e5ea$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.654. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7696038d5c79b0114f5872e5f37d701475b5e5ea$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7696038d5c79b0114f5872e5f37d701475b5e5ea$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.655. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7696038d5c79b0114f5872e5f37d701475b5e5ea$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:7696038d5c79b0114f5872e5f37d701475b5e5ea$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 91 unused cells and 14 unused wires.
Using template $paramod$constmap:7696038d5c79b0114f5872e5f37d701475b5e5ea$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8104b3fbd5934e29ebae5dc447db6169feeefb35$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8104b3fbd5934e29ebae5dc447db6169feeefb35$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.656. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8104b3fbd5934e29ebae5dc447db6169feeefb35$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8104b3fbd5934e29ebae5dc447db6169feeefb35$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.657. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8104b3fbd5934e29ebae5dc447db6169feeefb35$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:8104b3fbd5934e29ebae5dc447db6169feeefb35$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:8104b3fbd5934e29ebae5dc447db6169feeefb35$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:03e12d91ef4028005d9c69cd2cc98c92f2bef344$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:03e12d91ef4028005d9c69cd2cc98c92f2bef344$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.658. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:03e12d91ef4028005d9c69cd2cc98c92f2bef344$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:03e12d91ef4028005d9c69cd2cc98c92f2bef344$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.659. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:03e12d91ef4028005d9c69cd2cc98c92f2bef344$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:03e12d91ef4028005d9c69cd2cc98c92f2bef344$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:03e12d91ef4028005d9c69cd2cc98c92f2bef344$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.660. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.661. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:524115e997c1d1b52b527b7fc9e96057bb151636$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:bbf3b681597346439c4336c03811bbc81ef2ded9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bbf3b681597346439c4336c03811bbc81ef2ded9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.662. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bbf3b681597346439c4336c03811bbc81ef2ded9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bbf3b681597346439c4336c03811bbc81ef2ded9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.663. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bbf3b681597346439c4336c03811bbc81ef2ded9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:bbf3b681597346439c4336c03811bbc81ef2ded9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:bbf3b681597346439c4336c03811bbc81ef2ded9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:adb68e81857c1375384092d7ff6e32c4a4b2c0f8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:adb68e81857c1375384092d7ff6e32c4a4b2c0f8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.664. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:adb68e81857c1375384092d7ff6e32c4a4b2c0f8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:adb68e81857c1375384092d7ff6e32c4a4b2c0f8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.665. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:adb68e81857c1375384092d7ff6e32c4a4b2c0f8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~884 debug messages>

yosys [$paramod$constmap:adb68e81857c1375384092d7ff6e32c4a4b2c0f8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 250 unused cells and 17 unused wires.
Using template $paramod$constmap:adb68e81857c1375384092d7ff6e32c4a4b2c0f8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.666. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.667. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 16 unused wires.
Using template $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:1cd5aa830d8e179ff8aff7d9354ce002c9a3fb28$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1cd5aa830d8e179ff8aff7d9354ce002c9a3fb28$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.668. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1cd5aa830d8e179ff8aff7d9354ce002c9a3fb28$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1cd5aa830d8e179ff8aff7d9354ce002c9a3fb28$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.669. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1cd5aa830d8e179ff8aff7d9354ce002c9a3fb28$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~764 debug messages>

yosys [$paramod$constmap:1cd5aa830d8e179ff8aff7d9354ce002c9a3fb28$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 206 unused cells and 16 unused wires.
Using template $paramod$constmap:1cd5aa830d8e179ff8aff7d9354ce002c9a3fb28$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a7282737a478a84b39837ac068f83145212a121f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a7282737a478a84b39837ac068f83145212a121f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.670. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a7282737a478a84b39837ac068f83145212a121f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a7282737a478a84b39837ac068f83145212a121f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.671. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a7282737a478a84b39837ac068f83145212a121f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~956 debug messages>

yosys [$paramod$constmap:a7282737a478a84b39837ac068f83145212a121f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 185 unused cells and 17 unused wires.
Using template $paramod$constmap:a7282737a478a84b39837ac068f83145212a121f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.672. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.673. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 18 unused wires.
Using template $paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.674. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.675. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6474d02cef58607f35a8441d352edd49c3a08fdd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6474d02cef58607f35a8441d352edd49c3a08fdd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.676. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6474d02cef58607f35a8441d352edd49c3a08fdd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6474d02cef58607f35a8441d352edd49c3a08fdd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.677. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6474d02cef58607f35a8441d352edd49c3a08fdd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:6474d02cef58607f35a8441d352edd49c3a08fdd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:6474d02cef58607f35a8441d352edd49c3a08fdd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.678. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.679. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~926 debug messages>

yosys [$paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 211 unused cells and 16 unused wires.
Using template $paramod$constmap:418969e188da204ce8cac56997439b306eda248e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:654803506fdf579aa92f60d742d7c44b38341390$paramod$d444b34909b2706ca454438d01010eecaab7fba8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.685. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~407 debug messages>

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.686. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:b8f256ad311401aa8151c2eabf9c7731cf33a5b5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b8f256ad311401aa8151c2eabf9c7731cf33a5b5$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.687. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b8f256ad311401aa8151c2eabf9c7731cf33a5b5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b8f256ad311401aa8151c2eabf9c7731cf33a5b5$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.688. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b8f256ad311401aa8151c2eabf9c7731cf33a5b5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:b8f256ad311401aa8151c2eabf9c7731cf33a5b5$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 240 unused cells and 16 unused wires.
Using template $paramod$constmap:b8f256ad311401aa8151c2eabf9c7731cf33a5b5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7bcbaa8a4501d18f1c600cafab280476dfb9a5b0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7bcbaa8a4501d18f1c600cafab280476dfb9a5b0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.689. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7bcbaa8a4501d18f1c600cafab280476dfb9a5b0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7bcbaa8a4501d18f1c600cafab280476dfb9a5b0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.690. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7bcbaa8a4501d18f1c600cafab280476dfb9a5b0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:7bcbaa8a4501d18f1c600cafab280476dfb9a5b0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 292 unused cells and 16 unused wires.
Using template $paramod$constmap:7bcbaa8a4501d18f1c600cafab280476dfb9a5b0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:719d6686a991f60d4ade0fac6bec2324a240d770$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:719d6686a991f60d4ade0fac6bec2324a240d770$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.691. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:719d6686a991f60d4ade0fac6bec2324a240d770$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:719d6686a991f60d4ade0fac6bec2324a240d770$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.692. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:719d6686a991f60d4ade0fac6bec2324a240d770$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:719d6686a991f60d4ade0fac6bec2324a240d770$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:719d6686a991f60d4ade0fac6bec2324a240d770$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.693. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.694. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ede51dc5916a7b67b0e8969de37e7fbbb1575f7b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ede51dc5916a7b67b0e8969de37e7fbbb1575f7b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.695. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ede51dc5916a7b67b0e8969de37e7fbbb1575f7b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ede51dc5916a7b67b0e8969de37e7fbbb1575f7b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.696. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ede51dc5916a7b67b0e8969de37e7fbbb1575f7b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:ede51dc5916a7b67b0e8969de37e7fbbb1575f7b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:ede51dc5916a7b67b0e8969de37e7fbbb1575f7b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.697. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.698. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~156 debug messages>

yosys [$paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a7clean -purge
Removed 32 unused cells and 13 unused wires.
Using template $paramod$constmap:412644d819e58f64386f136d3c6e728f03b3ef77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:b0be7c6dfea7366d1db6f5b5a46343885a4b7504$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b0be7c6dfea7366d1db6f5b5a46343885a4b7504$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.699. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b0be7c6dfea7366d1db6f5b5a46343885a4b7504$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b0be7c6dfea7366d1db6f5b5a46343885a4b7504$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.700. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b0be7c6dfea7366d1db6f5b5a46343885a4b7504$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:b0be7c6dfea7366d1db6f5b5a46343885a4b7504$paramod$ef6a63198e36630a62692369clean -purge
Removed 270 unused cells and 18 unused wires.
Using template $paramod$constmap:b0be7c6dfea7366d1db6f5b5a46343885a4b7504$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:477eae0cbba7981466db18f5fdf0debe523e0409$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:477eae0cbba7981466db18f5fdf0debe523e0409$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.701. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:477eae0cbba7981466db18f5fdf0debe523e0409$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:477eae0cbba7981466db18f5fdf0debe523e0409$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.702. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:477eae0cbba7981466db18f5fdf0debe523e0409$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:477eae0cbba7981466db18f5fdf0debe523e0409$paramod$7770928ec5556165010d8e0fclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:477eae0cbba7981466db18f5fdf0debe523e0409$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4bbdae2f50c3b791f03a8f091763d4064dbc1b4a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4bbdae2f50c3b791f03a8f091763d4064dbc1b4a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.703. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4bbdae2f50c3b791f03a8f091763d4064dbc1b4a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4bbdae2f50c3b791f03a8f091763d4064dbc1b4a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.704. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4bbdae2f50c3b791f03a8f091763d4064dbc1b4a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~862 debug messages>

yosys [$paramod$constmap:4bbdae2f50c3b791f03a8f091763d4064dbc1b4a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:4bbdae2f50c3b791f03a8f091763d4064dbc1b4a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:86dc29f92337bfe8eb624629f162cfba8cfd58fc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86dc29f92337bfe8eb624629f162cfba8cfd58fc$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.705. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86dc29f92337bfe8eb624629f162cfba8cfd58fc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:86dc29f92337bfe8eb624629f162cfba8cfd58fc$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.706. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86dc29f92337bfe8eb624629f162cfba8cfd58fc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:86dc29f92337bfe8eb624629f162cfba8cfd58fc$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 298 unused cells and 17 unused wires.
Using template $paramod$constmap:86dc29f92337bfe8eb624629f162cfba8cfd58fc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:74be810bf140ccbefbc42213aaac1749270960b9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74be810bf140ccbefbc42213aaac1749270960b9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.707. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74be810bf140ccbefbc42213aaac1749270960b9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:74be810bf140ccbefbc42213aaac1749270960b9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.708. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74be810bf140ccbefbc42213aaac1749270960b9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~858 debug messages>

yosys [$paramod$constmap:74be810bf140ccbefbc42213aaac1749270960b9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:74be810bf140ccbefbc42213aaac1749270960b9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:feee1bfad314780d69a5d8178fb62b3894aa9ef8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:feee1bfad314780d69a5d8178fb62b3894aa9ef8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.709. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:feee1bfad314780d69a5d8178fb62b3894aa9ef8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:feee1bfad314780d69a5d8178fb62b3894aa9ef8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.710. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:feee1bfad314780d69a5d8178fb62b3894aa9ef8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~888 debug messages>

yosys [$paramod$constmap:feee1bfad314780d69a5d8178fb62b3894aa9ef8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:feee1bfad314780d69a5d8178fb62b3894aa9ef8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.711. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.712. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~312 debug messages>

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.713. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.714. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c32771dd047651d7537791aca611cbe7e1e88f4e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c32771dd047651d7537791aca611cbe7e1e88f4e$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.715. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c32771dd047651d7537791aca611cbe7e1e88f4e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c32771dd047651d7537791aca611cbe7e1e88f4e$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.716. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c32771dd047651d7537791aca611cbe7e1e88f4e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~877 debug messages>

yosys [$paramod$constmap:c32771dd047651d7537791aca611cbe7e1e88f4e$paramod$7770928ec5556165010d8e0fclean -purge
Removed 233 unused cells and 17 unused wires.
Using template $paramod$constmap:c32771dd047651d7537791aca611cbe7e1e88f4e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.717. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.718. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~146 debug messages>

yosys [$paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a7clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:c3c6a432cbbd008c388c5df538b46b8dd6a8ac67$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.719. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.720. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:579986772ba0fc9ef4335a9e893581ff53120585$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:579986772ba0fc9ef4335a9e893581ff53120585$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.721. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:579986772ba0fc9ef4335a9e893581ff53120585$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:579986772ba0fc9ef4335a9e893581ff53120585$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.722. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:579986772ba0fc9ef4335a9e893581ff53120585$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:579986772ba0fc9ef4335a9e893581ff53120585$paramod$7770928ec5556165010d8e0fclean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:579986772ba0fc9ef4335a9e893581ff53120585$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:fda5fd87e6b7bc01adaefec0b51618901a4f8caa$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fda5fd87e6b7bc01adaefec0b51618901a4f8caa$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.723. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fda5fd87e6b7bc01adaefec0b51618901a4f8caa$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fda5fd87e6b7bc01adaefec0b51618901a4f8caa$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.724. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fda5fd87e6b7bc01adaefec0b51618901a4f8caa$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:fda5fd87e6b7bc01adaefec0b51618901a4f8caa$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 270 unused cells and 18 unused wires.
Using template $paramod$constmap:fda5fd87e6b7bc01adaefec0b51618901a4f8caa$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.725. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.726. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~970 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 176 unused cells and 17 unused wires.
Using template $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:82183ab61af3edfc2d082efc9143111f9bcc3fba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82183ab61af3edfc2d082efc9143111f9bcc3fba$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.727. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82183ab61af3edfc2d082efc9143111f9bcc3fba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:82183ab61af3edfc2d082efc9143111f9bcc3fba$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.728. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82183ab61af3edfc2d082efc9143111f9bcc3fba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:82183ab61af3edfc2d082efc9143111f9bcc3fba$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:82183ab61af3edfc2d082efc9143111f9bcc3fba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:681e5b3849e12f40dec4cdd1ecb398eeed1be42f$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:88b75e8dae0346f5794ee0bf48f3ef3fbd1f0ca8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:88b75e8dae0346f5794ee0bf48f3ef3fbd1f0ca8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.734. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:88b75e8dae0346f5794ee0bf48f3ef3fbd1f0ca8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~957 debug messages>

yosys [$paramod$constmap:88b75e8dae0346f5794ee0bf48f3ef3fbd1f0ca8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.735. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:88b75e8dae0346f5794ee0bf48f3ef3fbd1f0ca8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:88b75e8dae0346f5794ee0bf48f3ef3fbd1f0ca8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 16 unused wires.
Using template $paramod$constmap:88b75e8dae0346f5794ee0bf48f3ef3fbd1f0ca8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:96cb9c54531a87933efa7cf8629a3d2cf2df2386$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:96cb9c54531a87933efa7cf8629a3d2cf2df2386$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.736. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:96cb9c54531a87933efa7cf8629a3d2cf2df2386$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:96cb9c54531a87933efa7cf8629a3d2cf2df2386$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.737. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:96cb9c54531a87933efa7cf8629a3d2cf2df2386$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:96cb9c54531a87933efa7cf8629a3d2cf2df2386$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:96cb9c54531a87933efa7cf8629a3d2cf2df2386$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ee8307bd47c547487ed9e95460493e77e5c6b5c8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ee8307bd47c547487ed9e95460493e77e5c6b5c8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.738. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ee8307bd47c547487ed9e95460493e77e5c6b5c8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ee8307bd47c547487ed9e95460493e77e5c6b5c8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.739. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ee8307bd47c547487ed9e95460493e77e5c6b5c8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:ee8307bd47c547487ed9e95460493e77e5c6b5c8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:ee8307bd47c547487ed9e95460493e77e5c6b5c8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:11f2c5b9131d775249c2c82308e26cc73401249f$paramod$28b644cad5644a87068f9f08b957b7b2fcbe7215\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:13d4a4aeb755de153bfe653aad5d9c0f00b65bc1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13d4a4aeb755de153bfe653aad5d9c0f00b65bc1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.745. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13d4a4aeb755de153bfe653aad5d9c0f00b65bc1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~922 debug messages>

yosys [$paramod$constmap:13d4a4aeb755de153bfe653aad5d9c0f00b65bc1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.746. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13d4a4aeb755de153bfe653aad5d9c0f00b65bc1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~893 debug messages>

yosys [$paramod$constmap:13d4a4aeb755de153bfe653aad5d9c0f00b65bc1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:13d4a4aeb755de153bfe653aad5d9c0f00b65bc1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e5652889726a4eabc874e39979b0377dac3b4ad2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e5652889726a4eabc874e39979b0377dac3b4ad2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.747. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e5652889726a4eabc874e39979b0377dac3b4ad2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e5652889726a4eabc874e39979b0377dac3b4ad2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.748. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e5652889726a4eabc874e39979b0377dac3b4ad2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:e5652889726a4eabc874e39979b0377dac3b4ad2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:e5652889726a4eabc874e39979b0377dac3b4ad2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fed3d4f822706e20194d5ca16b0677a21a6d1bee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fed3d4f822706e20194d5ca16b0677a21a6d1bee$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.749. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fed3d4f822706e20194d5ca16b0677a21a6d1bee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fed3d4f822706e20194d5ca16b0677a21a6d1bee$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.750. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fed3d4f822706e20194d5ca16b0677a21a6d1bee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:fed3d4f822706e20194d5ca16b0677a21a6d1bee$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:fed3d4f822706e20194d5ca16b0677a21a6d1bee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.751. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.752. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 17 unused wires.
Using template $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f0a9831f4b9794fb0ce5ee7fb4bb2284fc51bf0$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f0a9831f4b9794fb0ce5ee7fb4bb2284fc51bf0$paramod$3f5bf64f966d31d5e6a9abf8opt_muxtree

3.59.753. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f0a9831f4b9794fb0ce5ee7fb4bb2284fc51bf0$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0f0a9831f4b9794fb0ce5ee7fb4bb2284fc51bf0$paramod$3f5bf64f966d31d5e6a9abf8opt_expr -mux_undef -mux_bool -fine

3.59.754. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f0a9831f4b9794fb0ce5ee7fb4bb2284fc51bf0$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~653 debug messages>

yosys [$paramod$constmap:0f0a9831f4b9794fb0ce5ee7fb4bb2284fc51bf0$paramod$3f5bf64f966d31d5e6a9abf8clean -purge
Removed 199 unused cells and 16 unused wires.
Using template $paramod$constmap:0f0a9831f4b9794fb0ce5ee7fb4bb2284fc51bf0$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a7577a1ebb84a27a2565d125b1ff557c2d1d0e56$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a7577a1ebb84a27a2565d125b1ff557c2d1d0e56$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.755. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a7577a1ebb84a27a2565d125b1ff557c2d1d0e56$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a7577a1ebb84a27a2565d125b1ff557c2d1d0e56$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.756. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a7577a1ebb84a27a2565d125b1ff557c2d1d0e56$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:a7577a1ebb84a27a2565d125b1ff557c2d1d0e56$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:a7577a1ebb84a27a2565d125b1ff557c2d1d0e56$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bd65e13377dbdb5badaa989720fed2d1588df619$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bd65e13377dbdb5badaa989720fed2d1588df619$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.757. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bd65e13377dbdb5badaa989720fed2d1588df619$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bd65e13377dbdb5badaa989720fed2d1588df619$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.758. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bd65e13377dbdb5badaa989720fed2d1588df619$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~894 debug messages>

yosys [$paramod$constmap:bd65e13377dbdb5badaa989720fed2d1588df619$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 235 unused cells and 16 unused wires.
Using template $paramod$constmap:bd65e13377dbdb5badaa989720fed2d1588df619$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:dfa1af61d4c61a14da288e0520dbec0d69e10afa$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dfa1af61d4c61a14da288e0520dbec0d69e10afa$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.759. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dfa1af61d4c61a14da288e0520dbec0d69e10afa$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:dfa1af61d4c61a14da288e0520dbec0d69e10afa$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.760. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dfa1af61d4c61a14da288e0520dbec0d69e10afa$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~745 debug messages>

yosys [$paramod$constmap:dfa1af61d4c61a14da288e0520dbec0d69e10afa$paramod$0b223b76466086cc92c2732fclean -purge
Removed 235 unused cells and 16 unused wires.
Using template $paramod$constmap:dfa1af61d4c61a14da288e0520dbec0d69e10afa$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:23fdf1b8c9d9fa5076171be43e891f10f8cee1ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23fdf1b8c9d9fa5076171be43e891f10f8cee1ee$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.761. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23fdf1b8c9d9fa5076171be43e891f10f8cee1ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23fdf1b8c9d9fa5076171be43e891f10f8cee1ee$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.762. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23fdf1b8c9d9fa5076171be43e891f10f8cee1ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:23fdf1b8c9d9fa5076171be43e891f10f8cee1ee$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:23fdf1b8c9d9fa5076171be43e891f10f8cee1ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec666c9943819e020708828906c11d342a7c6686$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec666c9943819e020708828906c11d342a7c6686$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.763. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec666c9943819e020708828906c11d342a7c6686$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ec666c9943819e020708828906c11d342a7c6686$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.764. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec666c9943819e020708828906c11d342a7c6686$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:ec666c9943819e020708828906c11d342a7c6686$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 18 unused wires.
Using template $paramod$constmap:ec666c9943819e020708828906c11d342a7c6686$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.765. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.766. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~880 debug messages>

yosys [$paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.767. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.768. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 17 unused wires.
Using template $paramod$constmap:e75346ab96269a56b94bd9346aa535eee08a2bde$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:883f8adcca509ac37aa92ad4632d59a763cc5487$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:883f8adcca509ac37aa92ad4632d59a763cc5487$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.769. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883f8adcca509ac37aa92ad4632d59a763cc5487$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:883f8adcca509ac37aa92ad4632d59a763cc5487$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.770. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883f8adcca509ac37aa92ad4632d59a763cc5487$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~306 debug messages>

yosys [$paramod$constmap:883f8adcca509ac37aa92ad4632d59a763cc5487$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:883f8adcca509ac37aa92ad4632d59a763cc5487$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d710770e219aaaa0f5310f01bb7ffce604865615$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d710770e219aaaa0f5310f01bb7ffce604865615$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.771. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d710770e219aaaa0f5310f01bb7ffce604865615$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d710770e219aaaa0f5310f01bb7ffce604865615$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.772. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d710770e219aaaa0f5310f01bb7ffce604865615$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:d710770e219aaaa0f5310f01bb7ffce604865615$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:d710770e219aaaa0f5310f01bb7ffce604865615$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.773. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.774. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~792 debug messages>

yosys [$paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 294 unused cells and 17 unused wires.
Using template $paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.775. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.776. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.777. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.778. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~986 debug messages>

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 160 unused cells and 17 unused wires.
Using template $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b1bb37a3122d8e21787d0b291ba2562e6310b4b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9b1bb37a3122d8e21787d0b291ba2562e6310b4b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.779. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b1bb37a3122d8e21787d0b291ba2562e6310b4b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9b1bb37a3122d8e21787d0b291ba2562e6310b4b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.780. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b1bb37a3122d8e21787d0b291ba2562e6310b4b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:9b1bb37a3122d8e21787d0b291ba2562e6310b4b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:9b1bb37a3122d8e21787d0b291ba2562e6310b4b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~1 debug messages>

yosys> stat

3.60. Printing statistics.

=== alu4 ===

   Number of wires:               4393
   Number of wire bits:         991324
   Number of public wires:         453
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6727
     $_MUX_                       5071
     $_NOT_                       1582
     $_OR_                          74


yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_merge -nomux

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
<suppressed ~11466 debug messages>
Removed a total of 3822 cells.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 2545 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
<suppressed ~476 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.74. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 169 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_muxtree

3.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.80. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.81. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
<suppressed ~625 debug messages>

yosys> techmap -map +/techmap.v

3.85. Executing TECHMAP pass (map to technology primitives).

3.85.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.91. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 1

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  2405 cells in clk={ }, en={ }, arst={ }, srst={ }

3.94.2. Extracting gate netlist of module `\alu4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2405 gates and 2421 wires to a netlist network with 14 inputs and 8 outputs.

3.94.2.1. Executing ABC.

yosys> abc -dff

3.95. Executing ABC pass (technology mapping using ABC).

3.95.1. Summary of detected clock domains:
  1489 cells in clk={ }, en={ }, arst={ }, srst={ }

3.95.2. Extracting gate netlist of module `\alu4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1489 gates and 1503 wires to a netlist network with 14 inputs and 8 outputs.

3.95.2.1. Executing ABC.

yosys> abc -dff

3.96. Executing ABC pass (technology mapping using ABC).

3.96.1. Summary of detected clock domains:
  1430 cells in clk={ }, en={ }, arst={ }, srst={ }

3.96.2. Extracting gate netlist of module `\alu4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1430 gates and 1444 wires to a netlist network with 14 inputs and 8 outputs.

3.96.2.1. Executing ABC.

yosys> abc -dff

3.97. Executing ABC pass (technology mapping using ABC).

3.97.1. Summary of detected clock domains:
  1379 cells in clk={ }, en={ }, arst={ }, srst={ }

3.97.2. Extracting gate netlist of module `\alu4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1379 gates and 1393 wires to a netlist network with 14 inputs and 8 outputs.

3.97.2.1. Executing ABC.

yosys> opt_ffinv

3.98. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.104. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 6008 unused wires.
<suppressed ~432 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.108. Executing BMUXMAP pass.

yosys> demuxmap

3.109. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_8qWG2n/abc_tmp_1.scr

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Extracting gate netlist of module `\alu4' to `<abc-temp-dir>/input.blif'..
Extracted 1360 gates and 1374 wires to a netlist network with 14 inputs and 8 outputs.

3.110.1.1. Executing ABC.
DE:   #PIs =  14  #Luts =   426  Max Lvl =  10  Avg Lvl =   6.00  [   0.16 sec. at Pass 0]
DE:   #PIs =  14  #Luts =   319  Max Lvl =   8  Avg Lvl =   5.38  [   2.58 sec. at Pass 1]
DE:   #PIs =  14  #Luts =   314  Max Lvl =   9  Avg Lvl =   6.00  [   0.37 sec. at Pass 2]
DE:   #PIs =  14  #Luts =   289  Max Lvl =   8  Avg Lvl =   4.88  [   1.94 sec. at Pass 3]
DE:   #PIs =  14  #Luts =   284  Max Lvl =   8  Avg Lvl =   5.00  [   0.61 sec. at Pass 4]
DE:   #PIs =  14  #Luts =   262  Max Lvl =   9  Avg Lvl =   5.12  [   2.74 sec. at Pass 5]
DE:   #PIs =  14  #Luts =   262  Max Lvl =   9  Avg Lvl =   5.12  [   1.12 sec. at Pass 6]
DE:   #PIs =  14  #Luts =   243  Max Lvl =   9  Avg Lvl =   5.12  [   3.04 sec. at Pass 7]
DE:   #PIs =  14  #Luts =   242  Max Lvl =   8  Avg Lvl =   4.88  [   0.59 sec. at Pass 8]
DE:   #PIs =  14  #Luts =   220  Max Lvl =   9  Avg Lvl =   5.00  [   2.39 sec. at Pass 9]
DE:   #PIs =  14  #Luts =   220  Max Lvl =   9  Avg Lvl =   5.00  [   0.52 sec. at Pass 10]
DE:   #PIs =  14  #Luts =   210  Max Lvl =  10  Avg Lvl =   5.25  [   3.46 sec. at Pass 11]
DE:   #PIs =  14  #Luts =   210  Max Lvl =  10  Avg Lvl =   5.25  [   0.87 sec. at Pass 12]
DE:   #PIs =  14  #Luts =   201  Max Lvl =  10  Avg Lvl =   5.00  [   5.68 sec. at Pass 13]
DE:   #PIs =  14  #Luts =   201  Max Lvl =  10  Avg Lvl =   5.00  [   1.32 sec. at Pass 14]
DE:   #PIs =  14  #Luts =   198  Max Lvl =   7  Avg Lvl =   4.50  [   5.18 sec. at Pass 15]
DE:   #PIs =  14  #Luts =   197  Max Lvl =  10  Avg Lvl =   5.25  [   1.64 sec. at Pass 16]
DE:   #PIs =  14  #Luts =   191  Max Lvl =   9  Avg Lvl =   5.00  [   3.00 sec. at Pass 17]
DE:   #PIs =  14  #Luts =   191  Max Lvl =   8  Avg Lvl =   4.75  [   1.07 sec. at Pass 18]
DE:   #PIs =  14  #Luts =   183  Max Lvl =   8  Avg Lvl =   4.75  [   3.60 sec. at Pass 19]
DE:   #PIs =  14  #Luts =   183  Max Lvl =   8  Avg Lvl =   4.75  [   1.19 sec. at Pass 20]
DE:   #PIs =  14  #Luts =   183  Max Lvl =   8  Avg Lvl =   4.75  [   4.68 sec. at Pass 21]
DE:   #PIs =  14  #Luts =   183  Max Lvl =   8  Avg Lvl =   4.75  [   1.50 sec. at Pass 22]
DE:   #PIs =  14  #Luts =   172  Max Lvl =   7  Avg Lvl =   4.50  [  15.23 sec. at Pass 23]
DE:   #PIs =  14  #Luts =   172  Max Lvl =   7  Avg Lvl =   4.50  [   4.73 sec. at Pass 24]
DE:   #PIs =  14  #Luts =   172  Max Lvl =   7  Avg Lvl =   4.50  [   1.11 sec. at Pass 25]
DE:   #PIs =  14  #Luts =   151  Max Lvl =   8  Avg Lvl =   4.88  [   5.24 sec. at Pass 26]
DE:   #PIs =  14  #Luts =   149  Max Lvl =   8  Avg Lvl =   4.75  [   0.81 sec. at Pass 27]
DE:   #PIs =  14  #Luts =   140  Max Lvl =   7  Avg Lvl =   4.25  [   3.46 sec. at Pass 28]
DE:   #PIs =  14  #Luts =   140  Max Lvl =   7  Avg Lvl =   4.25  [   1.06 sec. at Pass 29]
DE:   #PIs =  14  #Luts =   136  Max Lvl =   8  Avg Lvl =   4.50  [   2.69 sec. at Pass 30]
DE:   #PIs =  14  #Luts =   136  Max Lvl =   8  Avg Lvl =   4.50  [   0.90 sec. at Pass 31]
DE:   #PIs =  14  #Luts =   131  Max Lvl =   9  Avg Lvl =   4.12  [   4.05 sec. at Pass 32]
DE:   #PIs =  14  #Luts =   131  Max Lvl =   9  Avg Lvl =   4.12  [   1.14 sec. at Pass 33]
DE:   #PIs =  14  #Luts =   125  Max Lvl =   7  Avg Lvl =   4.00  [   3.85 sec. at Pass 34]
DE:   #PIs =  14  #Luts =   125  Max Lvl =   7  Avg Lvl =   4.00  [   0.83 sec. at Pass 35]
DE:   #PIs =  14  #Luts =   122  Max Lvl =   7  Avg Lvl =   4.00  [   3.08 sec. at Pass 36]
DE:   #PIs =  14  #Luts =   121  Max Lvl =   9  Avg Lvl =   4.50  [   0.62 sec. at Pass 37]
DE:   #PIs =  14  #Luts =   117  Max Lvl =   8  Avg Lvl =   4.38  [   3.17 sec. at Pass 38]
DE:   #PIs =  14  #Luts =   117  Max Lvl =   8  Avg Lvl =   4.38  [   0.73 sec. at Pass 39]
DE:   #PIs =  14  #Luts =   114  Max Lvl =   8  Avg Lvl =   4.25  [   2.67 sec. at Pass 40]
DE:   #PIs =  14  #Luts =   114  Max Lvl =   7  Avg Lvl =   4.25  [   0.84 sec. at Pass 41]
DE:   #PIs =  14  #Luts =    98  Max Lvl =   8  Avg Lvl =   4.25  [   2.42 sec. at Pass 42]
DE:   #PIs =  14  #Luts =    98  Max Lvl =   8  Avg Lvl =   4.25  [   0.32 sec. at Pass 43]
DE:   #PIs =  14  #Luts =    96  Max Lvl =   7  Avg Lvl =   3.88  [   2.41 sec. at Pass 44]
DE:   #PIs =  14  #Luts =    95  Max Lvl =   7  Avg Lvl =   4.00  [   1.02 sec. at Pass 45]
DE:   #PIs =  14  #Luts =    90  Max Lvl =   7  Avg Lvl =   4.00  [   3.25 sec. at Pass 46]
DE:   #PIs =  14  #Luts =    89  Max Lvl =   7  Avg Lvl =   4.00  [   0.98 sec. at Pass 47]
DE:   #PIs =  14  #Luts =    88  Max Lvl =   6  Avg Lvl =   3.62  [   3.24 sec. at Pass 48]
DE:   #PIs =  14  #Luts =    87  Max Lvl =   6  Avg Lvl =   3.62  [   1.72 sec. at Pass 49]
DE:   #PIs =  14  #Luts =    84  Max Lvl =   8  Avg Lvl =   4.38  [   3.73 sec. at Pass 50]
DE:   #PIs =  14  #Luts =    84  Max Lvl =   7  Avg Lvl =   3.88  [   1.51 sec. at Pass 51]
DE:   #PIs =  14  #Luts =    81  Max Lvl =   7  Avg Lvl =   4.00  [   2.97 sec. at Pass 52]
DE:   #PIs =  14  #Luts =    81  Max Lvl =   6  Avg Lvl =   3.62  [   1.24 sec. at Pass 53]
DE:   #PIs =  14  #Luts =    78  Max Lvl =   7  Avg Lvl =   3.88  [   2.50 sec. at Pass 54]
DE:   #PIs =  14  #Luts =    78  Max Lvl =   7  Avg Lvl =   3.88  [   0.93 sec. at Pass 55]
DE:   #PIs =  14  #Luts =    78  Max Lvl =   6  Avg Lvl =   3.75  [   3.05 sec. at Pass 56]
DE:   #PIs =  14  #Luts =    76  Max Lvl =   6  Avg Lvl =   3.50  [   1.99 sec. at Pass 57]
DE:   #PIs =  14  #Luts =    76  Max Lvl =   6  Avg Lvl =   3.50  [   3.03 sec. at Pass 58]
DE:   #PIs =  14  #Luts =    76  Max Lvl =   6  Avg Lvl =   3.50  [   1.30 sec. at Pass 59]
DE:   #PIs =  14  #Luts =    76  Max Lvl =   6  Avg Lvl =   3.50  [   2.68 sec. at Pass 60]
DE:   #PIs =  14  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.38  [  14.24 sec. at Pass 61]
DE:   #PIs =  14  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.38  [   1.24 sec. at Pass 62]
DE:   #PIs =  14  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.38  [   3.43 sec. at Pass 63]
DE:   #PIs =  14  #Luts =    73  Max Lvl =   6  Avg Lvl =   3.38  [   1.81 sec. at Pass 64]
DE:   #PIs =  14  #Luts =    71  Max Lvl =   5  Avg Lvl =   3.25  [  19.27 sec. at Pass 65]
DE:   #PIs =  14  #Luts =    70  Max Lvl =   6  Avg Lvl =   3.25  [   3.69 sec. at Pass 66]
DE:   #PIs =  14  #Luts =    70  Max Lvl =   6  Avg Lvl =   3.25  [   1.77 sec. at Pass 67]
DE:   #PIs =  14  #Luts =    70  Max Lvl =   6  Avg Lvl =   3.25  [   3.38 sec. at Pass 68]
DE:   #PIs =  14  #Luts =    70  Max Lvl =   6  Avg Lvl =   3.25  [   1.81 sec. at Pass 69]
DE:   #PIs =  14  #Luts =    68  Max Lvl =   7  Avg Lvl =   3.62  [  19.57 sec. at Pass 70]
DE:   #PIs =  14  #Luts =    68  Max Lvl =   7  Avg Lvl =   3.62  [   3.86 sec. at Pass 71]
DE:   #PIs =  14  #Luts =    68  Max Lvl =   7  Avg Lvl =   3.62  [   2.12 sec. at Pass 72]
DE:   #PIs =  14  #Luts =    68  Max Lvl =   7  Avg Lvl =   3.62  [   3.81 sec. at Pass 73]
DE:   #PIs =  14  #Luts =    66  Max Lvl =   6  Avg Lvl =   3.50  [  21.13 sec. at Pass 74]
DE:   #PIs =  14  #Luts =    66  Max Lvl =   6  Avg Lvl =   3.50  [   1.71 sec. at Pass 75]
DE:   #PIs =  14  #Luts =    63  Max Lvl =   6  Avg Lvl =   3.62  [   3.31 sec. at Pass 76]
DE:   #PIs =  14  #Luts =    63  Max Lvl =   6  Avg Lvl =   3.62  [   1.06 sec. at Pass 77]
DE:   #PIs =  14  #Luts =    63  Max Lvl =   6  Avg Lvl =   3.62  [   3.17 sec. at Pass 78]
DE:   #PIs =  14  #Luts =    62  Max Lvl =   6  Avg Lvl =   4.00  [   1.72 sec. at Pass 79]
DE:   #PIs =  14  #Luts =    62  Max Lvl =   6  Avg Lvl =   4.00  [   3.79 sec. at Pass 80]
DE:   #PIs =  14  #Luts =    62  Max Lvl =   6  Avg Lvl =   4.00  [   1.79 sec. at Pass 81]
DE:   #PIs =  14  #Luts =    60  Max Lvl =   6  Avg Lvl =   3.50  [   3.49 sec. at Pass 82]
DE:   #PIs =  14  #Luts =    58  Max Lvl =   6  Avg Lvl =   3.50  [   1.94 sec. at Pass 83]
DE:   #PIs =  14  #Luts =    55  Max Lvl =   7  Avg Lvl =   3.25  [   3.40 sec. at Pass 84]
DE:   #PIs =  14  #Luts =    54  Max Lvl =   5  Avg Lvl =   3.00  [   0.83 sec. at Pass 85]
DE:   #PIs =  14  #Luts =    53  Max Lvl =   6  Avg Lvl =   3.12  [   1.90 sec. at Pass 86]
DE:   #PIs =  14  #Luts =    53  Max Lvl =   6  Avg Lvl =   3.12  [   0.88 sec. at Pass 87]
DE:   #PIs =  14  #Luts =    53  Max Lvl =   5  Avg Lvl =   3.00  [   2.48 sec. at Pass 88]
DE:   #PIs =  14  #Luts =    52  Max Lvl =   6  Avg Lvl =   3.12  [   1.54 sec. at Pass 89]
DE:   #PIs =  14  #Luts =    49  Max Lvl =   7  Avg Lvl =   3.25  [   2.79 sec. at Pass 90]
DE:   #PIs =  14  #Luts =    49  Max Lvl =   7  Avg Lvl =   3.25  [   1.27 sec. at Pass 91]
DE:   #PIs =  14  #Luts =    47  Max Lvl =   5  Avg Lvl =   3.38  [   3.07 sec. at Pass 92]
DE:   #PIs =  14  #Luts =    47  Max Lvl =   5  Avg Lvl =   3.38  [   1.25 sec. at Pass 93]
DE:   #PIs =  14  #Luts =    46  Max Lvl =   5  Avg Lvl =   3.38  [   2.79 sec. at Pass 94]
DE:   #PIs =  14  #Luts =    46  Max Lvl =   5  Avg Lvl =   3.38  [   1.59 sec. at Pass 95]
DE:   #PIs =  14  #Luts =    46  Max Lvl =   5  Avg Lvl =   3.38  [   3.37 sec. at Pass 96]
DE:   #PIs =  14  #Luts =    46  Max Lvl =   5  Avg Lvl =   3.38  [   3.57 sec. at Pass 97]
DE:   #PIs =  14  #Luts =    44  Max Lvl =   6  Avg Lvl =   3.62  [  13.49 sec. at Pass 98]
DE:   #PIs =  14  #Luts =    42  Max Lvl =   6  Avg Lvl =   3.50  [   4.27 sec. at Pass 99]
DE:   #PIs =  14  #Luts =    42  Max Lvl =   6  Avg Lvl =   3.50  [   3.04 sec. at Pass 100]
DE:   #PIs =  14  #Luts =    42  Max Lvl =   6  Avg Lvl =   3.50  [   4.68 sec. at Pass 101]
DE:   #PIs =  14  #Luts =    42  Max Lvl =   6  Avg Lvl =   3.50  [   2.69 sec. at Pass 102]
DE:   #PIs =  14  #Luts =    41  Max Lvl =   5  Avg Lvl =   3.62  [  15.96 sec. at Pass 103]
DE:   #PIs =  14  #Luts =    41  Max Lvl =   5  Avg Lvl =   3.62  [   4.09 sec. at Pass 104]
DE:   #PIs =  14  #Luts =    40  Max Lvl =   5  Avg Lvl =   3.62  [   3.27 sec. at Pass 105]
DE:   #PIs =  14  #Luts =    36  Max Lvl =   6  Avg Lvl =   4.12  [   4.07 sec. at Pass 106]
DE:   #PIs =  14  #Luts =    36  Max Lvl =   6  Avg Lvl =   4.12  [   0.32 sec. at Pass 107]
DE:   #PIs =  14  #Luts =    33  Max Lvl =   5  Avg Lvl =   3.38  [   1.62 sec. at Pass 108]
DE:   #PIs =  14  #Luts =    33  Max Lvl =   5  Avg Lvl =   3.38  [   1.20 sec. at Pass 109]
DE:   #PIs =  14  #Luts =    20  Max Lvl =   4  Avg Lvl =   3.38  [   3.79 sec. at Pass 110]
DE:   #PIs =  14  #Luts =    20  Max Lvl =   4  Avg Lvl =   3.38  [   0.41 sec. at Pass 111]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   1.41 sec. at Pass 112]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   1.90 sec. at Pass 113]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   2.93 sec. at Pass 114]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   1.27 sec. at Pass 115]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   7.71 sec. at Pass 116]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   0.90 sec. at Pass 117]

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_merge -nomux

3.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.116. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.117. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 1374 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.120. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.121. Printing statistics.

=== alu4 ===

   Number of wires:                 33
   Number of wire bits:             33
   Number of public wires:          22
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $lut                           19


yosys> shregmap -minlen 8 -maxlen 20

3.122. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.123. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.124. Printing statistics.

=== alu4 ===

   Number of wires:                 33
   Number of wire bits:             33
   Number of public wires:          22
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $lut                           19


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.125. Executing TECHMAP pass (map to technology primitives).

3.125.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.125.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.125.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~155 debug messages>

yosys> opt_expr -mux_undef

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
<suppressed ~634 debug messages>

yosys> simplemap

3.127. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_merge

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

yosys> opt_dff -nodffe -nosdff

3.130. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
<suppressed ~15 debug messages>

yosys> opt_merge -nomux

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_8qWG2n/abc_tmp_2.scr

3.141. Executing ABC pass (technology mapping using ABC).

3.141.1. Extracting gate netlist of module `\alu4' to `<abc-temp-dir>/input.blif'..
Extracted 112 gates and 128 wires to a netlist network with 14 inputs and 8 outputs.

3.141.1.1. Executing ABC.
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   0.11 sec. at Pass 0]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   0.59 sec. at Pass 1]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   0.21 sec. at Pass 2]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   0.52 sec. at Pass 3]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   0.41 sec. at Pass 4]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   1.13 sec. at Pass 5]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   6.22 sec. at Pass 6]
DE:   #PIs =  14  #Luts =    19  Max Lvl =   4  Avg Lvl =   3.25  [   2.18 sec. at Pass 7]

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.

yosys> opt_merge -nomux

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.145. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu4.
Performed a total of 0 changes.

yosys> opt_merge

3.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu4'.
Removed a total of 0 cells.

yosys> opt_share

3.147. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.148. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..
Removed 0 unused cells and 87 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu4.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.151. Executing HIERARCHY pass (managing design hierarchy).

3.151.1. Analyzing design hierarchy..
Top module:  \alu4

3.151.2. Analyzing design hierarchy..
Top module:  \alu4
Removed 0 unused modules.

yosys> stat

3.152. Printing statistics.

=== alu4 ===

   Number of wires:                 33
   Number of wire bits:             33
   Number of public wires:          22
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $lut                           19


yosys> opt_clean -purge

3.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu4..

yosys> write_verilog -noattr -nohex synthesized.v

3.154. Executing Verilog backend.
Dumping module `\alu4'.

Warnings: 439 unique messages, 439 total
End of script. Logfile hash: 0e7682271e, CPU: user 67.13s system 0.86s, MEM: 336.27 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 97% 6x abc (3155 sec), 1% 357x clean (43 sec), ...
real 472.10
user 3021.05
sys 201.95
