Array size: 5 x 5 logic blocks

Routing: 


Net 0 (pg0)

SOURCE (3,5) Class: 1
OPIN (3,5) Pin: 4
CHANY (3,5) Track: 1
CHANX (3,5) Track: 1
IPIN (3,6) Pad: 0
SINK (3,6) Pad: 0

Net 1 (pf)

SOURCE (0,1) Pad: 1
OPIN (0,1) Pad: 1
CHANY (0,1) Track: 1
CHANX (1,0) Track: 1
IPIN (1,1) Pin: 0
SINK (1,1) Class: 0

Net 2 (pe0)

SOURCE (1,4) Class: 1
OPIN (1,4) Pin: 4
CHANX (1,3) Track: 1
CHANY (0,4) Track: 1
IPIN (0,4) Pad: 0
SINK (0,4) Pad: 0

Net 3 (pb0)

SOURCE (3,1) Class: 1
OPIN (3,1) Pin: 4
CHANX (3,0) Track: 1
IPIN (3,0) Pad: 0
SINK (3,0) Pad: 0

Net 4 (pa0)

SOURCE (5,3) Class: 1
OPIN (5,3) Pin: 4
CHANY (5,3) Track: 0
IPIN (6,3) Pad: 1
SINK (6,3) Pad: 1

Net 5 (ph)

SOURCE (6,4) Pad: 0
OPIN (6,4) Pad: 0
CHANY (5,4) Track: 0
CHANX (5,3) Track: 0
IPIN (5,4) Pin: 0
SINK (5,4) Class: 0

Net 6 (pn)

SOURCE (4,0) Pad: 1
OPIN (4,0) Pad: 1
CHANX (4,0) Track: 1
CHANX (5,0) Track: 1
IPIN (5,1) Pin: 0
SINK (5,1) Class: 0
CHANX (4,0) Track: 1
IPIN (4,1) Pin: 0
SINK (4,1) Class: 0

Net 7 (pw)

SOURCE (1,3) Class: 1
OPIN (1,3) Pin: 4
CHANX (1,2) Track: 0
CHANY (0,2) Track: 0
IPIN (0,2) Pad: 1
SINK (0,2) Pad: 1

Net 8 (ph0)

SOURCE (5,4) Class: 1
OPIN (5,4) Pin: 4
CHANY (5,4) Track: 1
IPIN (6,4) Pad: 1
SINK (6,4) Pad: 1

Net 9 (pi)

SOURCE (0,3) Pad: 0
OPIN (0,3) Pad: 0
CHANY (0,3) Track: 0
CHANX (1,3) Track: 0
CHANX (2,3) Track: 0
CHANX (3,3) Track: 0
CHANX (4,3) Track: 0
CHANY (4,3) Track: 0
IPIN (5,3) Pin: 1
SINK (5,3) Class: 0
CHANX (4,3) Track: 0
CHANY (4,4) Track: 0
IPIN (5,4) Pin: 1
SINK (5,4) Class: 0
CHANX (3,3) Track: 0
CHANY (3,3) Track: 0
CHANY (3,2) Track: 0
CHANY (3,1) Track: 0
IPIN (3,1) Pin: 3
SINK (3,1) Class: 0
CHANY (3,1) Track: 0
CHANX (4,1) Track: 0
CHANX (5,1) Track: 0
IPIN (5,1) Pin: 2
SINK (5,1) Class: 0
CHANY (3,1) Track: 0
CHANX (3,1) Track: 0
CHANX (2,1) Track: 0
CHANY (1,1) Track: 0
IPIN (1,1) Pin: 3
SINK (1,1) Class: 0
CHANX (3,3) Track: 0
CHANY (3,4) Track: 0
CHANX (3,4) Track: 0
IPIN (3,5) Pin: 0
SINK (3,5) Class: 0
CHANX (1,3) Track: 0
IPIN (1,4) Pin: 0
SINK (1,4) Class: 0
CHANX (1,3) Track: 0
CHANY (1,4) Track: 0
CHANX (1,4) Track: 0
IPIN (1,5) Pin: 0
SINK (1,5) Class: 0

Net 10 (ps)

SOURCE (5,2) Class: 1
OPIN (5,2) Pin: 4
CHANY (5,2) Track: 0
IPIN (6,2) Pad: 1
SINK (6,2) Pad: 1

Net 11 (pd0)

SOURCE (5,1) Class: 1
OPIN (5,1) Pin: 4
CHANX (5,0) Track: 0
IPIN (5,0) Pad: 0
SINK (5,0) Pad: 0

Net 12 (po)

SOURCE (0,3) Pad: 1
OPIN (0,3) Pad: 1
CHANY (0,3) Track: 1
CHANX (1,2) Track: 1
CHANY (1,3) Track: 1
CHANY (1,4) Track: 1
IPIN (1,4) Pin: 3
SINK (1,4) Class: 0
CHANY (1,3) Track: 1
IPIN (1,3) Pin: 3
SINK (1,3) Class: 0

Net 13 (pb)

SOURCE (3,0) Pad: 1
OPIN (3,0) Pad: 1
CHANX (3,0) Track: 0
IPIN (3,1) Pin: 0
SINK (3,1) Class: 0

Net 14 (pp)

SOURCE (0,1) Pad: 0
OPIN (0,1) Pad: 0
CHANY (0,1) Track: 0
IPIN (1,1) Pin: 1
SINK (1,1) Class: 0
CHANY (0,1) Track: 0
CHANX (1,1) Track: 0
IPIN (1,2) Pin: 0
SINK (1,2) Class: 0

Net 15 (pq)

SOURCE (4,6) Pad: 0
OPIN (4,6) Pad: 0
CHANX (4,5) Track: 1
IPIN (4,5) Pin: 2
SINK (4,5) Class: 0
CHANX (4,5) Track: 1
CHANY (4,5) Track: 1
CHANX (4,4) Track: 1
CHANX (3,4) Track: 1
CHANY (2,5) Track: 1
IPIN (3,5) Pin: 1
SINK (3,5) Class: 0

Net 16 (pv)

SOURCE (4,1) Class: 1
OPIN (4,1) Pin: 4
CHANX (4,0) Track: 0
IPIN (4,0) Pad: 0
SINK (4,0) Pad: 0

Net 17 (pz)

SOURCE (5,5) Class: 1
OPIN (5,5) Pin: 4
CHANY (5,5) Track: 1
CHANX (5,5) Track: 1
IPIN (5,6) Pad: 0
SINK (5,6) Pad: 0

Net 18 (pa)

SOURCE (6,3) Pad: 0
OPIN (6,3) Pad: 0
CHANY (5,3) Track: 1
IPIN (5,3) Pin: 3
SINK (5,3) Class: 0

Net 19 (pu)

SOURCE (2,5) Class: 1
OPIN (2,5) Pin: 4
CHANY (2,5) Track: 0
CHANX (2,5) Track: 0
IPIN (2,6) Pad: 0
SINK (2,6) Pad: 0

Net 20 (pe)

SOURCE (0,4) Pad: 1
OPIN (0,4) Pad: 1
CHANY (0,4) Track: 0
IPIN (1,4) Pin: 1
SINK (1,4) Class: 0

Net 21 (pm)

SOURCE (2,6) Pad: 1
OPIN (2,6) Pad: 1
CHANX (2,5) Track: 1
CHANY (1,5) Track: 1
IPIN (1,5) Pin: 3
SINK (1,5) Class: 0
CHANX (2,5) Track: 1
IPIN (2,5) Pin: 2
SINK (2,5) Class: 0

Net 22 (pc)

SOURCE (1,6) Pad: 1
OPIN (1,6) Pad: 1
CHANX (1,5) Track: 1
IPIN (1,5) Pin: 2
SINK (1,5) Class: 0

Net 23 (pk)

SOURCE (6,2) Pad: 0
OPIN (6,2) Pad: 0
CHANY (5,2) Track: 1
CHANX (5,2) Track: 1
IPIN (5,3) Pin: 0
SINK (5,3) Class: 0
CHANY (5,2) Track: 1
IPIN (5,2) Pin: 3
SINK (5,2) Class: 0

Net 24 (pr)

SOURCE (6,5) Pad: 0
OPIN (6,5) Pad: 0
CHANY (5,5) Track: 0
CHANX (5,4) Track: 0
IPIN (5,4) Pin: 2
SINK (5,4) Class: 0
CHANY (5,5) Track: 0
IPIN (5,5) Pin: 3
SINK (5,5) Class: 0

Net 25 (pf0)

SOURCE (1,1) Class: 1
OPIN (1,1) Pin: 4
CHANX (1,0) Track: 0
IPIN (1,0) Pad: 0
SINK (1,0) Pad: 0

Net 26 (pc0)

SOURCE (1,5) Class: 1
OPIN (1,5) Pin: 4
CHANY (1,5) Track: 0
CHANX (1,5) Track: 0
IPIN (1,6) Pad: 0
SINK (1,6) Pad: 0

Net 27 (px)

SOURCE (1,2) Class: 1
OPIN (1,2) Pin: 4
CHANX (1,1) Track: 1
CHANY (0,2) Track: 1
IPIN (0,2) Pad: 0
SINK (0,2) Pad: 0

Net 28 (pl)

SOURCE (2,0) Pad: 0
OPIN (2,0) Pad: 0
CHANX (2,0) Track: 1
CHANY (2,1) Track: 1
IPIN (3,1) Pin: 1
SINK (3,1) Class: 0
CHANY (2,1) Track: 1
IPIN (2,1) Pin: 3
SINK (2,1) Class: 0

Net 29 (pd)

SOURCE (6,1) Pad: 0
OPIN (6,1) Pad: 0
CHANY (5,1) Track: 0
IPIN (5,1) Pin: 3
SINK (5,1) Class: 0

Net 30 (pt)

SOURCE (2,1) Class: 1
OPIN (2,1) Pin: 4
CHANX (2,0) Track: 0
IPIN (2,0) Pad: 1
SINK (2,0) Pad: 1

Net 31 (pg)

SOURCE (3,6) Pad: 1
OPIN (3,6) Pad: 1
CHANX (3,5) Track: 0
IPIN (3,5) Pin: 2
SINK (3,5) Class: 0

Net 32 (py)

SOURCE (4,5) Class: 1
OPIN (4,5) Pin: 4
CHANY (4,5) Track: 0
CHANX (4,5) Track: 0
IPIN (4,6) Pad: 1
SINK (4,6) Pad: 1
