# compile vhdl design source files
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd"
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd"
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_2_0/sim/design_1_floating_point_2_0.vhd"
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_3_0/sim/design_1_floating_point_3_0.vhd"
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_4_0/sim/design_1_floating_point_4_0.vhd"
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_5_0/sim/design_1_floating_point_5_0.vhd"
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_6_0/sim/design_1_floating_point_6_0.vhd"
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_7_0/sim/design_1_floating_point_7_0.vhd"
vhdl xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_floating_point_8_0/sim/design_1_floating_point_8_0.vhd"

# Do not sort compile order
nosort
