Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/greblus/fpga_fun/nios2_minimal/ --output-directory=/home/greblus/fpga_fun/nios2_minimal/minimal/ --report-file=bsf:/home/greblus/fpga_fun/nios2_minimal/minimal.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/greblus/fpga_fun/nios2_minimal/minimal.qsys
Progress: Loading nios2_minimal/minimal.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: minimal.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/greblus/fpga_fun/nios2_minimal/ --output-directory=/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/greblus/fpga_fun/nios2_minimal/minimal.html --report-file=sopcinfo:/home/greblus/fpga_fun/nios2_minimal/minimal.sopcinfo --report-file=cmp:/home/greblus/fpga_fun/nios2_minimal/minimal.cmp --report-file=qip:/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.qip --report-file=svd --report-file=regmap:/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.regmap --report-file=debuginfo:/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/greblus/fpga_fun/nios2_minimal/minimal.qsys --language=VERILOG
Progress: Loading nios2_minimal/minimal.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: minimal.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: minimal: Generating minimal "minimal" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 12 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 11 connections
Info: merlin_translator_transform: After transform: 9 modules, 26 connections
Info: merlin_domain_transform: After transform: 18 modules, 71 connections
Info: merlin_router_transform: After transform: 23 modules, 86 connections
Info: merlin_network_to_switch_transform: After transform: 32 modules, 106 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 34 modules, 139 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 14 connections
Info: merlin_mm_transform: After transform: 5 modules, 14 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 17 connections
Info: reset_adaptation_transform: After transform: 8 modules, 23 connections
Info: nios2_qsys_0: Starting RTL generation for module 'minimal_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/greblus/altera/13.1/quartus/linux/eperlcmd -I /home/greblus/altera/13.1/quartus/linux/perl/lib -I /home/greblus/altera/13.1/quartus/sopc_builder/bin/europa -I /home/greblus/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/greblus/altera/13.1/quartus/sopc_builder/bin -I /home/greblus/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/greblus/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/greblus/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/greblus/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/greblus/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=minimal_nios2_qsys_0 --dir=/tmp/alt7288_4107838187367796066.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/greblus/altera/13.1/quartus --verilog --config=/tmp/alt7288_4107838187367796066.dir/0001_nios2_qsys_0_gen//minimal_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.05.02 02:41:42 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.05.02 02:41:42 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.05.02 02:41:44 (*)   Couldn't query license setup in Quartus directory /home/greblus/altera/13.1/quartus
Info: nios2_qsys_0: # 2017.05.02 02:41:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.05.02 02:41:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2017.05.02 02:41:44 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.05.02 02:41:44 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2017.05.02 02:41:44 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.05.02 02:41:44 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.05.02 02:41:46 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.05.02 02:41:46 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2017.05.02 02:41:50 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'minimal_nios2_qsys_0'
Info: nios2_qsys_0: "minimal" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'minimal_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/greblus/altera/13.1/quartus/linux/perl/bin/perl -I /home/greblus/altera/13.1/quartus/linux/perl/lib -I /home/greblus/altera/13.1/quartus/sopc_builder/bin/europa -I /home/greblus/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/greblus/altera/13.1/quartus/sopc_builder/bin -I /home/greblus/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/greblus/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/greblus/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=minimal_onchip_memory2_0 --dir=/tmp/alt7288_4107838187367796066.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/greblus/altera/13.1/quartus --verilog --config=/tmp/alt7288_4107838187367796066.dir/0002_onchip_memory2_0_gen//minimal_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'minimal_onchip_memory2_0'
Info: onchip_memory2_0: "minimal" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'minimal_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/greblus/altera/13.1/quartus/linux/perl/bin/perl -I /home/greblus/altera/13.1/quartus/linux/perl/lib -I /home/greblus/altera/13.1/quartus/sopc_builder/bin/europa -I /home/greblus/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/greblus/altera/13.1/quartus/sopc_builder/bin -I /home/greblus/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/greblus/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/greblus/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=minimal_jtag_uart_0 --dir=/tmp/alt7288_4107838187367796066.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/greblus/altera/13.1/quartus --verilog --config=/tmp/alt7288_4107838187367796066.dir/0003_jtag_uart_0_gen//minimal_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'minimal_jtag_uart_0'
Info: jtag_uart_0: "minimal" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pipeline_bridge_swap_transform: After transform: 30 modules, 96 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: mm_interconnect_0: "minimal" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "minimal" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "minimal" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_arbitrator.sv
Info: minimal: Done "minimal" with 23 modules, 37 files, 719289 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
