Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb  2 23:13:01 2023
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fault_tolerant_timing_summary_routed.rpt -pb fault_tolerant_timing_summary_routed.pb -rpx fault_tolerant_timing_summary_routed.rpx -warn_on_violation
| Design       : fault_tolerant
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.041        0.000                      0                 6771        0.018        0.000                      0                 6771        2.000        0.000                       0                  1540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.041        0.000                      0                 6771        0.018        0.000                      0                 6771        2.000        0.000                       0                  1540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 module_gen[1].modules/fir_filter_1/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 2.227ns (46.587%)  route 2.553ns (53.413%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.378 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.670     4.893    module_gen[1].modules/fir_filter_1/clk_i
    SLICE_X10Y55         FDRE                                         r  module_gen[1].modules/fir_filter_1/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  module_gen[1].modules/fir_filter_1/data_o_reg[5]/Q
                         net (fo=1, routed)           0.989     6.360    module_gen[1].modules/data_o_1[5]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.301     6.661 r  module_gen[1].modules/error_o_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.661    module_gen[1].modules/error_o_INST_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  module_gen[1].modules/error_o_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    module_gen[1].modules/error_o_INST_0_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.450 r  module_gen[1].modules/error_o_INST_0/O[2]
                         net (fo=2, routed)           1.263     8.713    error_s_1
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.327     9.040 r  error_mux[1]_inferred_i_1/O
                         net (fo=1, routed)           0.301     9.341    error_mux[1][1]
    SLICE_X25Y45         LUT2 (Prop_lut2_I1_O)        0.332     9.673 r  error_mux[0]_inferred_i_1/O
                         net (fo=1, routed)           0.000     9.673    error_mux[0][1]
    SLICE_X25Y45         FDRE                                         r  sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.495     9.378    clk_i_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  sel_reg[1]/C
                         clock pessimism              0.340     9.718    
                         clock uncertainty           -0.035     9.683    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)        0.031     9.714    sel_reg[1]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 module_gen[1].modules/fir_filter_1/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.988ns (42.684%)  route 2.669ns (57.316%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.378 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.670     4.893    module_gen[1].modules/fir_filter_1/clk_i
    SLICE_X10Y55         FDRE                                         r  module_gen[1].modules/fir_filter_1/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  module_gen[1].modules/fir_filter_1/data_o_reg[5]/Q
                         net (fo=1, routed)           0.989     6.360    module_gen[1].modules/data_o_1[5]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.301     6.661 r  module_gen[1].modules/error_o_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.661    module_gen[1].modules/error_o_INST_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  module_gen[1].modules/error_o_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    module_gen[1].modules/error_o_INST_0_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.450 f  module_gen[1].modules/error_o_INST_0/O[2]
                         net (fo=2, routed)           1.263     8.713    error_s_1
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.302     9.015 r  error_mux[1]_inferred_i_2/O
                         net (fo=1, routed)           0.417     9.432    error_mux[1][0]
    SLICE_X22Y45         LUT2 (Prop_lut2_I1_O)        0.118     9.550 r  error_mux[0]_inferred_i_2/O
                         net (fo=1, routed)           0.000     9.550    error_mux[0][0]
    SLICE_X22Y45         FDRE                                         r  sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.495     9.378    clk_i_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  sel_reg[0]/C
                         clock pessimism              0.340     9.718    
                         clock uncertainty           -0.035     9.683    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.075     9.758    sel_reg[0]
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_gen[1].modules/fir_filter_1/other_sections[5].fir_section/sum_reg_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.456ns (11.426%)  route 3.535ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.671     4.894    clk_i_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  data_i_reg[12]/Q
                         net (fo=72, routed)          3.535     8.885    module_gen[1].modules/fir_filter_1/other_sections[5].fir_section/data_i[12]
    DSP48_X0Y32          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/other_sections[5].fir_section/sum_reg_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.576     9.459    module_gen[1].modules/fir_filter_1/other_sections[5].fir_section/clk_i
    DSP48_X0Y32          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/other_sections[5].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.340     9.799    
                         clock uncertainty           -0.035     9.764    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362     9.402    module_gen[1].modules/fir_filter_1/other_sections[5].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 data_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_gen[0].modules/fir_filter_1/first_section/sum_reg_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.419ns (11.020%)  route 3.383ns (88.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 9.461 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.671     4.894    clk_i_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.313 r  data_i_reg[9]/Q
                         net (fo=72, routed)          3.383     8.696    module_gen[0].modules/fir_filter_1/first_section/data_i[9]
    DSP48_X1Y36          DSP48E1                                      r  module_gen[0].modules/fir_filter_1/first_section/sum_reg_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.578     9.461    module_gen[0].modules/fir_filter_1/first_section/clk_i
    DSP48_X1Y36          DSP48E1                                      r  module_gen[0].modules/fir_filter_1/first_section/sum_reg_reg/CLK
                         clock pessimism              0.340     9.801    
                         clock uncertainty           -0.035     9.766    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.537     9.229    module_gen[0].modules/fir_filter_1/first_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.456ns (11.452%)  route 3.526ns (88.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 9.468 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.671     4.894    clk_i_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  data_i_reg[12]/Q
                         net (fo=72, routed)          3.526     8.876    module_gen[1].modules/fir_filter_1/first_section/data_i[12]
    DSP48_X0Y36          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.585     9.468    module_gen[1].modules/fir_filter_1/first_section/clk_i
    DSP48_X0Y36          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/CLK
                         clock pessimism              0.340     9.808    
                         clock uncertainty           -0.035     9.773    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362     9.411    module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 data_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.456ns (11.590%)  route 3.478ns (88.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 9.468 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.671     4.894    clk_i_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  data_i_reg[11]/Q
                         net (fo=72, routed)          3.478     8.828    module_gen[1].modules/fir_filter_1/first_section/data_i[11]
    DSP48_X0Y36          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.585     9.468    module_gen[1].modules/fir_filter_1/first_section/clk_i
    DSP48_X0Y36          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/CLK
                         clock pessimism              0.340     9.808    
                         clock uncertainty           -0.035     9.773    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362     9.411    module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 data_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.456ns (11.590%)  route 3.478ns (88.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 9.469 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.671     4.894    clk_i_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  data_i_reg[11]/Q
                         net (fo=72, routed)          3.478     8.828    module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/data_i[11]
    DSP48_X0Y37          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.586     9.469    module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/clk_i
    DSP48_X0Y37          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.340     9.809    
                         clock uncertainty           -0.035     9.774    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362     9.412    module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_gen[1].modules/fir_filter_1/other_sections[3].fir_section/sum_reg_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.456ns (11.635%)  route 3.463ns (88.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 9.464 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.671     4.894    clk_i_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  data_i_reg[12]/Q
                         net (fo=72, routed)          3.463     8.813    module_gen[1].modules/fir_filter_1/other_sections[3].fir_section/data_i[12]
    DSP48_X0Y34          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/other_sections[3].fir_section/sum_reg_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.581     9.464    module_gen[1].modules/fir_filter_1/other_sections[3].fir_section/clk_i
    DSP48_X0Y34          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/other_sections[3].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.340     9.804    
                         clock uncertainty           -0.035     9.769    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362     9.407    module_gen[1].modules/fir_filter_1/other_sections[3].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.456ns (11.886%)  route 3.380ns (88.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 9.468 - 5.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.747     4.970    clk_i_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.426 r  data_i_reg[14]/Q
                         net (fo=72, routed)          3.380     8.806    module_gen[1].modules/fir_filter_1/first_section/data_i[14]
    DSP48_X0Y36          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.585     9.468    module_gen[1].modules/fir_filter_1/first_section/clk_i
    DSP48_X0Y36          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg/CLK
                         clock pessimism              0.340     9.808    
                         clock uncertainty           -0.035     9.773    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362     9.411    module_gen[1].modules/fir_filter_1/first_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.456ns (11.886%)  route 3.380ns (88.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 9.469 - 5.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.747     4.970    clk_i_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     5.426 r  data_i_reg[14]/Q
                         net (fo=72, routed)          3.380     8.806    module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/data_i[14]
    DSP48_X0Y37          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    U14                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        1.586     9.469    module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/clk_i
    DSP48_X0Y37          DSP48E1                                      r  module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.340     9.809    
                         clock uncertainty           -0.035     9.774    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362     9.412    module_gen[1].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  0.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 module_reg[0].module_o_reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.734%)  route 0.195ns (48.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.560     1.487    clk_i_IBUF_BUFG
    SLICE_X24Y44         FDRE                                         r  module_reg[0].module_o_reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  module_reg[0].module_o_reg_reg[0][9]/Q
                         net (fo=1, routed)           0.195     1.846    module_o_reg[0][9]
    SLICE_X20Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  axi_tdata_o[9]_i_1/O
                         net (fo=1, routed)           0.000     1.891    data_o[9]
    SLICE_X20Y43         FDRE                                         r  axi_tdata_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.830     2.006    clk_i_IBUF_BUFG
    SLICE_X20Y43         FDRE                                         r  axi_tdata_o_reg[9]/C
                         clock pessimism             -0.254     1.752    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.121     1.873    axi_tdata_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 module_reg[0].module_o_reg_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.790%)  route 0.195ns (48.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.559     1.486    clk_i_IBUF_BUFG
    SLICE_X24Y42         FDRE                                         r  module_reg[0].module_o_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  module_reg[0].module_o_reg_reg[0][5]/Q
                         net (fo=1, routed)           0.195     1.844    module_o_reg[0][5]
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.889 r  axi_tdata_o[5]_i_1/O
                         net (fo=1, routed)           0.000     1.889    data_o[5]
    SLICE_X20Y42         FDRE                                         r  axi_tdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.829     2.005    clk_i_IBUF_BUFG
    SLICE_X20Y42         FDRE                                         r  axi_tdata_o_reg[5]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.120     1.871    axi_tdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 module_reg[0].module_o_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.369%)  route 0.232ns (52.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.560     1.487    clk_i_IBUF_BUFG
    SLICE_X24Y44         FDRE                                         r  module_reg[0].module_o_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  module_reg[0].module_o_reg_reg[0][6]/Q
                         net (fo=1, routed)           0.232     1.883    module_o_reg[0][6]
    SLICE_X20Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.928 r  axi_tdata_o[6]_i_1/O
                         net (fo=1, routed)           0.000     1.928    data_o[6]
    SLICE_X20Y42         FDRE                                         r  axi_tdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.829     2.005    clk_i_IBUF_BUFG
    SLICE_X20Y42         FDRE                                         r  axi_tdata_o_reg[6]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.121     1.872    axi_tdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 module_gen[1].modules/fir_filter_0/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_reg[1].module_o_reg_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.056%)  route 0.240ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.565     1.492    module_gen[1].modules/fir_filter_0/clk_i
    SLICE_X11Y50         FDRE                                         r  module_gen[1].modules/fir_filter_0/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  module_gen[1].modules/fir_filter_0/data_o_reg[7]/Q
                         net (fo=2, routed)           0.240     1.872    module_o_s[1][7]
    SLICE_X16Y49         FDRE                                         r  module_reg[1].module_o_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.832     2.008    clk_i_IBUF_BUFG
    SLICE_X16Y49         FDRE                                         r  module_reg[1].module_o_reg_reg[1][7]/C
                         clock pessimism             -0.249     1.759    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.052     1.811    module_reg[1].module_o_reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 module_gen[2].modules/fir_filter_0/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_reg[2].module_o_reg_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.908%)  route 0.263ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.558     1.485    module_gen[2].modules/fir_filter_0/clk_i
    SLICE_X22Y38         FDRE                                         r  module_gen[2].modules/fir_filter_0/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  module_gen[2].modules/fir_filter_0/data_o_reg[16]/Q
                         net (fo=2, routed)           0.263     1.889    module_o_s[2][16]
    SLICE_X21Y40         FDRE                                         r  module_reg[2].module_o_reg_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.829     2.005    clk_i_IBUF_BUFG
    SLICE_X21Y40         FDRE                                         r  module_reg[2].module_o_reg_reg[2][16]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.072     1.823    module_reg[2].module_o_reg_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 module_gen[2].modules/fir_filter_0/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_reg[2].module_o_reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.497%)  route 0.256ns (64.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.556     1.483    module_gen[2].modules/fir_filter_0/clk_i
    SLICE_X22Y35         FDRE                                         r  module_gen[2].modules/fir_filter_0/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  module_gen[2].modules/fir_filter_0/data_o_reg[5]/Q
                         net (fo=2, routed)           0.256     1.880    module_o_s[2][5]
    SLICE_X20Y39         FDRE                                         r  module_reg[2].module_o_reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.828     2.004    clk_i_IBUF_BUFG
    SLICE_X20Y39         FDRE                                         r  module_reg[2].module_o_reg_reg[2][5]/C
                         clock pessimism             -0.254     1.750    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.059     1.809    module_reg[2].module_o_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 module_reg[0].module_o_reg_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.940%)  route 0.247ns (57.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.560     1.487    clk_i_IBUF_BUFG
    SLICE_X25Y44         FDRE                                         r  module_reg[0].module_o_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  module_reg[0].module_o_reg_reg[0][14]/Q
                         net (fo=1, routed)           0.247     1.875    module_o_reg[0][14]
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  axi_tdata_o[14]_i_1/O
                         net (fo=1, routed)           0.000     1.920    data_o[14]
    SLICE_X21Y43         FDRE                                         r  axi_tdata_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.830     2.006    clk_i_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  axi_tdata_o_reg[14]/C
                         clock pessimism             -0.254     1.752    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.092     1.844    axi_tdata_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 module_gen[2].modules/fir_filter_0/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            module_reg[2].module_o_reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.655%)  route 0.254ns (64.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.556     1.483    module_gen[2].modules/fir_filter_0/clk_i
    SLICE_X22Y35         FDRE                                         r  module_gen[2].modules/fir_filter_0/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  module_gen[2].modules/fir_filter_0/data_o_reg[6]/Q
                         net (fo=2, routed)           0.254     1.878    module_o_s[2][6]
    SLICE_X20Y39         FDRE                                         r  module_reg[2].module_o_reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.828     2.004    clk_i_IBUF_BUFG
    SLICE_X20Y39         FDRE                                         r  module_reg[2].module_o_reg_reg[2][6]/C
                         clock pessimism             -0.254     1.750    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.052     1.802    module_reg[2].module_o_reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 module_reg[0].module_o_reg_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.176%)  route 0.289ns (60.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.560     1.487    clk_i_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  module_reg[0].module_o_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  module_reg[0].module_o_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.289     1.916    module_o_reg[0][12]
    SLICE_X20Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.961 r  axi_tdata_o[12]_i_1/O
                         net (fo=1, routed)           0.000     1.961    data_o[12]
    SLICE_X20Y43         FDRE                                         r  axi_tdata_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.830     2.006    clk_i_IBUF_BUFG
    SLICE_X20Y43         FDRE                                         r  axi_tdata_o_reg[12]/C
                         clock pessimism             -0.254     1.752    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.120     1.872    axi_tdata_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 module_reg[0].module_o_reg_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.206%)  route 0.243ns (53.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.559     1.486    clk_i_IBUF_BUFG
    SLICE_X24Y42         FDRE                                         r  module_reg[0].module_o_reg_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  module_reg[0].module_o_reg_reg[0][11]/Q
                         net (fo=1, routed)           0.243     1.893    module_o_reg[0][11]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.938 r  axi_tdata_o[11]_i_1/O
                         net (fo=1, routed)           0.000     1.938    data_o[11]
    SLICE_X21Y42         FDRE                                         r  axi_tdata_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1539, routed)        0.829     2.005    clk_i_IBUF_BUFG
    SLICE_X21Y42         FDRE                                         r  axi_tdata_o_reg[11]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.092     1.843    axi_tdata_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y20    module_gen[0].modules/fir_filter_0/other_sections[5].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y35    module_gen[0].modules/fir_filter_1/other_sections[1].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y30    module_gen[0].modules/fir_filter_1/other_sections[6].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y26    module_gen[1].modules/fir_filter_0/other_sections[2].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y20    module_gen[1].modules/fir_filter_0/other_sections[7].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y34    module_gen[1].modules/fir_filter_1/other_sections[3].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y29    module_gen[1].modules/fir_filter_1/other_sections[8].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y14    module_gen[2].modules/fir_filter_0/other_sections[4].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y5     module_gen[2].modules/fir_filter_1/other_sections[5].fir_section/sum_reg_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X21Y42   axi_tdata_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X21Y42   axi_tdata_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y15   module_gen[2].modules/fir_filter_1/b_s_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y15   module_gen[2].modules/fir_filter_1/b_s_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y15   module_gen[2].modules/fir_filter_1/b_s_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y15   module_gen[2].modules/fir_filter_1/b_s_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y16   module_gen[2].modules/fir_filter_1/b_s_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y16   module_gen[2].modules/fir_filter_1/b_s_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X21Y42   axi_tdata_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X20Y43   axi_tdata_o_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X33Y21   module_gen[2].modules/fir_filter_1/b_s_reg[0][0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y22   module_gen[2].modules/fir_filter_1/b_s_reg[0][10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y22   module_gen[2].modules/fir_filter_1/b_s_reg[0][11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X33Y21   module_gen[2].modules/fir_filter_1/b_s_reg[0][1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X21Y42   axi_tdata_o_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X21Y42   axi_tdata_o_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X33Y21   module_gen[2].modules/fir_filter_1/b_s_reg[0][2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X33Y21   module_gen[2].modules/fir_filter_1/b_s_reg[0][3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y21   module_gen[2].modules/fir_filter_1/b_s_reg[0][4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y21   module_gen[2].modules/fir_filter_1/b_s_reg[0][5]/C



