{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669789838141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669789838141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 14:30:37 2022 " "Processing started: Wed Nov 30 14:30:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669789838141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669789838141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_led -c register_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_led -c register_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669789838141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669789838689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_led.v 2 2 " "Found 2 design units, including 2 entities, in source file register_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod1HzClock " "Found entity 1: mod1HzClock" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669789838771 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_led " "Found entity 2: register_led" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669789838771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669789838771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_led " "Elaborating entity \"register_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669789838819 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "outData\[0\]~reg0 outData\[0\]~reg0_emulated outData\[0\]~1 " "Register \"outData\[0\]~reg0\" is converted into an equivalent circuit using register \"outData\[0\]~reg0_emulated\" and latch \"outData\[0\]~1\"" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1669789839324 "|register_led|outData[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "outData\[1\]~reg0 outData\[1\]~reg0_emulated outData\[1\]~5 " "Register \"outData\[1\]~reg0\" is converted into an equivalent circuit using register \"outData\[1\]~reg0_emulated\" and latch \"outData\[1\]~5\"" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1669789839324 "|register_led|outData[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "outData\[2\]~reg0 outData\[2\]~reg0_emulated outData\[2\]~9 " "Register \"outData\[2\]~reg0\" is converted into an equivalent circuit using register \"outData\[2\]~reg0_emulated\" and latch \"outData\[2\]~9\"" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1669789839324 "|register_led|outData[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "outData\[3\]~reg0 outData\[3\]~reg0_emulated outData\[3\]~13 " "Register \"outData\[3\]~reg0\" is converted into an equivalent circuit using register \"outData\[3\]~reg0_emulated\" and latch \"outData\[3\]~13\"" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1669789839324 "|register_led|outData[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "outData\[4\]~reg0 outData\[4\]~reg0_emulated outData\[4\]~17 " "Register \"outData\[4\]~reg0\" is converted into an equivalent circuit using register \"outData\[4\]~reg0_emulated\" and latch \"outData\[4\]~17\"" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1669789839324 "|register_led|outData[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "outData\[5\]~reg0 outData\[5\]~reg0_emulated outData\[5\]~21 " "Register \"outData\[5\]~reg0\" is converted into an equivalent circuit using register \"outData\[5\]~reg0_emulated\" and latch \"outData\[5\]~21\"" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1669789839324 "|register_led|outData[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "outData\[6\]~reg0 outData\[6\]~reg0_emulated outData\[6\]~25 " "Register \"outData\[6\]~reg0\" is converted into an equivalent circuit using register \"outData\[6\]~reg0_emulated\" and latch \"outData\[6\]~25\"" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1669789839324 "|register_led|outData[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "outData\[7\]~reg0 outData\[7\]~reg0_emulated outData\[7\]~29 " "Register \"outData\[7\]~reg0\" is converted into an equivalent circuit using register \"outData\[7\]~reg0_emulated\" and latch \"outData\[7\]~29\"" {  } { { "register_led.v" "" { Text "C:/Users/suxto/Documents/FPGA/register_led/register_led.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1669789839324 "|register_led|outData[7]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1669789839324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669789839450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669789839781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669789839781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669789839837 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669789839837 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669789839837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669789839837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669789839866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 14:30:39 2022 " "Processing ended: Wed Nov 30 14:30:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669789839866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669789839866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669789839866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669789839866 ""}
