[2025-09-17 03:35:29] START suite=qualcomm_srv trace=srv411_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv411_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2571431 heartbeat IPC: 3.889 cumulative IPC: 3.889 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4993429 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4993429 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4993430 heartbeat IPC: 4.129 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13334563 heartbeat IPC: 1.199 cumulative IPC: 1.199 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21669975 heartbeat IPC: 1.2 cumulative IPC: 1.199 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29982319 heartbeat IPC: 1.203 cumulative IPC: 1.201 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38333075 heartbeat IPC: 1.197 cumulative IPC: 1.2 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46706515 heartbeat IPC: 1.194 cumulative IPC: 1.199 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 55095019 heartbeat IPC: 1.192 cumulative IPC: 1.198 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv411_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 63447539 heartbeat IPC: 1.197 cumulative IPC: 1.198 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 71794188 heartbeat IPC: 1.198 cumulative IPC: 1.198 (Simulation time: 00 hr 10 min 08 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 80119832 heartbeat IPC: 1.201 cumulative IPC: 1.198 (Simulation time: 00 hr 11 min 18 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83461038 cumulative IPC: 1.198 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83461038 cumulative IPC: 1.198 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv411_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.198 instructions: 100000000 cycles: 83461038
CPU 0 Branch Prediction Accuracy: 92.78% MPKI: 12.81 Average ROB Occupancy at Mispredict: 30.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08503
BRANCH_INDIRECT: 0.3674
BRANCH_CONDITIONAL: 10.99
BRANCH_DIRECT_CALL: 0.4192
BRANCH_INDIRECT_CALL: 0.5427
BRANCH_RETURN: 0.4044


====Backend Stall Breakdown====
ROB_STALL: 6131
LQ_STALL: 0
SQ_STALL: 46410


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.7682853

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 6131

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1627

cpu0->cpu0_STLB TOTAL        ACCESS:    2110666 HIT:    2109940 MISS:        726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2110666 HIT:    2109940 MISS:        726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 114.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9419217 HIT:    8594685 MISS:     824532 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7696606 HIT:    6959343 MISS:     737263 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579170 HIT:     520857 MISS:      58313 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1142157 HIT:    1114000 MISS:      28157 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1284 HIT:        485 MISS:        799 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.25 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15853919 HIT:    7779472 MISS:    8074447 MSHR_MERGE:    1997671
cpu0->cpu0_L1I LOAD         ACCESS:   15853919 HIT:    7779472 MISS:    8074447 MSHR_MERGE:    1997671
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.95 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30585314 HIT:   26704215 MISS:    3881099 MSHR_MERGE:    1680811
cpu0->cpu0_L1D LOAD         ACCESS:   16737485 HIT:   14616652 MISS:    2120833 MSHR_MERGE:     501003
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13846372 HIT:   12087415 MISS:    1758957 MSHR_MERGE:    1179783
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1457 HIT:        148 MISS:       1309 MSHR_MERGE:         25
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12992350 HIT:   10706165 MISS:    2286185 MSHR_MERGE:    1159829
cpu0->cpu0_ITLB LOAD         ACCESS:   12992350 HIT:   10706165 MISS:    2286185 MSHR_MERGE:    1159829
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29080848 HIT:   27771410 MISS:    1309438 MSHR_MERGE:     325128
cpu0->cpu0_DTLB LOAD         ACCESS:   29080848 HIT:   27771410 MISS:    1309438 MSHR_MERGE:     325128
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.083 cycles
cpu0->LLC TOTAL        ACCESS:     913828 HIT:     904703 MISS:       9125 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     737263 HIT:     728384 MISS:       8879 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58312 HIT:      58296 MISS:         16 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117454 HIT:     117452 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        799 HIT:        571 MISS:        228 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         26
  ROW_BUFFER_MISS:       9097
  AVG DBUS CONGESTED CYCLE: 2.996
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          1
  FULL:          0
Channel 0 REFRESHES ISSUED:       6955

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544832       517716        68255          627
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           54           74           25
  STLB miss resolved @ L2C                0           43          269          204           24
  STLB miss resolved @ LLC                0           44          177          388           30
  STLB miss resolved @ MEM                0            1           91          120          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196640        47588      1508215       160108            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            6            6            0
  STLB miss resolved @ L2C                0            2            9            2            0
  STLB miss resolved @ LLC                0           10           28           31            0
  STLB miss resolved @ MEM                0            0            9           22            8
[2025-09-17 03:47:56] END   suite=qualcomm_srv trace=srv411_ap (rc=0)
