# Sample programmable delay line
# x
structure
1 1
mux
C12T28SOI_LR_MUX21X17_P0 (Z, D0, D1, S0)
de
C12T28SOI_LR_CNBFX4_P0 (Z, A)