# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test2.srcs/sources_1/new/2sComp_4Bit.vhd" \
"../../../../test2.srcs/sources_1/new/2sComp_5Bit.vhd" \
"../../../../test2.srcs/sources_1/new/BinaryToBCD.vhd" \
"../../../../test2.srcs/sources_1/new/FULLADDER.vhd" \
"../../../../test2.srcs/sources_1/new/FourBitAdder.vhd" \
"../../../../test2.srcs/sources_1/new/TwosComplement_4Bit.vhd" \
"../../../../test2.srcs/sources_1/new/myseven_segments.vhd" \
"../../../../test2.srcs/sim_1/new/2sComp_tb.vhd" \

# Do not sort compile order
nosort
