`timescale 1ns / 1ps

module baud_rate(
input clk,
input rst,
output reg tick
    );
    parameter clk_freq=1000000;
    parameter baud_rate=10000;
    parameter div=clk_freq/baud_rate;
    integer counter=0;

    always @(posedge clk)
    begin
        if(rst)
        begin
            counter<=0;
            tick<=0;
        end
        else begin
            if(counter==div-1)
            begin
                counter<=0;
                tick<=1'b1;
            end
            else
            begin
                counter<=counter+1;
                tick<=1'b0;
            end
        end
    end
endmodule
