#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Feb 12 02:40:32 2024
# Process ID: 7060
# Current directory: C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/design_1_predict_0_0_synth_1
# Command line: vivado.exe -log design_1_predict_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_predict_0_0.tcl
# Log file: C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/design_1_predict_0_0_synth_1/design_1_predict_0_0.vds
# Journal file: C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/design_1_predict_0_0_synth_1\vivado.jou
# Running On: DESKTOP-VPFT755, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
source design_1_predict_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 462.574 ; gain = 184.719
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/hls_export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 481.242 ; gain = 18.668
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_predict_0_0
Command: synth_design -top design_1_predict_0_0 -part xczu3eg-sbva484-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1791.148 ; gain = 376.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_predict_0_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_predict_0_0/synth/design_1_predict_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'predict' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_l1_bias_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_l1_bias_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_l1_bias_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_l1_bias_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'predict_l1_bias_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_l1_bias_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_l2_bias_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_l2_bias_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_l2_bias_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_l2_bias_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'predict_l2_bias_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_l2_bias_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_input_layer_RAM_AUTO_1R1W' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_input_layer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'predict_input_layer_RAM_AUTO_1R1W' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_input_layer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_hidden_layer1_RAM_AUTO_1R1W' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_hidden_layer1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'predict_hidden_layer1_RAM_AUTO_1R1W' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_hidden_layer1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_26_1' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_26_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_flow_control_loop_pipe_sequential_init' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_26_1' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_26_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_0_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_0_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_0_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_0_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_1_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_1_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_1_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_1_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_2_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_2_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_2_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_2_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_3_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_3_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_3_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_3_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_mul_32s_16s_48_1_1' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_mul_32s_16s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'predict_mul_32s_16s_48_1_1' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_mul_32s_16s_48_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'predict_mul_32s_17s_48_1_1' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_mul_32s_17s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'predict_mul_32s_17s_48_1_1' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_mul_32s_17s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_35_2' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_35_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_0_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_0_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_0_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_0_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_1_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_1_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_1_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_1_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_2_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_2_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_2_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_2_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_3_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_3_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_3_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_3_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_mul_31ns_16s_47_1_1' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_mul_31ns_16s_47_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'predict_mul_31ns_16s_47_1_1' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_mul_31ns_16s_47_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'predict_mul_31ns_17s_48_1_1' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_mul_31ns_17s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'predict_mul_31ns_17s_48_1_1' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_mul_31ns_17s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_VITIS_LOOP_48_3' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_VITIS_LOOP_48_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_0_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_0_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_0_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_0_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_1_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_1_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_1_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_1_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_2_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_2_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_2_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_2_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_3_ROM_AUTO_1R' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_3_ROM_AUTO_1R.dat' is read successfully [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_3_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_3_ROM_AUTO_1R' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_control_s_axi' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_control_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'predict_control_s_axi' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'predict_regslice_both' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict_regslice_both' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'predict_regslice_both__parameterized0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict_regslice_both__parameterized0' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'predict_regslice_both__parameterized1' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict_regslice_both__parameterized1' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'predict_regslice_both__parameterized2' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict_regslice_both__parameterized2' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'predict_regslice_both__parameterized3' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict_regslice_both__parameterized3' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'predict_regslice_both__parameterized4' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict_regslice_both__parameterized4' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'predict' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_predict_0_0' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_predict_0_0/synth/design_1_predict_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ipshared/af14/hdl/verilog/predict_control_s_axi.v:254]
WARNING: [Synth 8-7129] Port WDATA[31] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4_p_ZL10l3_weights_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_VITIS_LOOP_48_3_p_ZL10l2_weights_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_predict_Pipeline_VITIS_LOOP_35_2_p_ZL10l1_weights_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TKEEP[3] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TKEEP[2] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TKEEP[1] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TKEEP[0] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[3] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[2] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[1] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[0] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TUSER[1] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TUSER[0] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TLAST[0] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TID[4] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TID[3] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TID[2] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TID[1] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TID[0] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TDEST[5] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TDEST[4] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TDEST[3] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TDEST[2] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TDEST[1] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TDEST[0] in module predict_predict_Pipeline_VITIS_LOOP_26_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_hidden_layer1_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_input_layer_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_l2_bias_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module predict_l1_bias_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1926.195 ; gain = 511.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1926.195 ; gain = 511.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1926.195 ; gain = 511.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1926.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_predict_0_0/constraints/predict_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.867 ; gain = 0.336
Finished Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_predict_0_0/constraints/predict_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/design_1_predict_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/design_1_predict_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2022.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 2022.867 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2022.867 ; gain = 607.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2022.867 ; gain = 607.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/design_1_predict_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2022.867 ; gain = 607.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'predict_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'predict_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "predict_input_layer_RAM_AUTO_1R1W:/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "predict_hidden_layer1_RAM_AUTO_1R1W:/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'predict_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'predict_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 2022.867 ; gain = 607.770
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_output_stream_V_keep_V_U' (predict_regslice_both__parameterized0) to 'inst/regslice_both_output_stream_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 24    
	   2 Input   32 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 5     
	               47 Bit    Registers := 4     
	               32 Bit    Registers := 25    
	               31 Bit    Registers := 19    
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 25    
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 84    
+---Multipliers : 
	              16x32  Multipliers := 16    
	              17x32  Multipliers := 8     
+---RAMs : 
	              288 Bit	(9 X 32 bit)          RAMs := 4     
	              248 Bit	(8 X 31 bit)          RAMs := 8     
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   5 Input   32 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 8     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 58    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_16s_48_1_1_U14/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l1_weights_3_U/q1_reg is absorbed into DSP mul_32s_16s_48_1_1_U14/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U14/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U14/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U14/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_ln38_3_reg_878_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l1_weights_3_U/q1_reg is absorbed into DSP mul_ln38_3_reg_878_reg.
DSP Report: register mul_ln38_3_reg_878_reg is absorbed into DSP mul_ln38_3_reg_878_reg.
DSP Report: operator mul_32s_16s_48_1_1_U14/tmp_product is absorbed into DSP mul_ln38_3_reg_878_reg.
DSP Report: operator mul_32s_16s_48_1_1_U14/tmp_product is absorbed into DSP mul_ln38_3_reg_878_reg.
DSP Report: Generating DSP mul_32s_17s_48_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l1_weights_2_U/q1_reg is absorbed into DSP mul_32s_17s_48_1_1_U18/tmp_product.
DSP Report: operator mul_32s_17s_48_1_1_U18/tmp_product is absorbed into DSP mul_32s_17s_48_1_1_U18/tmp_product.
DSP Report: operator mul_32s_17s_48_1_1_U18/tmp_product is absorbed into DSP mul_32s_17s_48_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_ln38_2_reg_868_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l1_weights_2_U/q1_reg is absorbed into DSP mul_ln38_2_reg_868_reg.
DSP Report: register mul_ln38_2_reg_868_reg is absorbed into DSP mul_ln38_2_reg_868_reg.
DSP Report: operator mul_32s_17s_48_1_1_U18/tmp_product is absorbed into DSP mul_ln38_2_reg_868_reg.
DSP Report: operator mul_32s_17s_48_1_1_U18/tmp_product is absorbed into DSP mul_ln38_2_reg_868_reg.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l1_weights_1_U/q1_reg is absorbed into DSP mul_32s_16s_48_1_1_U13/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U13/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U13/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U13/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U13/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l1_weights_1_U/q1_reg is absorbed into DSP mul_32s_16s_48_1_1_U13/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U13/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U13/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U13/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l1_weights_0_U/q1_reg is absorbed into DSP mul_32s_16s_48_1_1_U12/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U12/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U12/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U12/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U12/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l1_weights_0_U/q1_reg is absorbed into DSP mul_32s_16s_48_1_1_U12/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U12/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U12/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U12/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l1_weights_3_U/q0_reg is absorbed into DSP mul_32s_16s_48_1_1_U17/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U17/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U17/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U17/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U17/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l1_weights_3_U/q0_reg is absorbed into DSP mul_32s_16s_48_1_1_U17/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U17/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U17/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U17/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_17s_48_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l1_weights_2_U/q0_reg is absorbed into DSP mul_32s_17s_48_1_1_U19/tmp_product.
DSP Report: operator mul_32s_17s_48_1_1_U19/tmp_product is absorbed into DSP mul_32s_17s_48_1_1_U19/tmp_product.
DSP Report: operator mul_32s_17s_48_1_1_U19/tmp_product is absorbed into DSP mul_32s_17s_48_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_32s_17s_48_1_1_U19/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l1_weights_2_U/q0_reg is absorbed into DSP mul_32s_17s_48_1_1_U19/tmp_product.
DSP Report: operator mul_32s_17s_48_1_1_U19/tmp_product is absorbed into DSP mul_32s_17s_48_1_1_U19/tmp_product.
DSP Report: operator mul_32s_17s_48_1_1_U19/tmp_product is absorbed into DSP mul_32s_17s_48_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U16/tmp_product, operation Mode is: A2*B2.
DSP Report: register p_ZL10l1_weights_1_load_1_reg_888_reg is absorbed into DSP mul_32s_16s_48_1_1_U16/tmp_product.
DSP Report: register mul_32s_16s_48_1_1_U16/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U16/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U16/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U16/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U16/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U16/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l1_weights_1_load_1_reg_888_reg is absorbed into DSP mul_32s_16s_48_1_1_U16/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U16/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U16/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U16/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U15/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l1_weights_0_U/q0_reg is absorbed into DSP mul_32s_16s_48_1_1_U15/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U15/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U15/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U15/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_ln38_4_reg_883_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l1_weights_0_U/q0_reg is absorbed into DSP mul_ln38_4_reg_883_reg.
DSP Report: register mul_ln38_4_reg_883_reg is absorbed into DSP mul_ln38_4_reg_883_reg.
DSP Report: operator mul_32s_16s_48_1_1_U15/tmp_product is absorbed into DSP mul_ln38_4_reg_883_reg.
DSP Report: operator mul_32s_16s_48_1_1_U15/tmp_product is absorbed into DSP mul_ln38_4_reg_883_reg.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U39/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l2_weights_3_U/q0_reg is absorbed into DSP mul_31ns_17s_48_1_1_U39/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U39/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U39/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U39/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U39/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l2_weights_3_U/q0_reg is absorbed into DSP mul_31ns_17s_48_1_1_U39/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U39/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U39/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U39/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l2_weights_2_U/q0_reg is absorbed into DSP mul_31ns_16s_47_1_1_U33/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U33/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U33/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U33/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U33/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l2_weights_2_U/q0_reg is absorbed into DSP mul_31ns_16s_47_1_1_U33/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U33/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U33/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U33/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U38/tmp_product, operation Mode is: A2*B2.
DSP Report: register p_ZL10l2_weights_1_load_1_reg_914_reg is absorbed into DSP mul_31ns_17s_48_1_1_U38/tmp_product.
DSP Report: register mul_31ns_17s_48_1_1_U38/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U38/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U38/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U38/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U38/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U38/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l2_weights_1_load_1_reg_914_reg is absorbed into DSP mul_31ns_17s_48_1_1_U38/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U38/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U38/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U38/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U37/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l2_weights_0_U/q0_reg is absorbed into DSP mul_31ns_17s_48_1_1_U37/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U37/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U37/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U37/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_ln51_4_reg_909_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l2_weights_0_U/q0_reg is absorbed into DSP mul_ln51_4_reg_909_reg.
DSP Report: register mul_ln51_4_reg_909_reg is absorbed into DSP mul_ln51_4_reg_909_reg.
DSP Report: operator mul_31ns_17s_48_1_1_U37/tmp_product is absorbed into DSP mul_ln51_4_reg_909_reg.
DSP Report: operator mul_31ns_17s_48_1_1_U37/tmp_product is absorbed into DSP mul_ln51_4_reg_909_reg.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U36/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l2_weights_3_U/q1_reg is absorbed into DSP mul_31ns_17s_48_1_1_U36/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U36/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U36/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U36/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_ln51_3_reg_904_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l2_weights_3_U/q1_reg is absorbed into DSP mul_ln51_3_reg_904_reg.
DSP Report: register mul_ln51_3_reg_904_reg is absorbed into DSP mul_ln51_3_reg_904_reg.
DSP Report: operator mul_31ns_17s_48_1_1_U36/tmp_product is absorbed into DSP mul_ln51_3_reg_904_reg.
DSP Report: operator mul_31ns_17s_48_1_1_U36/tmp_product is absorbed into DSP mul_ln51_3_reg_904_reg.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U32/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l2_weights_2_U/q1_reg is absorbed into DSP mul_31ns_16s_47_1_1_U32/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U32/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U32/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U32/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_ln51_2_reg_894_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l2_weights_2_U/q1_reg is absorbed into DSP mul_ln51_2_reg_894_reg.
DSP Report: register mul_ln51_2_reg_894_reg is absorbed into DSP mul_ln51_2_reg_894_reg.
DSP Report: operator mul_31ns_16s_47_1_1_U32/tmp_product is absorbed into DSP mul_ln51_2_reg_894_reg.
DSP Report: operator mul_31ns_16s_47_1_1_U32/tmp_product is absorbed into DSP mul_ln51_2_reg_894_reg.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l2_weights_1_U/q1_reg is absorbed into DSP mul_31ns_17s_48_1_1_U35/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U35/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U35/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U35/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U35/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l2_weights_1_U/q1_reg is absorbed into DSP mul_31ns_17s_48_1_1_U35/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U35/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U35/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U35/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l2_weights_0_U/q1_reg is absorbed into DSP mul_31ns_17s_48_1_1_U34/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U34/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U34/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U34/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_31ns_17s_48_1_1_U34/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l2_weights_0_U/q1_reg is absorbed into DSP mul_31ns_17s_48_1_1_U34/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U34/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U34/tmp_product.
DSP Report: operator mul_31ns_17s_48_1_1_U34/tmp_product is absorbed into DSP mul_31ns_17s_48_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U60/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZL10l3_weights_3_U/q0_reg is absorbed into DSP mul_31ns_16s_47_1_1_U60/tmp_product.
DSP Report: register p_ZL10l3_weights_3_load_1_reg_1220_reg is absorbed into DSP mul_31ns_16s_47_1_1_U60/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U60/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U60/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U60/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U60/tmp_product, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZL10l3_weights_3_U/q0_reg is absorbed into DSP mul_31ns_16s_47_1_1_U60/tmp_product.
DSP Report: register p_ZL10l3_weights_3_load_1_reg_1220_reg is absorbed into DSP mul_31ns_16s_47_1_1_U60/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U60/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U60/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U60/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U59/tmp_product, operation Mode is: A2*B''.
DSP Report: register p_ZL10l3_weights_2_U/q0_reg is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: register p_ZL10l3_weights_2_load_1_reg_1210_reg is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: register mul_31ns_16s_47_1_1_U59/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U59/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U59/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U59/tmp_product, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZL10l3_weights_2_U/q0_reg is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: register p_ZL10l3_weights_2_load_1_reg_1210_reg is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U59/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U59/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l3_weights_1_U/q0_reg is absorbed into DSP mul_31ns_16s_47_1_1_U58/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U58/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U58/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U58/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_ln64_5_reg_1205_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l3_weights_1_U/q0_reg is absorbed into DSP mul_ln64_5_reg_1205_reg.
DSP Report: register mul_ln64_5_reg_1205_reg is absorbed into DSP mul_ln64_5_reg_1205_reg.
DSP Report: operator mul_31ns_16s_47_1_1_U58/tmp_product is absorbed into DSP mul_ln64_5_reg_1205_reg.
DSP Report: operator mul_31ns_16s_47_1_1_U58/tmp_product is absorbed into DSP mul_ln64_5_reg_1205_reg.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register p_ZL10l3_weights_0_U/q0_reg is absorbed into DSP mul_31ns_16s_47_1_1_U57/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U57/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U57/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U57/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_ln64_4_reg_1200_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_ZL10l3_weights_0_U/q0_reg is absorbed into DSP mul_ln64_4_reg_1200_reg.
DSP Report: register mul_ln64_4_reg_1200_reg is absorbed into DSP mul_ln64_4_reg_1200_reg.
DSP Report: operator mul_31ns_16s_47_1_1_U57/tmp_product is absorbed into DSP mul_ln64_4_reg_1200_reg.
DSP Report: operator mul_31ns_16s_47_1_1_U57/tmp_product is absorbed into DSP mul_ln64_4_reg_1200_reg.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U56/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZL10l3_weights_3_U/q1_reg is absorbed into DSP mul_31ns_16s_47_1_1_U56/tmp_product.
DSP Report: register p_ZL10l3_weights_3_load_reg_1140_reg is absorbed into DSP mul_31ns_16s_47_1_1_U56/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U56/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U56/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U56/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_ln64_3_reg_1190_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZL10l3_weights_3_U/q1_reg is absorbed into DSP mul_ln64_3_reg_1190_reg.
DSP Report: register p_ZL10l3_weights_3_load_reg_1140_reg is absorbed into DSP mul_ln64_3_reg_1190_reg.
DSP Report: register mul_ln64_3_reg_1190_reg is absorbed into DSP mul_ln64_3_reg_1190_reg.
DSP Report: operator mul_31ns_16s_47_1_1_U56/tmp_product is absorbed into DSP mul_ln64_3_reg_1190_reg.
DSP Report: operator mul_31ns_16s_47_1_1_U56/tmp_product is absorbed into DSP mul_ln64_3_reg_1190_reg.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U55/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZL10l3_weights_2_U/q1_reg is absorbed into DSP mul_31ns_16s_47_1_1_U55/tmp_product.
DSP Report: register p_ZL10l3_weights_2_load_reg_1130_reg is absorbed into DSP mul_31ns_16s_47_1_1_U55/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U55/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U55/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U55/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U55/tmp_product, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZL10l3_weights_2_U/q1_reg is absorbed into DSP mul_31ns_16s_47_1_1_U55/tmp_product.
DSP Report: register p_ZL10l3_weights_2_load_reg_1130_reg is absorbed into DSP mul_31ns_16s_47_1_1_U55/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U55/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U55/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U55/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U54/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZL10l3_weights_1_U/q1_reg is absorbed into DSP mul_31ns_16s_47_1_1_U54/tmp_product.
DSP Report: register p_ZL10l3_weights_1_load_reg_1120_reg is absorbed into DSP mul_31ns_16s_47_1_1_U54/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U54/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U54/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U54/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U54/tmp_product, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZL10l3_weights_1_U/q1_reg is absorbed into DSP mul_31ns_16s_47_1_1_U54/tmp_product.
DSP Report: register p_ZL10l3_weights_1_load_reg_1120_reg is absorbed into DSP mul_31ns_16s_47_1_1_U54/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U54/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U54/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U54/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U53/tmp_product, operation Mode is: A2*B''.
DSP Report: register p_ZL10l3_weights_0_U/q1_reg is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
DSP Report: register p_ZL10l3_weights_0_load_reg_1110_reg is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
DSP Report: register mul_31ns_16s_47_1_1_U53/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U53/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U53/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_31ns_16s_47_1_1_U53/tmp_product, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZL10l3_weights_0_U/q1_reg is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
DSP Report: register p_ZL10l3_weights_0_load_reg_1110_reg is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U53/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
DSP Report: operator mul_31ns_16s_47_1_1_U53/tmp_product is absorbed into DSP mul_31ns_16s_47_1_1_U53/tmp_product.
INFO: [Synth 8-6904] The RAM "inst/input_layer_U/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_layer_1_U/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_layer_2_U/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_layer_3_U/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer1_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer1_1_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer1_2_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer1_3_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer2_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer2_1_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer2_2_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer2_3_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port WDATA[31] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module predict_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module predict_control_s_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "inst/input_layer_U/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_layer_1_U/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_layer_2_U/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_layer_3_U/ram_reg" of size (depth=9 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer1_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer1_1_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer1_2_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer1_3_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer2_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer2_1_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer2_2_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/hidden_layer2_3_U/ram_reg" of size (depth=8 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[47]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[46]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[45]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[44]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[43]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[42]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[41]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[40]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[39]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[38]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[37]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[36]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[35]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[34]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[33]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[32]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[31]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[30]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[29]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[28]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[27]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[26]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[25]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[24]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[23]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[22]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[21]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[20]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[19]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[18]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[17]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[14]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[13]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[12]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[11]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[10]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[9]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[8]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[7]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[6]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[5]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[4]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[3]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[2]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[1]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_3_reg_878_reg[0]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[47]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[46]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[45]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[44]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[43]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[42]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[41]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[40]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[39]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[38]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[37]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[36]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[35]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[34]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[33]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[32]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[31]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[30]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[29]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[28]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[27]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[26]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[25]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[24]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[23]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[22]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[21]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[20]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[19]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[18]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[17]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[14]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[13]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[12]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[11]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[10]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[9]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[8]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[7]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[6]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[5]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[4]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[3]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[2]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[1]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_2_reg_868_reg[0]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_4_reg_883_reg[47]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_4_reg_883_reg[46]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_4_reg_883_reg[45]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_4_reg_883_reg[44]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_4_reg_883_reg[43]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_4_reg_883_reg[42]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_4_reg_883_reg[41]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
WARNING: [Synth 8-3332] Sequential element (mul_ln38_4_reg_883_reg[40]) is unused and will be removed from module predict_predict_Pipeline_VITIS_LOOP_35_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:34 . Memory (MB): peak = 2022.867 ; gain = 607.770
---------------------------------------------------------------------------------
 Sort Area is  mul_31ns_17s_48_1_1_U36/tmp_product_12 : 0 0 : 3034 5697 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U36/tmp_product_12 : 0 1 : 2663 5697 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U37/tmp_product_13 : 0 0 : 3034 5697 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U37/tmp_product_13 : 0 1 : 2663 5697 : Used 1 time 0
 Sort Area is  mul_32s_17s_48_1_1_U18/tmp_product_c : 0 0 : 3034 5697 : Used 1 time 0
 Sort Area is  mul_32s_17s_48_1_1_U18/tmp_product_c : 0 1 : 2663 5697 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U38/tmp_product_14 : 0 0 : 3052 5667 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U38/tmp_product_14 : 0 1 : 2615 5667 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U34/tmp_product_f : 0 0 : 3034 5649 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U34/tmp_product_f : 0 1 : 2615 5649 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U35/tmp_product_10 : 0 0 : 3034 5649 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U35/tmp_product_10 : 0 1 : 2615 5649 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U39/tmp_product_17 : 0 0 : 3034 5649 : Used 1 time 0
 Sort Area is  mul_31ns_17s_48_1_1_U39/tmp_product_17 : 0 1 : 2615 5649 : Used 1 time 0
 Sort Area is  mul_32s_17s_48_1_1_U19/tmp_product_6 : 0 0 : 3034 5649 : Used 1 time 0
 Sort Area is  mul_32s_17s_48_1_1_U19/tmp_product_6 : 0 1 : 2615 5649 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U56/tmp_product_1e : 0 0 : 2791 5414 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U56/tmp_product_1e : 0 1 : 2623 5414 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U53/tmp_product_18 : 0 0 : 2809 5384 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U53/tmp_product_18 : 0 1 : 2575 5384 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U59/tmp_product_22 : 0 0 : 2809 5384 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U59/tmp_product_22 : 0 1 : 2575 5384 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U32/tmp_product_11 : 0 0 : 2775 5382 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U32/tmp_product_11 : 0 1 : 2607 5382 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U57/tmp_product_20 : 0 0 : 2775 5382 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U57/tmp_product_20 : 0 1 : 2607 5382 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U58/tmp_product_21 : 0 0 : 2775 5382 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U58/tmp_product_21 : 0 1 : 2607 5382 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U14/tmp_product_e : 0 0 : 2775 5382 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U14/tmp_product_e : 0 1 : 2607 5382 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U15/tmp_product_0 : 0 0 : 2775 5382 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U15/tmp_product_0 : 0 1 : 2607 5382 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U54/tmp_product_1b : 0 0 : 2791 5366 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U54/tmp_product_1b : 0 1 : 2575 5366 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U55/tmp_product_1d : 0 0 : 2791 5366 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U55/tmp_product_1d : 0 1 : 2575 5366 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U60/tmp_product_23 : 0 0 : 2791 5366 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U60/tmp_product_23 : 0 1 : 2575 5366 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U16/tmp_product_3 : 0 0 : 2793 5352 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U16/tmp_product_3 : 0 1 : 2559 5352 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U33/tmp_product_16 : 0 0 : 2775 5334 : Used 1 time 0
 Sort Area is  mul_31ns_16s_47_1_1_U33/tmp_product_16 : 0 1 : 2559 5334 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U12/tmp_product_a : 0 0 : 2775 5334 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U12/tmp_product_a : 0 1 : 2559 5334 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U13/tmp_product_b : 0 0 : 2775 5334 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U13/tmp_product_b : 0 1 : 2559 5334 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U17/tmp_product_9 : 0 0 : 2775 5334 : Used 1 time 0
 Sort Area is  mul_32s_16s_48_1_1_U17/tmp_product_9 : 0 1 : 2559 5334 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------+-----------------------------+---------------+----------------+
|Module Name                              | RTL Object                  | Depth x Width | Implemented As | 
+-----------------------------------------+-----------------------------+---------------+----------------+
|predict_l1_bias_ROM_AUTO_1R              | rom0                        | 32x16         | LUT            | 
|predict_l2_bias_ROM_AUTO_1R              | rom0                        | 32x16         | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_0_out                     | 512x16        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_0_out                     | 512x17        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_0_out                     | 512x16        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_0_out                     | 512x16        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_0_out                     | 512x16        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_0_out                     | 512x17        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_ZL10l1_weights_1_U/q0_reg | 512x16        | Block RAM      | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_0_out                     | 512x16        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_0_out                     | 256x17        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_0_out                     | 256x16        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_ZL10l2_weights_1_U/q0_reg | 256x17        | Block RAM      | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_0_out                     | 256x17        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_0_out                     | 256x17        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_0_out                     | 256x16        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_0_out                     | 256x17        | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_0_out                     | 256x17        | LUT            | 
|predict                                  | p_0_out                     | 32x16         | LUT            | 
|predict                                  | p_0_out                     | 32x16         | LUT            | 
|predict_predict_Pipeline_VITIS_LOOP_35_2 | p_ZL10l1_weights_1_U/q0_reg | 512x16        | Block RAM      | 
|predict_predict_Pipeline_VITIS_LOOP_48_3 | p_ZL10l2_weights_1_U/q0_reg | 256x17        | Block RAM      | 
+-----------------------------------------+-----------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------+-----------+----------------------+----------------+
|inst        | input_layer_U/ram_reg     | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | input_layer_1_U/ram_reg   | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | input_layer_2_U/ram_reg   | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | input_layer_3_U/ram_reg   | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | hidden_layer1_U/ram_reg   | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer1_1_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer1_2_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer1_3_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer2_U/ram_reg   | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer2_1_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer2_2_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer2_3_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
+------------+---------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                      | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A*B2             | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A*B2             | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A*B2             | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A*B2             | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A*B2             | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A*B2             | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A*B2             | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17)+A2*B  | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17)+A''*B | 16     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A2*B''           | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17)+A''*B | 16     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17)+A''*B | 16     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17)+A''*B | 16     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17)+A''*B | 16     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A2*B''           | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17)+A''*B | 16     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 2493.020 ; gain = 1077.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:03:08 . Memory (MB): peak = 2521.602 ; gain = 1106.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------+-----------+----------------------+----------------+
|inst        | input_layer_U/ram_reg     | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | input_layer_1_U/ram_reg   | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | input_layer_2_U/ram_reg   | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | input_layer_3_U/ram_reg   | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | hidden_layer1_U/ram_reg   | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer1_1_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer1_2_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer1_3_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer2_U/ram_reg   | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer2_1_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer2_2_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
|inst        | hidden_layer2_3_U/ram_reg | Implied   | 8 x 31               | RAM16X1D x 31  | 
+------------+---------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_ZL10l1_weights_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/p_ZL10l2_weights_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:03:12 . Memory (MB): peak = 2577.000 ; gain = 1161.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:03:20 . Memory (MB): peak = 2601.465 ; gain = 1186.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:03:20 . Memory (MB): peak = 2601.465 ; gain = 1186.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:03:22 . Memory (MB): peak = 2601.465 ; gain = 1186.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:03:22 . Memory (MB): peak = 2601.465 ; gain = 1186.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:03:22 . Memory (MB): peak = 2601.465 ; gain = 1186.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:03:22 . Memory (MB): peak = 2601.465 ; gain = 1186.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | PCIN>>17+A'*B''    | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_35_2         | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17+A'*B')'  | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17+A'*B')'  | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | (PCIN>>17+A'*B')'  | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | PCIN>>17+A'*B'     | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | PCIN>>17+A'*B'     | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | PCIN>>17+A'*B'     | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | PCIN>>17+A'*B''    | 30     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_VITIS_LOOP_48_3         | PCIN>>17+A'*B'     | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17+A'*B')'  | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17+A'*B')'  | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | (PCIN>>17+A''*B')' | 30     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A''*B''            | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | PCIN>>17+A''*B''   | 30     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | PCIN>>17+A''*B'    | 30     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | PCIN>>17+A''*B'    | 30     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A''*B''            | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | PCIN>>17+A''*B''   | 30     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|predict_predict_Pipeline_matmul3_VITIS_LOOP_61_4 | PCIN>>17+A''*B'    | 30     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   143|
|2     |DSP_ALU         |    48|
|3     |DSP_A_B_DATA    |    48|
|7     |DSP_C_DATA      |    48|
|8     |DSP_MULTIPLIER  |    48|
|9     |DSP_M_DATA      |    48|
|10    |DSP_OUTPUT      |    48|
|12    |DSP_PREADD      |    48|
|13    |DSP_PREADD_DATA |    48|
|14    |LUT1            |     7|
|15    |LUT2            |   962|
|16    |LUT3            |   199|
|17    |LUT4            |   159|
|18    |LUT5            |   898|
|19    |LUT6            |   755|
|20    |MUXF7           |   238|
|21    |MUXF8           |    47|
|22    |RAM16X1D        |   312|
|23    |RAMB18E2        |     2|
|25    |FDRE            |   614|
|26    |FDSE            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:03:22 . Memory (MB): peak = 2601.465 ; gain = 1186.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 487 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:03:05 . Memory (MB): peak = 2601.465 ; gain = 1089.695
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:03:22 . Memory (MB): peak = 2601.465 ; gain = 1186.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2613.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 788 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2636.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 360 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 312 instances

Synth Design complete | Checksum: 80f894fc
INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:03:53 . Memory (MB): peak = 2636.418 ; gain = 2122.633
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2636.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/design_1_predict_0_0_synth_1/design_1_predict_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_predict_0_0, cache-ID = 1b0495c7e20d8dae
INFO: [Coretcl 2-1174] Renamed 53 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2636.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/design_1_predict_0_0_synth_1/design_1_predict_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_predict_0_0_utilization_synth.rpt -pb design_1_predict_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 12 02:45:02 2024...
