{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725203635517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725203635517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  1 18:13:55 2024 " "Processing started: Sun Sep  1 18:13:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725203635517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725203635517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider -c divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725203635517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725203635883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725203635884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/quartus/div_pll/synthesis/div_pll.vhd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/quartus/div_pll/synthesis/div_pll.vhd.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_pll " "Found entity 1: div_pll" {  } { { "../div_pll/synthesis/div_pll.vhd.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/div_pll/synthesis/div_pll.vhd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725203645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725203645604 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../div_pll/synthesis/div_pll.v " "Can't analyze file -- file ../div_pll/synthesis/div_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1725203645607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/quartus/div_pll/synthesis/submodules/div_pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/quartus/div_pll/synthesis/submodules/div_pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_pll_pll_0 " "Found entity 1: div_pll_pll_0" {  } { { "../div_pll/synthesis/submodules/div_pll_pll_0.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/div_pll/synthesis/submodules/div_pll_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725203645610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725203645610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../../ModelSim/DUT/aux_package.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725203645974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725203645974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider_wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider_wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_wrap-Behavioral " "Found design unit 1: divider_wrap-Behavioral" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725203645977 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_wrap " "Found entity 1: divider_wrap" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725203645977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725203645977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Behavioral " "Found design unit 1: Divider-Behavioral" {  } { { "../../ModelSim/DUT/divider.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725203645980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../../ModelSim/DUT/divider.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725203645980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725203645980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider_wrap " "Elaborating entity \"divider_wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725203646010 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "result divider_wrap.vhd(15) " "VHDL Signal Declaration warning at divider_wrap.vhd(15): used implicit default value for signal \"result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725203646012 "|divider_wrap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "remainder divider_wrap.vhd(16) " "VHDL Signal Declaration warning at divider_wrap.vhd(16): used implicit default value for signal \"remainder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725203646012 "|divider_wrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_result divider_wrap.vhd(22) " "Verilog HDL or VHDL warning at divider_wrap.vhd(22): object \"temp_result\" assigned a value but never read" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725203646012 "|divider_wrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_remainder divider_wrap.vhd(23) " "Verilog HDL or VHDL warning at divider_wrap.vhd(23): object \"temp_remainder\" assigned a value but never read" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725203646012 "|divider_wrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:div " "Elaborating entity \"Divider\" for hierarchy \"Divider:div\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "div" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725203646028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_remainder divider.VHD(21) " "Verilog HDL or VHDL warning at divider.VHD(21): object \"temp_remainder\" assigned a value but never read" {  } { { "../../ModelSim/DUT/divider.VHD" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725203646030 "|divider_wrap|Divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_pll div_pll:pll_1 " "Elaborating entity \"div_pll\" for hierarchy \"div_pll:pll_1\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "pll_1" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725203646080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_pll_pll_0 div_pll:pll_1\|div_pll_pll_0:pll_0 " "Elaborating entity \"div_pll_pll_0\" for hierarchy \"div_pll:pll_1\|div_pll_pll_0:pll_0\"" {  } { { "../div_pll/synthesis/div_pll.vhd.v" "pll_0" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/div_pll/synthesis/div_pll.vhd.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725203646207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll div_pll:pll_1\|div_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"div_pll:pll_1\|div_pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "../div_pll/synthesis/submodules/div_pll_pll_0.v" "altera_pll_i" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/div_pll/synthesis/submodules/div_pll_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725203646255 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1725203646287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_pll:pll_1\|div_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"div_pll:pll_1\|div_pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "../div_pll/synthesis/submodules/div_pll_pll_0.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/div_pll/synthesis/submodules/div_pll_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725203646435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_pll:pll_1\|div_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"div_pll:pll_1\|div_pll_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725203646456 ""}  } { { "../div_pll/synthesis/submodules/div_pll_pll_0.v" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/div_pll/synthesis/submodules/div_pll_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725203646456 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1725203647181 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\] GND " "Pin \"result\[2\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\] GND " "Pin \"result\[3\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[4\] GND " "Pin \"result\[4\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\] GND " "Pin \"result\[5\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[6\] GND " "Pin \"result\[6\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[7\] GND " "Pin \"result\[7\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\] GND " "Pin \"result\[8\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[9\] GND " "Pin \"result\[9\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[10\] GND " "Pin \"result\[10\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[11\] GND " "Pin \"result\[11\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[12\] GND " "Pin \"result\[12\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[13\] GND " "Pin \"result\[13\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[14\] GND " "Pin \"result\[14\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[15\] GND " "Pin \"result\[15\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[16\] GND " "Pin \"result\[16\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[17\] GND " "Pin \"result\[17\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[18\] GND " "Pin \"result\[18\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[19\] GND " "Pin \"result\[19\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[20\] GND " "Pin \"result\[20\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[21\] GND " "Pin \"result\[21\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[22\] GND " "Pin \"result\[22\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[23\] GND " "Pin \"result\[23\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[24\] GND " "Pin \"result\[24\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[25\] GND " "Pin \"result\[25\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[26\] GND " "Pin \"result\[26\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[27\] GND " "Pin \"result\[27\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[28\] GND " "Pin \"result\[28\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[29\] GND " "Pin \"result\[29\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[30\] GND " "Pin \"result\[30\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[31\] GND " "Pin \"result\[31\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|result[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[0\] GND " "Pin \"remainder\[0\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[1\] GND " "Pin \"remainder\[1\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[2\] GND " "Pin \"remainder\[2\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[3\] GND " "Pin \"remainder\[3\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[4\] GND " "Pin \"remainder\[4\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[5\] GND " "Pin \"remainder\[5\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[6\] GND " "Pin \"remainder\[6\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[7\] GND " "Pin \"remainder\[7\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[8\] GND " "Pin \"remainder\[8\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[9\] GND " "Pin \"remainder\[9\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[10\] GND " "Pin \"remainder\[10\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[11\] GND " "Pin \"remainder\[11\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[12\] GND " "Pin \"remainder\[12\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[13\] GND " "Pin \"remainder\[13\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[14\] GND " "Pin \"remainder\[14\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[15\] GND " "Pin \"remainder\[15\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[16\] GND " "Pin \"remainder\[16\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[17\] GND " "Pin \"remainder\[17\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[18\] GND " "Pin \"remainder\[18\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[19\] GND " "Pin \"remainder\[19\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[20\] GND " "Pin \"remainder\[20\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[21\] GND " "Pin \"remainder\[21\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[22\] GND " "Pin \"remainder\[22\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[23\] GND " "Pin \"remainder\[23\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[24\] GND " "Pin \"remainder\[24\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[25\] GND " "Pin \"remainder\[25\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[26\] GND " "Pin \"remainder\[26\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[27\] GND " "Pin \"remainder\[27\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[28\] GND " "Pin \"remainder\[28\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[29\] GND " "Pin \"remainder\[29\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[30\] GND " "Pin \"remainder\[30\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "remainder\[31\] GND " "Pin \"remainder\[31\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725203647242 "|divider_wrap|remainder[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725203647242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725203647332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725203647818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725203647818 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST div_pll:pll_1\|div_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance div_pll:pll_1\|div_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1725203647959 ""}  } { { "altera_pll.v" "" { Text "d:/intel/fpga_lite/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1725203647959 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[0\] " "No output dependent on input pin \"dividend\[0\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[1\] " "No output dependent on input pin \"dividend\[1\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[2\] " "No output dependent on input pin \"dividend\[2\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[3\] " "No output dependent on input pin \"dividend\[3\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[4\] " "No output dependent on input pin \"dividend\[4\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[5\] " "No output dependent on input pin \"dividend\[5\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[6\] " "No output dependent on input pin \"dividend\[6\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[7\] " "No output dependent on input pin \"dividend\[7\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[8\] " "No output dependent on input pin \"dividend\[8\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[9\] " "No output dependent on input pin \"dividend\[9\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[10\] " "No output dependent on input pin \"dividend\[10\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[11\] " "No output dependent on input pin \"dividend\[11\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[12\] " "No output dependent on input pin \"dividend\[12\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[13\] " "No output dependent on input pin \"dividend\[13\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[14\] " "No output dependent on input pin \"dividend\[14\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[15\] " "No output dependent on input pin \"dividend\[15\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[16\] " "No output dependent on input pin \"dividend\[16\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[17\] " "No output dependent on input pin \"dividend\[17\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[18\] " "No output dependent on input pin \"dividend\[18\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[19\] " "No output dependent on input pin \"dividend\[19\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[20\] " "No output dependent on input pin \"dividend\[20\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[21\] " "No output dependent on input pin \"dividend\[21\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[22\] " "No output dependent on input pin \"dividend\[22\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[23\] " "No output dependent on input pin \"dividend\[23\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[24\] " "No output dependent on input pin \"dividend\[24\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[25\] " "No output dependent on input pin \"dividend\[25\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[26\] " "No output dependent on input pin \"dividend\[26\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[27\] " "No output dependent on input pin \"dividend\[27\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[28\] " "No output dependent on input pin \"dividend\[28\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[29\] " "No output dependent on input pin \"dividend\[29\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[30\] " "No output dependent on input pin \"dividend\[30\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dividend\[31\] " "No output dependent on input pin \"dividend\[31\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|dividend[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[0\] " "No output dependent on input pin \"divisor\[0\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[1\] " "No output dependent on input pin \"divisor\[1\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[2\] " "No output dependent on input pin \"divisor\[2\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[3\] " "No output dependent on input pin \"divisor\[3\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[4\] " "No output dependent on input pin \"divisor\[4\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[5\] " "No output dependent on input pin \"divisor\[5\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[6\] " "No output dependent on input pin \"divisor\[6\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[7\] " "No output dependent on input pin \"divisor\[7\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[8\] " "No output dependent on input pin \"divisor\[8\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[9\] " "No output dependent on input pin \"divisor\[9\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[10\] " "No output dependent on input pin \"divisor\[10\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[11\] " "No output dependent on input pin \"divisor\[11\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[12\] " "No output dependent on input pin \"divisor\[12\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[13\] " "No output dependent on input pin \"divisor\[13\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[14\] " "No output dependent on input pin \"divisor\[14\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[15\] " "No output dependent on input pin \"divisor\[15\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[16\] " "No output dependent on input pin \"divisor\[16\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[17\] " "No output dependent on input pin \"divisor\[17\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[18\] " "No output dependent on input pin \"divisor\[18\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[19\] " "No output dependent on input pin \"divisor\[19\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[20\] " "No output dependent on input pin \"divisor\[20\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[21\] " "No output dependent on input pin \"divisor\[21\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[22\] " "No output dependent on input pin \"divisor\[22\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[23\] " "No output dependent on input pin \"divisor\[23\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[24\] " "No output dependent on input pin \"divisor\[24\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[25\] " "No output dependent on input pin \"divisor\[25\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[26\] " "No output dependent on input pin \"divisor\[26\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[27\] " "No output dependent on input pin \"divisor\[27\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[28\] " "No output dependent on input pin \"divisor\[28\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[29\] " "No output dependent on input pin \"divisor\[29\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[30\] " "No output dependent on input pin \"divisor\[30\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "divisor\[31\] " "No output dependent on input pin \"divisor\[31\]\"" {  } { { "../../ModelSim/DUT/divider_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider_wrap.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725203648029 "|divider_wrap|divisor[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725203648029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725203648033 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725203648033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725203648033 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725203648033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725203648033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725203648060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep  1 18:14:08 2024 " "Processing ended: Sun Sep  1 18:14:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725203648060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725203648060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725203648060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725203648060 ""}
