[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PpLppdr/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 89
LIB: work
FILE: ${SURELOG_DIR}/tests/PpLppdr/dut.sv
n<> u<88> t<Top_level_rule> c<1> l<16:1> el<26:1>
  n<> u<1> t<Null_rule> p<88> s<87> l<16:1> el<16:1>
  n<> u<87> t<Source_text> p<88> c<86> l<16:1> el<25:10>
    n<> u<86> t<Description> p<87> c<85> l<16:1> el<25:10>
      n<> u<85> t<Module_declaration> p<86> c<6> l<16:1> el<25:10>
        n<> u<6> t<Module_nonansi_header> p<85> c<2> s<83> l<16:1> el<16:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<16:1> el<16:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<16:8> el<16:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<16:11> el<16:11>
          n<> u<5> t<Port_list> p<6> l<16:11> el<16:13>
        n<> u<83> t<Module_item> p<85> c<82> s<84> l<18:3> el<22:8>
          n<> u<82> t<Non_port_module_item> p<83> c<81> l<18:3> el<22:8>
            n<> u<81> t<Module_or_generate_item> p<82> c<80> l<18:3> el<22:8>
              n<> u<80> t<Module_common_item> p<81> c<79> l<18:3> el<22:8>
                n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<18:3> el<22:8>
                  n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<18:3> el<22:8>
                    n<> u<77> t<Task_declaration> p<78> c<7> l<18:3> el<22:8>
                      n<> u<7> t<Lifetime_Automatic> p<77> s<76> l<18:8> el<18:17>
                      n<> u<76> t<Task_body_declaration> p<77> c<8> l<18:18> el<22:8>
                        n<set_refgen_en> u<8> t<STRING_CONST> p<76> s<74> l<18:18> el<18:31>
                        n<> u<74> t<Statement_or_null> p<76> c<73> s<75> l<19:5> el<21:8>
                          n<> u<73> t<Statement> p<74> c<72> l<19:5> el<21:8>
                            n<> u<72> t<Statement_item> p<73> c<71> l<19:5> el<21:8>
                              n<> u<71> t<Seq_block> p<72> c<29> l<19:5> el<21:8>
                                n<> u<29> t<Statement_or_null> p<71> c<28> s<48> l<11:36> el<11:98>
                                  n<> u<28> t<Statement> p<29> c<27> l<11:36> el<11:98>
                                    n<> u<27> t<Statement_item> p<28> c<26> l<11:36> el<11:98>
                                      n<> u<26> t<Subroutine_call_statement> p<27> c<25> l<11:36> el<11:98>
                                        n<> u<25> t<Subroutine_call> p<26> c<9> l<11:36> el<11:97>
                                          n<csr_read> u<9> t<STRING_CONST> p<25> s<24> l<11:36> el<11:44>
                                          n<> u<24> t<Argument_list> p<25> c<13> l<11:45> el<11:96>
                                            n<> u<13> t<Expression> p<24> c<12> s<18> l<11:45> el<11:59>
                                              n<> u<12> t<Primary> p<13> c<11> l<11:45> el<11:59>
                                                n<> u<11> t<Primary_literal> p<12> c<10> l<11:45> el<11:59>
                                                  n<DDR_CMN_OFFSET> u<10> t<STRING_CONST> p<11> l<11:45> el<11:59>
                                            n<> u<18> t<Argument> p<24> c<17> s<23> l<1:33> el<1:45>
                                              n<> u<17> t<Expression> p<18> c<16> l<1:33> el<1:45>
                                                n<> u<16> t<Primary> p<17> c<15> l<1:33> el<1:45>
                                                  n<> u<15> t<Primary_literal> p<16> c<14> l<1:33> el<1:45>
                                                    n<32'h00000008> u<14> t<INT_CONST> p<15> l<1:33> el<1:45>
                                            n<> u<23> t<Argument> p<24> c<22> l<11:91> el<11:96>
                                              n<> u<22> t<Expression> p<23> c<21> l<11:91> el<11:96>
                                                n<> u<21> t<Primary> p<22> c<20> l<11:91> el<11:96>
                                                  n<> u<20> t<Primary_literal> p<21> c<19> l<11:91> el<11:96>
                                                    n<wdata> u<19> t<STRING_CONST> p<20> l<11:91> el<11:96>
                                n<> u<48> t<Statement_or_null> p<71> c<47> s<69> l<12:36> el<12:80>
                                  n<> u<47> t<Statement> p<48> c<46> l<12:36> el<12:80>
                                    n<> u<46> t<Statement_item> p<47> c<45> l<12:36> el<12:80>
                                      n<> u<45> t<Blocking_assignment> p<46> c<44> l<12:36> el<12:79>
                                        n<> u<44> t<Operator_assignment> p<45> c<38> l<12:36> el<12:79>
                                          n<> u<38> t<Variable_lvalue> p<44> c<31> s<39> l<12:36> el<12:74>
                                            n<> u<31> t<Ps_or_hierarchical_identifier> p<38> c<30> s<37> l<12:36> el<12:41>
                                              n<wdata> u<30> t<STRING_CONST> p<31> l<12:36> el<12:41>
                                            n<> u<37> t<Select> p<38> c<36> l<12:41> el<12:74>
                                              n<> u<36> t<Bit_select> p<37> c<35> l<12:41> el<12:74>
                                                n<> u<35> t<Expression> p<36> c<34> l<2:40> el<2:41>
                                                  n<> u<34> t<Primary> p<35> c<33> l<2:40> el<2:41>
                                                    n<> u<33> t<Primary_literal> p<34> c<32> l<2:40> el<2:41>
                                                      n<9> u<32> t<INT_CONST> p<33> l<2:40> el<2:41>
                                          n<> u<39> t<AssignOp_Assign> p<44> s<43> l<12:75> el<12:76>
                                          n<> u<43> t<Expression> p<44> c<42> l<12:77> el<12:79>
                                            n<> u<42> t<Primary> p<43> c<41> l<12:77> el<12:79>
                                              n<> u<41> t<Primary_literal> p<42> c<40> l<12:77> el<12:79>
                                                n<en> u<40> t<STRING_CONST> p<41> l<12:77> el<12:79>
                                n<> u<69> t<Statement_or_null> p<71> c<68> s<70> l<13:36> el<20:61>
                                  n<> u<68> t<Statement> p<69> c<67> l<13:36> el<20:61>
                                    n<> u<67> t<Statement_item> p<68> c<66> l<13:36> el<20:61>
                                      n<> u<66> t<Subroutine_call_statement> p<67> c<65> l<13:36> el<20:61>
                                        n<> u<65> t<Subroutine_call> p<66> c<49> l<13:36> el<13:98>
                                          n<csr_write> u<49> t<STRING_CONST> p<65> s<64> l<13:36> el<13:45>
                                          n<> u<64> t<Argument_list> p<65> c<53> l<13:46> el<13:97>
                                            n<> u<53> t<Expression> p<64> c<52> s<58> l<13:46> el<13:60>
                                              n<> u<52> t<Primary> p<53> c<51> l<13:46> el<13:60>
                                                n<> u<51> t<Primary_literal> p<52> c<50> l<13:46> el<13:60>
                                                  n<DDR_CMN_OFFSET> u<50> t<STRING_CONST> p<51> l<13:46> el<13:60>
                                            n<> u<58> t<Argument> p<64> c<57> s<63> l<1:33> el<1:45>
                                              n<> u<57> t<Expression> p<58> c<56> l<1:33> el<1:45>
                                                n<> u<56> t<Primary> p<57> c<55> l<1:33> el<1:45>
                                                  n<> u<55> t<Primary_literal> p<56> c<54> l<1:33> el<1:45>
                                                    n<32'h00000008> u<54> t<INT_CONST> p<55> l<1:33> el<1:45>
                                            n<> u<63> t<Argument> p<64> c<62> l<13:92> el<13:97>
                                              n<> u<62> t<Expression> p<63> c<61> l<13:92> el<13:97>
                                                n<> u<61> t<Primary> p<62> c<60> l<13:92> el<13:97>
                                                  n<> u<60> t<Primary_literal> p<61> c<59> l<13:92> el<13:97>
                                                    n<wdata> u<59> t<STRING_CONST> p<60> l<13:92> el<13:97>
                                n<> u<70> t<END> p<71> l<21:5> el<21:8>
                        n<> u<75> t<ENDTASK> p<76> l<22:1> el<22:8>
        n<> u<84> t<ENDMODULE> p<85> l<25:1> el<25:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PpLppdr/dut.sv:16:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PpLppdr/dut.sv:16:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  1
BitSelect                                              1
Constant                                               3
Design                                                 1
FuncCall                                               2
Identifier                                             4
Module                                                 1
ModuleTypespec                                         1
PreprocMacroDefinition                                 6
PreprocMacroInstance                                   7
RefObj                                                 5
SourceFile                                             1
Task                                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PpLppdr/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PpLppdr/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (DDR_CMN_VREF_M0_CFG_ADR), line:1:1, endln:1:45
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/PpLppdr/dut.sv
    |vpiName:DDR_CMN_VREF_M0_CFG_ADR
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:33
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (DDR_CMN_VREF_M0_CFG_EN_FIELD), line:2:3, endln:2:41
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/PpLppdr/dut.sv
    |vpiName:DDR_CMN_VREF_M0_CFG_EN_FIELD
    |vpiNameStartColumn:11
    |vpiBodyStartColumn:40
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (REG_ADR), line:4:1, endln:4:43
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/PpLppdr/dut.sv
    |vpiName:REG_ADR
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:29
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (FRANGE), line:6:1, endln:6:55
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/PpLppdr/dut.sv
    |vpiName:FRANGE
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:29
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (FWIDTH), line:8:1, endln:8:61
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/PpLppdr/dut.sv
    |vpiName:FWIDTH
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:29
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (CSR_WRF1), line:10:1, endln:13:84
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/PpLppdr/dut.sv
    |vpiName:CSR_WRF1
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:43
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_WRF1), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:20:9, endln:20:60
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/PpLppdr/dut.sv
    |vpiName:CSR_WRF1
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRF1), line:10:1, endln:13:84
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (REG_ADR), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:11:60, endln:11:89
      |vpiParent:
      \_PreprocMacroInstance: (CSR_WRF1), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:20:9, endln:20:60
      |vpiName:REG_ADR
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (REG_ADR), line:4:1, endln:4:43
      |vpiPreprocMacroInstance:
      \_PreprocMacroInstance: (DDR_CMN_VREF_M0_CFG_ADR), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:4:29, endln:4:53
        |vpiParent:
        \_PreprocMacroInstance: (REG_ADR), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:11:60, endln:11:89
        |vpiName:DDR_CMN_VREF_M0_CFG_ADR
        |vpiPreprocMacroDefinition:
        \_PreprocMacroDefinition: (DDR_CMN_VREF_M0_CFG_ADR), line:1:1, endln:1:45
        |vpiSectionStartLine:1
        |vpiSectionStartColumn:33
        |vpiSectionEndLine:1
        |vpiSectionEndColumn:45
        |vpiSourceStartLine:21
        |vpiSourceStartColumn:60
        |vpiSourceEndLine:21
        |vpiSourceEndColumn:72
        |vpiObject:
        \_Constant: , line:1:33, endln:1:45
          |vpiParent:
          \_FuncCall: (csr_read), line:11:36, endln:11:97
          |vpiDecompile:32'h00000008
          |vpiSize:32
          |HEX:00000008
          |vpiConstType:5
      |vpiSectionStartLine:4
      |vpiSectionStartColumn:29
      |vpiSectionEndLine:4
      |vpiSectionEndColumn:41
      |vpiSourceStartLine:21
      |vpiSourceStartColumn:60
      |vpiSourceEndLine:21
      |vpiSourceEndColumn:72
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (FRANGE), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:12:42, endln:12:73
      |vpiParent:
      \_PreprocMacroInstance: (CSR_WRF1), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:20:9, endln:20:60
      |vpiName:FRANGE
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (FRANGE), line:6:1, endln:6:55
      |vpiPreprocMacroInstance:
      \_PreprocMacroInstance: (DDR_CMN_VREF_M0_CFG_EN_FIELD), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:6:29, endln:6:58
        |vpiParent:
        \_PreprocMacroInstance: (FRANGE), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:12:42, endln:12:73
        |vpiName:DDR_CMN_VREF_M0_CFG_EN_FIELD
        |vpiPreprocMacroDefinition:
        \_PreprocMacroDefinition: (DDR_CMN_VREF_M0_CFG_EN_FIELD), line:2:3, endln:2:41
        |vpiSectionStartLine:2
        |vpiSectionStartColumn:40
        |vpiSectionEndLine:2
        |vpiSectionEndColumn:41
        |vpiSourceStartLine:22
        |vpiSourceStartColumn:42
        |vpiSourceEndLine:22
        |vpiSourceEndColumn:43
        |vpiObject:
        \_Constant: , line:2:40, endln:2:41
          |vpiParent:
          \_BitSelect: (work@top.set_refgen_en.wdata), line:12:41, endln:12:74
          |vpiDecompile:9
          |vpiSize:64
          |UINT:9
          |vpiConstType:9
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:29
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:30
      |vpiSourceStartLine:22
      |vpiSourceStartColumn:42
      |vpiSourceEndLine:22
      |vpiSourceEndColumn:43
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (REG_ADR), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:13:61, endln:13:90
      |vpiParent:
      \_PreprocMacroInstance: (CSR_WRF1), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:20:9, endln:20:60
      |vpiName:REG_ADR
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (REG_ADR), line:4:1, endln:4:43
      |vpiPreprocMacroInstance:
      \_PreprocMacroInstance: (DDR_CMN_VREF_M0_CFG_ADR), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:4:29, endln:4:53
        |vpiParent:
        \_PreprocMacroInstance: (REG_ADR), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:13:61, endln:13:90
        |vpiName:DDR_CMN_VREF_M0_CFG_ADR
        |vpiPreprocMacroDefinition:
        \_PreprocMacroDefinition: (DDR_CMN_VREF_M0_CFG_ADR), line:1:1, endln:1:45
        |vpiSectionStartLine:1
        |vpiSectionStartColumn:33
        |vpiSectionEndLine:1
        |vpiSectionEndColumn:45
        |vpiSourceStartLine:23
        |vpiSourceStartColumn:61
        |vpiSourceEndLine:23
        |vpiSourceEndColumn:73
        |vpiObject:
        \_Constant: , line:1:33, endln:1:45
          |vpiParent:
          \_FuncCall: (csr_write), line:13:36, endln:13:98
          |vpiDecompile:32'h00000008
          |vpiSize:32
          |HEX:00000008
          |vpiConstType:5
      |vpiSectionStartLine:4
      |vpiSectionStartColumn:29
      |vpiSectionEndLine:4
      |vpiSectionEndColumn:41
      |vpiSourceStartLine:23
      |vpiSourceStartColumn:61
      |vpiSourceEndLine:23
      |vpiSourceEndColumn:73
    |vpiSectionStartLine:10
    |vpiSectionStartColumn:43
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:81
    |vpiSourceStartLine:20
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:23
    |vpiSourceEndColumn:81
    |vpiObject:
    \_FuncCall: (csr_read), line:11:36, endln:11:97
      |vpiParent:
      \_Begin: (work@top.set_refgen_en), line:19:5, endln:21:8
      |vpiArgument:
      \_RefObj: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:11:45, endln:11:59
        |vpiParent:
        \_FuncCall: (csr_read), line:11:36, endln:11:97
        |vpiName:DDR_CMN_OFFSET
        |vpiFullName:work@top.set_refgen_en.DDR_CMN_OFFSET
        |vpiActual:
        \_LogicNet: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:11:45, endln:11:59
      |vpiArgument:
      \_Constant: , line:1:33, endln:1:45
      |vpiArgument:
      \_RefObj: (work@top.set_refgen_en.wdata), line:11:91, endln:11:96
        |vpiParent:
        \_FuncCall: (csr_read), line:11:36, endln:11:97
        |vpiName:wdata
        |vpiFullName:work@top.set_refgen_en.wdata
        |vpiActual:
        \_LogicNet: (work@top.set_refgen_en.wdata), line:11:91, endln:11:96
      |vpiName:
      \_Identifier: (csr_read)
        |vpiParent:
        \_FuncCall: (csr_read), line:11:36, endln:11:97
        |vpiName:csr_read
    |vpiObject:
    \_RefObj: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:11:45, endln:11:59
    |vpiObject:
    \_RefObj: (work@top.set_refgen_en.wdata), line:11:91, endln:11:96
    |vpiObject:
    \_Assignment: , line:12:36, endln:12:79
      |vpiParent:
      \_Begin: (work@top.set_refgen_en), line:19:5, endln:21:8
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_RefObj: (work@top.set_refgen_en.en), line:12:77, endln:12:79
        |vpiParent:
        \_Assignment: , line:12:36, endln:12:79
        |vpiName:en
        |vpiFullName:work@top.set_refgen_en.en
        |vpiActual:
        \_LogicNet: (work@top.set_refgen_en.en), line:12:77, endln:12:79
      |vpiLhs:
      \_BitSelect: (work@top.set_refgen_en.wdata), line:12:41, endln:12:74
        |vpiParent:
        \_Assignment: , line:12:36, endln:12:79
        |vpiName:wdata
        |vpiFullName:work@top.set_refgen_en.wdata
        |vpiActual:
        \_LogicNet: (work@top.set_refgen_en.wdata), line:11:91, endln:11:96
        |vpiIndex:
        \_Constant: , line:2:40, endln:2:41
    |vpiObject:
    \_BitSelect: (work@top.set_refgen_en.wdata), line:12:41, endln:12:74
    |vpiObject:
    \_RefObj: (work@top.set_refgen_en.en), line:12:77, endln:12:79
    |vpiObject:
    \_FuncCall: (csr_write), line:13:36, endln:13:98
      |vpiParent:
      \_Begin: (work@top.set_refgen_en), line:19:5, endln:21:8
      |vpiArgument:
      \_RefObj: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:13:46, endln:13:60
        |vpiParent:
        \_FuncCall: (csr_write), line:13:36, endln:13:98
        |vpiName:DDR_CMN_OFFSET
        |vpiFullName:work@top.set_refgen_en.DDR_CMN_OFFSET
        |vpiActual:
        \_LogicNet: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:11:45, endln:11:59
      |vpiArgument:
      \_Constant: , line:1:33, endln:1:45
      |vpiArgument:
      \_RefObj: (work@top.set_refgen_en.wdata), line:13:92, endln:13:97
        |vpiParent:
        \_FuncCall: (csr_write), line:13:36, endln:13:98
        |vpiName:wdata
        |vpiFullName:work@top.set_refgen_en.wdata
        |vpiActual:
        \_LogicNet: (work@top.set_refgen_en.wdata), line:11:91, endln:11:96
      |vpiName:
      \_Identifier: (csr_write)
        |vpiParent:
        \_FuncCall: (csr_write), line:13:36, endln:13:98
        |vpiName:csr_write
    |vpiObject:
    \_RefObj: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:13:46, endln:13:60
    |vpiObject:
    \_RefObj: (work@top.set_refgen_en.wdata), line:13:92, endln:13:97
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:16:1, endln:25:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:16:1, endln:25:10
    |vpiName:work@top
  |vpiInternalScope:
  \_Task: (work@top.set_refgen_en), line:18:3, endln:22:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:16:1, endln:25:10
    |vpiName:
    \_Identifier: (set_refgen_en)
      |vpiParent:
      \_Task: (work@top.set_refgen_en), line:18:3, endln:22:8
      |vpiName:set_refgen_en
    |vpiFullName:work@top.set_refgen_en
    |vpiInternalScope:
    \_Begin: (work@top.set_refgen_en), line:19:5, endln:21:8
      |vpiParent:
      \_Task: (work@top.set_refgen_en), line:18:3, endln:22:8
      |vpiFullName:work@top.set_refgen_en
      |vpiImportTypespec:
      \_LogicNet: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:11:45, endln:11:59
        |vpiParent:
        \_Begin: (work@top.set_refgen_en), line:19:5, endln:21:8
        |vpiName:DDR_CMN_OFFSET
        |vpiFullName:work@top.set_refgen_en.DDR_CMN_OFFSET
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.set_refgen_en.wdata), line:11:91, endln:11:96
        |vpiParent:
        \_Begin: (work@top.set_refgen_en), line:19:5, endln:21:8
        |vpiName:wdata
        |vpiFullName:work@top.set_refgen_en.wdata
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.set_refgen_en.en), line:12:77, endln:12:79
        |vpiParent:
        \_Begin: (work@top.set_refgen_en), line:19:5, endln:21:8
        |vpiName:en
        |vpiFullName:work@top.set_refgen_en.en
        |vpiNetType:1
      |vpiStmt:
      \_FuncCall: (csr_read), line:11:36, endln:11:97
      |vpiStmt:
      \_Assignment: , line:12:36, endln:12:79
      |vpiStmt:
      \_FuncCall: (csr_write), line:13:36, endln:13:98
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiStmt:
    \_Begin: (work@top.set_refgen_en), line:19:5, endln:21:8
  |vpiImportTypespec:
  \_Task: (work@top.set_refgen_en), line:18:3, endln:22:8
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Task: (work@top.set_refgen_en), line:18:3, endln:22:8
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PpLppdr/dut.sv, line:16:1, endln:25:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
