# booth_multiplier_ATPG
TEST PATTERN GENERATION OF BOOTH MULTIPLIER
1. Compile and simulate the Verilog code
<table>
  <tr>
    <td align="center">
      <img src="https://github.com/user-attachments/assets/26f5da95-a867-4467-ae08-93ea348b1f57" width="129"/>
    </td>
    <td align="center">
      <img src="https://github.com/user-attachments/assets/a61bd162-d208-47fa-9e58-e73246fa04f9" width="308"/>
    </td>
  </tr>
  <tr>
    <td colspan="2" align="center">
      <b>Figure:</b> After compilation
    </td>
  </tr>
</table>

<div align="left">
  <img src="https://github.com/user-attachments/assets/13df2cd8-fd02-4637-a957-57f2154da052" width="404"/>
  <br>
  <b>Figure:</b> After Simulation
</div>

2. Now use the NangateOpenCellLibrary.v to create netlist. Use Synopsys DC or Cadence Genus. 
<div align="left">
  <img src="https://github.com/user-attachments/assets/99498837-84a1-42a8-96fa-bd3966a0f079" width="452"/>
  <br>
  <b>Figure:</b> Netlist
</div>

3. After this Generate the test pattern using Synopsys Tetramax or Cadence Modus
<div align="left">
  <img src="https://github.com/user-attachments/assets/9410400d-74bf-4d29-a76f-0e3d1c7b567b" />
  <br>
  <b>Figure:</b> Test pattern report
</div>

**USE [REPORT.pdf](report.pdf) FOR MORE DETAILS**
