<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: mca.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>mca.h</h1><a href="../../d4/d5/mca_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1990  Microsoft Corporation</span>
00004 <span class="comment">Copyright (c) 1991  NCR Corporation</span>
00005 <span class="comment"></span>
00006 <span class="comment">Module Name:</span>
00007 <span class="comment"></span>
00008 <span class="comment">    mca.h</span>
00009 <span class="comment"></span>
00010 <span class="comment">Abstract:</span>
00011 <span class="comment"></span>
00012 <span class="comment">    This module contains the defines and structure definitions for</span>
00013 <span class="comment">    Micro Channel machines.</span>
00014 <span class="comment"></span>
00015 <span class="comment">Author:</span>
00016 <span class="comment"></span>
00017 <span class="comment">    David Risner  (o-ncrdr) 21-Jul-1991</span>
00018 <span class="comment"></span>
00019 <span class="comment">Revision History:</span>
00020 <span class="comment"></span>
00021 <span class="comment"></span>
00022 <span class="comment">--*/</span>
00023 
00024 <span class="preprocessor">#ifndef _MCA_</span>
00025 <span class="preprocessor"></span><span class="preprocessor">#define _MCA_</span>
00026 <span class="preprocessor"></span>
00027 
00028 
00029 
00030 
00031 <span class="comment">//</span>
00032 <span class="comment">// Define the DMA page register structure (for 8237 compatibility)</span>
00033 <span class="comment">//</span>
00034 
00035 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d9/d7/struct__DMA__PAGE.html">_DMA_PAGE</a>{
00036     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o0">Reserved1</a>;
00037     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o1">Channel2</a>;
00038     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o2">Channel3</a>;
00039     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o3">Channel1</a>;
00040     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o4">Reserved2</a>[3];
00041     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o5">Channel0</a>;
00042     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o6">Reserved3</a>;
00043     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o7">Channel6</a>;
00044     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o8">Channel7</a>;
00045     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o9">Channel5</a>;
00046     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o10">Reserved4</a>[3];
<a name="l00047"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o11">00047</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o11">RefreshPage</a>;
00048 } <a class="code" href="../../d9/d7/struct__DMA__PAGE.html">DMA_PAGE</a>, *<a class="code" href="../../d9/d7/struct__DMA__PAGE.html">PDMA_PAGE</a>;
00049 
00050 <span class="comment">//</span>
00051 <span class="comment">// Define DMA 1 address and count structure (for 8237 compatibility)</span>
00052 <span class="comment">//</span>
00053 
00054 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">_DMA1_ADDRESS_COUNT</a> {
00055     UCHAR DmaBaseAddress;
00056     UCHAR DmaBaseCount;
00057 } <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">DMA1_ADDRESS_COUNT</a>, *<a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">PDMA1_ADDRESS_COUNT</a>;
00058 
00059 <span class="comment">//</span>
00060 <span class="comment">// Define DMA 2 address and count structure (for 8237 compatibility)</span>
00061 <span class="comment">//</span>
00062 
00063 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">_DMA2_ADDRESS_COUNT</a> {
00064     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o0">DmaBaseAddress</a>;
00065     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o1">Reserved1</a>;
00066     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o2">DmaBaseCount</a>;
00067     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o3">Reserved2</a>;
00068 } <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">DMA2_ADDRESS_COUNT</a>, *<a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">PDMA2_ADDRESS_COUNT</a>;
00069 
00070 <span class="comment">//</span>
00071 <span class="comment">// Define DMA 1 control register structure (for 8237 compatibility)</span>
00072 <span class="comment">//</span>
00073 
00074 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">_DMA1_CONTROL</a> {
00075     <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">DMA1_ADDRESS_COUNT</a> <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o0">DmaAddressCount</a>[4];
00076     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o1">DmaStatus</a>;
00077     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o2">DmaRequest</a>;
00078     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o3">SingleMask</a>;
00079     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o4">Mode</a>;
00080     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o5">ClearBytePointer</a>;
00081     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o6">MasterClear</a>;
00082     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o7">ClearMask</a>;
00083     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o8">AllMask</a>;
00084 } <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">DMA1_CONTROL</a>, *<a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">PDMA1_CONTROL</a>;
00085 
00086 <span class="comment">//</span>
00087 <span class="comment">// Define DMA 2 control register structure (for 8237 compatibility)</span>
00088 <span class="comment">//</span>
00089 
00090 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">_DMA2_CONTROL</a> {
00091     <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">DMA2_ADDRESS_COUNT</a> <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o0">DmaAddressCount</a>[4];
00092     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o1">DmaStatus</a>;
00093     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o2">Reserved1</a>;
00094     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o3">DmaRequest</a>;
00095     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o4">Reserved2</a>;    
00096     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o5">SingleMask</a>;
00097     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o6">Reserved3</a>;    
00098     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o7">Mode</a>;
00099     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o8">Reserved4</a>;    
00100     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o9">ClearBytePointer</a>;
00101     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o10">Reserved5</a>;    
00102     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o11">MasterClear</a>;
00103     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o12">Reserved6</a>;    
00104     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o13">ClearMask</a>;
00105     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o14">Reserved7</a>;    
00106     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o15">AllMask</a>;
00107     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o16">Reserved8</a>;    
00108 } <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">DMA2_CONTROL</a>, *<a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">PDMA2_CONTROL</a>;
00109 
<a name="l00110"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html">00110</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html">_MCA_DMA_CONTROLLER</a> {
<a name="l00111"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o0">00111</a>     UCHAR <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o0">DmaFunctionLsb</a>;               <span class="comment">// Offset 0x018</span>
<a name="l00112"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o1">00112</a>     UCHAR <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o1">DmaFunctionMsb</a>;               <span class="comment">// Offset 0x019</span>
<a name="l00113"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o2">00113</a>     UCHAR <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o2">DmaFunctionData</a>;              <span class="comment">// Offset 0x01a</span>
<a name="l00114"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o3">00114</a>     UCHAR <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o3">Reserved01</a>;
<a name="l00115"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o4">00115</a>     UCHAR <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o4">ScbAttentionPort</a>;             <span class="comment">// Offset 0x01c</span>
<a name="l00116"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o5">00116</a>     UCHAR <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o5">ScbCommandPort</a>;               <span class="comment">// Offset 0x01d</span>
<a name="l00117"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o6">00117</a>     UCHAR <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o6">Reserved02</a>;
<a name="l00118"></a><a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o7">00118</a>     UCHAR <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html#o7">ScbStatusPort</a>;                <span class="comment">// Offset 0x01f</span>
00119 } <a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html">MCA_DMA_CONTROLLER</a>, *<a class="code" href="../../d1/d7/struct__MCA__DMA__CONTROLLER.html">PMCA_DMA_CONTROLLER</a>;
00120 
00121 <span class="comment">//</span>
00122 <span class="comment">// Define Programmable Option Select register set</span>
00123 <span class="comment">//</span>
00124 
<a name="l00125"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html">00125</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html">_PROGRAMMABLE_OPTION_SELECT</a> {
<a name="l00126"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o0">00126</a>     UCHAR <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o0">AdapterIdLsb</a>;
<a name="l00127"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o1">00127</a>     UCHAR <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o1">AdapterIdMsb</a>;
<a name="l00128"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o2">00128</a>     UCHAR <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o2">OptionSelectData1</a>;
<a name="l00129"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o3">00129</a>     UCHAR <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o3">OptionSelectData2</a>;
<a name="l00130"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o4">00130</a>     UCHAR <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o4">OptionSelectData3</a>;
<a name="l00131"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o5">00131</a>     UCHAR <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o5">OptionSelectData4</a>;
<a name="l00132"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o6">00132</a>     UCHAR <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o6">SubaddressExtensionLsb</a>;
<a name="l00133"></a><a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o7">00133</a>     UCHAR <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html#o7">SubaddressExtensionMsb</a>;
00134 } <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html">PROGRAMMABLE_OPTION_SELECT</a>, *<a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html">PPROGRAMMABLE_OPTION_SELECT</a>;
00135 
00136 <span class="comment">//</span>
00137 <span class="comment">// Define Micro Channel i/o address map</span>
00138 <span class="comment">//</span>
00139 
<a name="l00140"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html">00140</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html">_MCA_CONTROL</a> {
<a name="l00141"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o0">00141</a>     <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">DMA1_CONTROL</a> <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o0">Dma1BasePort</a>;          <span class="comment">// Offset 0x000</span>
<a name="l00142"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o1">00142</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o1">Reserved0</a>[8];
<a name="l00143"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o2">00143</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o2">ExtendedDmaBasePort</a>[8];       <span class="comment">// Offset 0x018 </span>
<a name="l00144"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o3">00144</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o3">Interrupt1ControlPort0</a>;       <span class="comment">// Offset 0x020</span>
<a name="l00145"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o4">00145</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o4">Interrupt1ControlPort1</a>;       <span class="comment">// Offset 0x021</span>
<a name="l00146"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o5">00146</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o5">Reserved1</a>[64 - 1];
<a name="l00147"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o6">00147</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o6">SystemControlPortB</a>;           <span class="comment">// Offset 0x061</span>
<a name="l00148"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o7">00148</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o7">Reserved2</a>[32 - 2];
<a name="l00149"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o8">00149</a>     <a class="code" href="../../d9/d7/struct__DMA__PAGE.html">DMA_PAGE</a> <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o8">DmaPageLowPort</a>;            <span class="comment">// Offset 0x080</span>
<a name="l00150"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o9">00150</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o9">Reserved3</a>;
<a name="l00151"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o10">00151</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o10">CardSelectedFeedback</a>;         <span class="comment">// Offset 0x091</span>
<a name="l00152"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o11">00152</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o11">SystemControlPortA</a>;           <span class="comment">// Offset 0x092</span>
<a name="l00153"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o12">00153</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o12">Reserved4</a>;
<a name="l00154"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o13">00154</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o13">SystemBoardSetup</a>;             <span class="comment">// Offset 0x094</span>
<a name="l00155"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o14">00155</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o14">Reserved5</a>;
<a name="l00156"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o15">00156</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o15">AdapterSetup</a>;                 <span class="comment">// Offset 0x096</span>
<a name="l00157"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o16">00157</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o16">AdapterSetup2</a>;                <span class="comment">// Offset 0x097</span>
<a name="l00158"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o17">00158</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o17">Reserved7</a>[8];
<a name="l00159"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o18">00159</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o18">Interrupt2ControlPort0</a>;       <span class="comment">// Offset 0x0a0</span>
<a name="l00160"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o19">00160</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o19">Interrupt2ControlPort1</a>;       <span class="comment">// Offset 0x0a1</span>
<a name="l00161"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o20">00161</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o20">Reserved8</a>[32-2];
<a name="l00162"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o21">00162</a>     <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">DMA2_CONTROL</a> <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o21">Dma2BasePort</a>;          <span class="comment">// Offset 0x0c0</span>
<a name="l00163"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o22">00163</a>     UCHAR <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o22">Reserved9</a>[32];
<a name="l00164"></a><a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o23">00164</a>     <a class="code" href="../../d1/d1/struct__PROGRAMMABLE__OPTION__SELECT.html">PROGRAMMABLE_OPTION_SELECT</a> <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html#o23">Pos</a>;     <span class="comment">// Offset 0x100</span>
00165 } <a class="code" href="../../d0/d7/struct__MCA__CONTROL.html">MCA_CONTROL</a>, *<a class="code" href="../../d0/d7/struct__MCA__CONTROL.html">PMCA_CONTROL</a>;
00166 
00167 <span class="comment">//</span>
00168 <span class="comment">// Define POS adapter setup equates for use with AdapterSetup field above</span>
00169 <span class="comment">//</span>
00170 
<a name="l00171"></a><a class="code" href="../../d4/d5/mca_8h.html#a0">00171</a> <span class="preprocessor">#define MCA_ADAPTER_SETUP_ON  0x008</span>
<a name="l00172"></a><a class="code" href="../../d4/d5/mca_8h.html#a1">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define MCA_ADAPTER_SETUP_OFF 0x000</span>
00173 <span class="preprocessor"></span>
00174 <span class="comment">//</span>
00175 <span class="comment">// Define DMA Extended Function register</span>
00176 <span class="comment">//</span>
00177 
<a name="l00178"></a><a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html">00178</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html">_DMA_EXTENDED_FUNCTION</a> {
<a name="l00179"></a><a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html#o0">00179</a>     UCHAR <a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html#o0">ChannelNumber</a> : 3;
<a name="l00180"></a><a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html#o1">00180</a>     UCHAR <a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html#o1">Reserved</a>      : 1;
<a name="l00181"></a><a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html#o2">00181</a>     UCHAR <a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html#o2">Command</a>       : 4;
00182 } <a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html">DMA_EXTENDED_FUNCTION</a>, *<a class="code" href="../../d3/d7/struct__DMA__EXTENDED__FUNCTION.html">PDMA_EXTENDED_FUNCTION</a>;
00183 
00184 <span class="comment">//</span>
00185 <span class="comment">// Define Command values</span>
00186 <span class="comment">//</span>
00187 
<a name="l00188"></a><a class="code" href="../../d4/d5/mca_8h.html#a2">00188</a> <span class="preprocessor">#define WRITE_IO_ADDRESS         0x00   // write I/O address reg</span>
<a name="l00189"></a><a class="code" href="../../d4/d5/mca_8h.html#a3">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_MEMORY_ADDRESS     0x20   // write memory address reg</span>
<a name="l00190"></a><a class="code" href="../../d4/d5/mca_8h.html#a4">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define READ_MEMORY_ADDRESS      0x30   // read memory address reg</span>
<a name="l00191"></a><a class="code" href="../../d4/d5/mca_8h.html#a5">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_TRANSFER_COUNT     0x40   // write transfer count reg</span>
<a name="l00192"></a><a class="code" href="../../d4/d5/mca_8h.html#a6">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define READ_TRANSFER_COUNT      0x50   // read transfer count reg</span>
<a name="l00193"></a><a class="code" href="../../d4/d5/mca_8h.html#a7">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define READ_STATUS              0x60   // read status register</span>
<a name="l00194"></a><a class="code" href="../../d4/d5/mca_8h.html#a8">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_MODE               0x70   // write mode register</span>
<a name="l00195"></a><a class="code" href="../../d4/d5/mca_8h.html#a9">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_ARBUS              0x80   // write arbus register</span>
<a name="l00196"></a><a class="code" href="../../d4/d5/mca_8h.html#a10">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define SET_MASK_BIT             0x90   // set bit in mask reg</span>
<a name="l00197"></a><a class="code" href="../../d4/d5/mca_8h.html#a11">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define CLEAR_MASK_BIT           0xa0   // clear bit in mask reg</span>
<a name="l00198"></a><a class="code" href="../../d4/d5/mca_8h.html#a12">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define MASTER_CLEAR             0xd0   // master clear</span>
00199 <span class="preprocessor"></span>
00200 <span class="comment">//</span>
00201 <span class="comment">// Define DMA Extended Mode register</span>
00202 <span class="comment">//</span>
00203 
00204 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">_DMA_EXTENDED_MODE</a> {
<a name="l00205"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o5">00205</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o5">ProgrammedIo</a>      : 1;     <span class="comment">// 0 = do not use programmed i/o address</span>
<a name="l00206"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o6">00206</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o6">AutoInitialize</a>    : 1;
<a name="l00207"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o7">00207</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o7">DmaOpcode</a>         : 1;     <span class="comment">// 0 = verify memory, 1 = data transfer</span>
<a name="l00208"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o8">00208</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o8">TransferDirection</a> : 1;     <span class="comment">// 0 = read memory, 1 = write memory</span>
<a name="l00209"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o9">00209</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o9">Reserved1</a>         : 2;
<a name="l00210"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o10">00210</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o10">DmaWidth</a>          : 1;     <span class="comment">// 0 = 8bit, 1 = 16bit</span>
<a name="l00211"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o11">00211</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o11">Reserved2</a>         : 1;
00212 } <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">DMA_EXTENDED_MODE</a>, *<a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">PDMA_EXTENDED_MODE</a>;
00213 
00214 <span class="comment">//</span>
00215 <span class="comment">// DMA Extended Mode equates for use with the _DMA_EXTENDED_MODE structure.</span>
00216 <span class="comment">//</span>
00217 
<a name="l00218"></a><a class="code" href="../../d4/d5/mca_8h.html#a13">00218</a> <span class="preprocessor">#define DMA_EXT_USE_PIO       0x01</span>
<a name="l00219"></a><a class="code" href="../../d4/d5/mca_8h.html#a14">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_EXT_NO_PIO        0x00</span>
<a name="l00220"></a><a class="code" href="../../d4/d5/mca_8h.html#a15">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_EXT_VERIFY        0x00</span>
<a name="l00221"></a><a class="code" href="../../d4/d5/mca_8h.html#a16">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_EXT_DATA_XFER     0x01</span>
<a name="l00222"></a><a class="code" href="../../d4/d5/mca_8h.html#a17">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_EXT_WIDTH_8_BIT   0x00</span>
<a name="l00223"></a><a class="code" href="../../d4/d5/mca_8h.html#a18">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_EXT_WIDTH_16_BIT  0x01</span>
00224 <span class="preprocessor"></span>
00225 <span class="comment">//</span>
00226 <span class="comment">// DMA mode option definitions</span>
00227 <span class="comment">//</span>
00228 
<a name="l00229"></a><a class="code" href="../../d4/d5/mca_8h.html#a19">00229</a> <span class="preprocessor">#define DMA_MODE_READ          0x00   // read data into memory</span>
<a name="l00230"></a><a class="code" href="../../d4/d5/mca_8h.html#a20">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_WRITE         0x08   // write data from memory</span>
<a name="l00231"></a><a class="code" href="../../d4/d5/mca_8h.html#a21">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_VERIFY        0x00   // verify data</span>
<a name="l00232"></a><a class="code" href="../../d4/d5/mca_8h.html#a22">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_TRANSFER      0x04   // transfer data</span>
00233 <span class="preprocessor"></span>
00234 <span class="comment">// </span>
00235 <span class="comment">// DMA extended mode constants</span>
00236 <span class="comment">//</span>
00237 
<a name="l00238"></a><a class="code" href="../../d4/d5/mca_8h.html#a23">00238</a> <span class="preprocessor">#define MAX_MCA_DMA_CHANNEL_NUMBER  0x07 // maximum MCA DMA channel number</span>
00239 <span class="preprocessor"></span><span class="preprocessor">#endif </span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:42 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
