git clone --depth 1 --no-tags https://github.com/wangzhe2019/wangzhe2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251620989
git clone --depth 1 --no-tags https://github.com/CMU-18-500-TeamTensor/SPI-Bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252201771
git clone --depth 1 --no-tags https://github.com/whensungoesdown/cpu4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248265191
git clone --depth 1 --no-tags https://github.com/ranjan-yadav/VERILOG-CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248503552
git clone --depth 1 --no-tags https://github.com/zytyz/Single-Cycle-MIPS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248810770
git clone --depth 1 --no-tags https://github.com/cloudree/RetroCon_Front.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248204560
git clone --depth 1 --no-tags https://github.com/alan890104/2020-Computer-Organization-32-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255553472
git clone --depth 1 --no-tags https://github.com/Lmx2315/project_SDR_tx2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255345103
git clone --depth 1 --no-tags https://github.com/kmintae/CSED311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252371275
git clone --depth 1 --no-tags https://github.com/marfer/fpga_snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253073142
git clone --depth 1 --no-tags https://github.com/botrote/Archi_Lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254785738
git clone --depth 1 --no-tags https://github.com/taolixincheng/git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254584642
git clone --depth 1 --no-tags https://github.com/RebekaHenry/Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249533862
git clone --depth 1 --no-tags https://github.com/opensiriusfox/fpga-VGA_blinken.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249236147
git clone --depth 1 --no-tags https://github.com/jsdaniel007/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247216540
git clone --depth 1 --no-tags https://github.com/josemnr/Tarea8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247898112
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247779020
git clone --depth 1 --no-tags https://github.com/mohit11511/Design-and-FPGA-implementation-of-8-bit-Vedic-Multiplier-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250451290
git clone --depth 1 --no-tags https://github.com/radonyl/Operation-0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250441473
git clone --depth 1 --no-tags https://github.com/cole-anderson/ALUProject-4210.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250315733
git clone --depth 1 --no-tags https://github.com/Ivansteinium/EAS_Prac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250269881
git clone --depth 1 --no-tags https://github.com/FrancoGP12/SisEmb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250481283
git clone --depth 1 --no-tags https://github.com/aenache99/Circuite-Integrate-Digitale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250847343
git clone --depth 1 --no-tags https://github.com/courageheart/CortexM0_SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256363078
git clone --depth 1 --no-tags https://github.com/prestonsn/Intel-i7-caches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255799755
git clone --depth 1 --no-tags https://github.com/owenyjx/CA_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254400062
git clone --depth 1 --no-tags https://github.com/yucheng881111/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255666386
git clone --depth 1 --no-tags https://github.com/zhwang19/verilog-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255947023
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Flip-Flop-in-FPGA-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256103880
git clone --depth 1 --no-tags https://github.com/Hannsel101/ECE176_Semester_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256109816
git clone --depth 1 --no-tags https://github.com/Lee-Juntong/EE2026project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253196785
git clone --depth 1 --no-tags https://github.com/NuttySalmon/MIPS-Processor-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253638927
git clone --depth 1 --no-tags https://github.com/Joeyu8863/154blab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253916979
git clone --depth 1 --no-tags https://github.com/roryloughrey/CORDIC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251379453
git clone --depth 1 --no-tags https://github.com/jmathur25/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251162756
git clone --depth 1 --no-tags https://github.com/YuanzhongLi/cpu-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254529311
git clone --depth 1 --no-tags https://github.com/ElectronicGuy/RiscV-LITE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252818954
git clone --depth 1 --no-tags https://github.com/x0pr4nt3s/Datapth-Single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252895312
git clone --depth 1 --no-tags https://github.com/kobekeo24/Kobe_Keopraseuth_Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254800215
git clone --depth 1 --no-tags https://github.com/GoroYeh56/Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252173595
git clone --depth 1 --no-tags https://github.com/jtk1919/embedded_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251691329
git clone --depth 1 --no-tags https://github.com/abdhital17/FPGA-TRISC-report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251719659
git clone --depth 1 --no-tags https://github.com/TheWrangler/PSTR4R70-A-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255051269
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255247670
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247764332
git clone --depth 1 --no-tags https://github.com/yklu0330/CO_2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248893569
git clone --depth 1 --no-tags https://github.com/ehddnr301/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249159427
git clone --depth 1 --no-tags https://github.com/jasonyl13579/Algorithms-NCTU-2020-Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248726542
git clone --depth 1 --no-tags https://github.com/ShenXiuWei/VLSI-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248934578
git clone --depth 1 --no-tags https://github.com/zxy7725/I2Conlyonwrite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255227219
git clone --depth 1 --no-tags https://github.com/SophoWang/COaD-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255885439
git clone --depth 1 --no-tags https://github.com/rudreshsingh999/Single-Cycle-RISCV-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255734217
git clone --depth 1 --no-tags https://github.com/jdc183/EECS301lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256633428
git clone --depth 1 --no-tags https://github.com/chandrashekar2206/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255468630
git clone --depth 1 --no-tags https://github.com/Shipaaaa/simple-cpu-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255990476
git clone --depth 1 --no-tags https://github.com/Zakaria-BMD/StopWatch_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256062255
git clone --depth 1 --no-tags https://github.com/nandor/gbml.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256224939
git clone --depth 1 --no-tags https://github.com/junwei9638/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256236654
git clone --depth 1 --no-tags https://github.com/David-Solorzano/Proyecto_micros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249298285
git clone --depth 1 --no-tags https://github.com/AlejandroUtrilla/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249699918
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250399103
git clone --depth 1 --no-tags https://github.com/MozFox/PLIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251001787
git clone --depth 1 --no-tags https://github.com/16elp/ELEC374Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251463242
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s20/VGA-Scanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251609463
git clone --depth 1 --no-tags https://github.com/minisparrow/vta-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253150929
git clone --depth 1 --no-tags https://github.com/dariomtz/Verilog-Chronometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253146159
git clone --depth 1 --no-tags https://github.com/music-and-electronics/PRBS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253190343
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/spartan3e-keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247985468
git clone --depth 1 --no-tags https://github.com/cwsimmons/serialTo3270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247606522
git clone --depth 1 --no-tags https://github.com/jerichochua/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247607844
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_CO_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248254779
git clone --depth 1 --no-tags https://github.com/Felipehonorato1/ulamini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248407637
git clone --depth 1 --no-tags https://github.com/haocat/Digital-IC_1-Course-in-NJU-2020-SPRING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249191064
git clone --depth 1 --no-tags https://github.com/BrianYu24/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249549406
git clone --depth 1 --no-tags https://github.com/Engineer-mostafa/Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249558984
git clone --depth 1 --no-tags https://github.com/prith2014/Xilinx-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248340578
git clone --depth 1 --no-tags https://github.com/jonwk/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251375912
git clone --depth 1 --no-tags https://github.com/manishgour70/ACAAssignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248666030
git clone --depth 1 --no-tags https://github.com/czh9919/EE312.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248654074
git clone --depth 1 --no-tags https://github.com/shillen102/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248575886
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_DCD_4-bit_Two-s_Complement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255926369
git clone --depth 1 --no-tags https://github.com/MustafaDestegul/SingleCycleCPU-ARM-based-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255914749
git clone --depth 1 --no-tags https://github.com/miscellaneousbits/de0_spi_to_neopix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255986624
git clone --depth 1 --no-tags https://github.com/Yaswant-kowtha/servoController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252272012
git clone --depth 1 --no-tags https://github.com/Ananya-B/Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253604395
git clone --depth 1 --no-tags https://github.com/justingafford/CS161L_lab01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254990775
git clone --depth 1 --no-tags https://github.com/kelu007/CPU_Signal_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254783966
git clone --depth 1 --no-tags https://github.com/borisnimcevic/TinyFPGA-BX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254895218
git clone --depth 1 --no-tags https://github.com/YamadaTakahito/fpga-progrumming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254637261
git clone --depth 1 --no-tags https://github.com/techoChao/verilogClass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252168887
git clone --depth 1 --no-tags https://github.com/BrianYu24/Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252322702
git clone --depth 1 --no-tags https://github.com/brennanMosher/ELEC-374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252854724
git clone --depth 1 --no-tags https://github.com/Hameon4/HDL-Based_Hardware_Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252802135
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253807628
git clone --depth 1 --no-tags https://github.com/84KaliPleXon3/icestick-lpc-tpm-sniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253655536
git clone --depth 1 --no-tags https://github.com/HamHyungkyu/csed311-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254090689
git clone --depth 1 --no-tags https://github.com/josenava4428/ECE-5440-Lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250048594
git clone --depth 1 --no-tags https://github.com/ltkim/RISCVi-and-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250069298
git clone --depth 1 --no-tags https://github.com/NotATempUser/ECE385LAB8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249290228
