Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 19 19:14:38 2020
| Host         : DENG-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file VGA_TEST_timing_summary_routed.rpt -rpx VGA_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.190        0.000                      0                   98        0.190        0.000                      0                   98        7.000        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_fpga_0            {0.000 10.000}     20.000          50.000          
u1/inst/clk_in1       {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                             17.845        0.000                       0                     1  
u1/inst/clk_in1                                                                                                                                                         7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       10.190        0.000                      0                   98        0.190        0.000                      0                   98        7.192        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u0/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  u1/inst/clk_in1
  To Clock:  u1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u1/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.190ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.186ns (42.764%)  route 2.926ns (57.236%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 16.960 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.421 r  u2/u0/V_Cont_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    u2/u0/V_Cont_reg[0]_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.538 r  u2/u0/V_Cont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    u2/u0/V_Cont_reg[4]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.861 r  u2/u0/V_Cont_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.861    u2/u0/V_Cont_reg[8]_i_1_n_6
    SLICE_X38Y43         FDCE                                         r  u2/u0/V_Cont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    16.960    u2/u0/clk_out1
    SLICE_X38Y43         FDCE                                         r  u2/u0/V_Cont_reg[9]/C
                         clock pessimism              0.105    17.065    
                         clock uncertainty           -0.122    16.942    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.109    17.051    u2/u0/V_Cont_reg[9]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                 10.190    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 2.092ns (41.692%)  route 2.926ns (58.308%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 16.960 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.421 r  u2/u0/V_Cont_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    u2/u0/V_Cont_reg[0]_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.538 r  u2/u0/V_Cont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    u2/u0/V_Cont_reg[4]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.767 r  u2/u0/V_Cont_reg[8]_i_1/CO[2]
                         net (fo=1, routed)           0.000     6.767    u2/u0/V_Cont_reg[8]_i_1_n_1
    SLICE_X38Y43         FDCE                                         r  u2/u0/V_Cont_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    16.960    u2/u0/clk_out1
    SLICE_X38Y43         FDCE                                         r  u2/u0/V_Cont_reg[10]/C
                         clock pessimism              0.105    17.065    
                         clock uncertainty           -0.122    16.942    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.094    17.036    u2/u0/V_Cont_reg[10]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.294ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 2.082ns (41.576%)  route 2.926ns (58.424%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 16.960 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.421 r  u2/u0/V_Cont_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    u2/u0/V_Cont_reg[0]_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.538 r  u2/u0/V_Cont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    u2/u0/V_Cont_reg[4]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.757 r  u2/u0/V_Cont_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.757    u2/u0/V_Cont_reg[8]_i_1_n_7
    SLICE_X38Y43         FDCE                                         r  u2/u0/V_Cont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    16.960    u2/u0/clk_out1
    SLICE_X38Y43         FDCE                                         r  u2/u0/V_Cont_reg[8]/C
                         clock pessimism              0.105    17.065    
                         clock uncertainty           -0.122    16.942    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.109    17.051    u2/u0/V_Cont_reg[8]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 10.294    

Slack (MET) :             10.306ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.069ns (41.424%)  route 2.926ns (58.576%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 16.959 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.421 r  u2/u0/V_Cont_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    u2/u0/V_Cont_reg[0]_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.744 r  u2/u0/V_Cont_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.744    u2/u0/V_Cont_reg[4]_i_1_n_6
    SLICE_X38Y42         FDCE                                         r  u2/u0/V_Cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    16.959    u2/u0/clk_out1
    SLICE_X38Y42         FDCE                                         r  u2/u0/V_Cont_reg[5]/C
                         clock pessimism              0.105    17.064    
                         clock uncertainty           -0.122    16.941    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.109    17.050    u2/u0/V_Cont_reg[5]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 10.306    

Slack (MET) :             10.314ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 2.061ns (41.330%)  route 2.926ns (58.670%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 16.959 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.421 r  u2/u0/V_Cont_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    u2/u0/V_Cont_reg[0]_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.736 r  u2/u0/V_Cont_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.736    u2/u0/V_Cont_reg[4]_i_1_n_4
    SLICE_X38Y42         FDCE                                         r  u2/u0/V_Cont_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    16.959    u2/u0/clk_out1
    SLICE_X38Y42         FDCE                                         r  u2/u0/V_Cont_reg[7]/C
                         clock pessimism              0.105    17.064    
                         clock uncertainty           -0.122    16.941    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.109    17.050    u2/u0/V_Cont_reg[7]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 10.314    

Slack (MET) :             10.390ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 1.985ns (40.422%)  route 2.926ns (59.578%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 16.959 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.421 r  u2/u0/V_Cont_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    u2/u0/V_Cont_reg[0]_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.660 r  u2/u0/V_Cont_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.660    u2/u0/V_Cont_reg[4]_i_1_n_5
    SLICE_X38Y42         FDCE                                         r  u2/u0/V_Cont_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    16.959    u2/u0/clk_out1
    SLICE_X38Y42         FDCE                                         r  u2/u0/V_Cont_reg[6]/C
                         clock pessimism              0.105    17.064    
                         clock uncertainty           -0.122    16.941    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.109    17.050    u2/u0/V_Cont_reg[6]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 10.390    

Slack (MET) :             10.410ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.965ns (40.178%)  route 2.926ns (59.822%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 16.959 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.421 r  u2/u0/V_Cont_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    u2/u0/V_Cont_reg[0]_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.640 r  u2/u0/V_Cont_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.640    u2/u0/V_Cont_reg[4]_i_1_n_7
    SLICE_X38Y42         FDCE                                         r  u2/u0/V_Cont_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    16.959    u2/u0/clk_out1
    SLICE_X38Y42         FDCE                                         r  u2/u0/V_Cont_reg[4]/C
                         clock pessimism              0.105    17.064    
                         clock uncertainty           -0.122    16.941    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.109    17.050    u2/u0/V_Cont_reg[4]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                 10.410    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.838ns (38.583%)  route 2.926ns (61.417%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 16.959 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     6.513 r  u2/u0/V_Cont_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.513    u2/u0/V_Cont_reg[0]_i_2_n_4
    SLICE_X38Y41         FDCE                                         r  u2/u0/V_Cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    16.959    u2/u0/clk_out1
    SLICE_X38Y41         FDCE                                         r  u2/u0/V_Cont_reg[3]/C
                         clock pessimism              0.105    17.064    
                         clock uncertainty           -0.122    16.941    
    SLICE_X38Y41         FDCE (Setup_fdce_C_D)        0.109    17.050    u2/u0/V_Cont_reg[3]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 10.537    

Slack (MET) :             10.600ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.775ns (37.760%)  route 2.926ns (62.240%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 16.959 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     6.450 r  u2/u0/V_Cont_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.450    u2/u0/V_Cont_reg[0]_i_2_n_5
    SLICE_X38Y41         FDCE                                         r  u2/u0/V_Cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    16.959    u2/u0/clk_out1
    SLICE_X38Y41         FDCE                                         r  u2/u0/V_Cont_reg[2]/C
                         clock pessimism              0.105    17.064    
                         clock uncertainty           -0.122    16.941    
    SLICE_X38Y41         FDCE (Setup_fdce_C_D)        0.109    17.050    u2/u0/V_Cont_reg[2]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 10.600    

Slack (MET) :             10.757ns  (required time - arrival time)
  Source:                 u2/u0/H_Cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/V_Cont_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.618ns (35.610%)  route 2.926ns (64.390%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 16.959 - 15.385 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.749     1.749    u2/u0/clk_out1
    SLICE_X40Y36         FDCE                                         r  u2/u0/H_Cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.419     2.168 r  u2/u0/H_Cont_reg[1]/Q
                         net (fo=6, routed)           0.840     3.008    u2/u0/H_Cont[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.299     3.307 r  u2/u0/H_Cont[10]_i_3/O
                         net (fo=7, routed)           0.948     4.256    u2/u0/H_Cont[10]_i_3_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.150     4.406 f  u2/u0/V_Cont[0]_i_3/O
                         net (fo=12, routed)          0.655     5.061    u2/u0/V_Cont[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I3_O)        0.328     5.389 r  u2/u0/V_Cont[0]_i_6/O
                         net (fo=1, routed)           0.482     5.871    u2/u0/V_Cont[0]_i_6_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     6.293 r  u2/u0/V_Cont_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.293    u2/u0/V_Cont_reg[0]_i_2_n_6
    SLICE_X38Y41         FDCE                                         r  u2/u0/V_Cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.385 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    16.872    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    13.695 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.294    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    16.959    u2/u0/clk_out1
    SLICE_X38Y41         FDCE                                         r  u2/u0/V_Cont_reg[1]/C
                         clock pessimism              0.105    17.064    
                         clock uncertainty           -0.122    16.941    
    SLICE_X38Y41         FDCE (Setup_fdce_C_D)        0.109    17.050    u2/u0/V_Cont_reg[1]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                 10.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u2/l1_extern_in_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589     0.589    u2/clk_out1
    SLICE_X39Y42         FDCE                                         r  u2/l1_extern_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.128     0.717 f  u2/l1_extern_in_reg/Q
                         net (fo=1, routed)           0.054     0.771    u2/l1_extern_in
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.099     0.870 r  u2/trig_i_1/O
                         net (fo=1, routed)           0.000     0.870    u2/trig_i_1_n_0
    SLICE_X39Y42         FDCE                                         r  u2/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.858     0.858    u2/clk_out1
    SLICE_X39Y42         FDCE                                         r  u2/trig_reg/C
                         clock pessimism             -0.269     0.589    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.091     0.680    u2/trig_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u2/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592     0.592    u2/clk_out1
    SLICE_X40Y43         FDCE                                         r  u2/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  u2/data_reg[6]/Q
                         net (fo=5, routed)           0.109     0.842    u2/u0/Q[6]
    SLICE_X41Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.887 r  u2/u0/data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.887    u2/u0_n_7
    SLICE_X41Y43         FDCE                                         r  u2/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.861    u2/clk_out1
    SLICE_X41Y43         FDCE                                         r  u2/data_reg[7]/C
                         clock pessimism             -0.256     0.605    
    SLICE_X41Y43         FDCE (Hold_fdce_C_D)         0.091     0.696    u2/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u2/trig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.115%)  route 0.154ns (44.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589     0.589    u2/clk_out1
    SLICE_X39Y42         FDCE                                         r  u2/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u2/trig_reg/Q
                         net (fo=2, routed)           0.154     0.884    u2/trig
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.048     0.932 r  u2/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.932    u2/cnt[1]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  u2/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.860     0.860    u2/clk_out1
    SLICE_X40Y41         FDCE                                         r  u2/cnt_reg[1]/C
                         clock pessimism             -0.233     0.627    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.107     0.734    u2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u2/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.590     0.590    u2/clk_out1
    SLICE_X38Y44         FDCE                                         r  u2/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     0.754 r  u2/data_reg[0]/Q
                         net (fo=10, routed)          0.106     0.860    u2/u0/Q[0]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.905 r  u2/u0/data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.905    u2/u0_n_13
    SLICE_X39Y44         FDCE                                         r  u2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.859     0.859    u2/clk_out1
    SLICE_X39Y44         FDCE                                         r  u2/data_reg[1]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.092     0.695    u2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u2/trig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.719%)  route 0.154ns (45.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589     0.589    u2/clk_out1
    SLICE_X39Y42         FDCE                                         r  u2/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u2/trig_reg/Q
                         net (fo=2, routed)           0.154     0.884    u2/trig
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.929 r  u2/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.929    u2/cnt[0]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  u2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.860     0.860    u2/clk_out1
    SLICE_X40Y41         FDCE                                         r  u2/cnt_reg[0]/C
                         clock pessimism             -0.233     0.627    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.091     0.718    u2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u2/u0/H_Cont_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/H_Cont_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.165%)  route 0.139ns (42.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588     0.588    u2/u0/clk_out1
    SLICE_X39Y39         FDCE                                         r  u2/u0/H_Cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  u2/u0/H_Cont_reg[8]/Q
                         net (fo=10, routed)          0.139     0.868    u2/u0/H_Cont[8]
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.913 r  u2/u0/H_Cont[9]_i_1/O
                         net (fo=1, routed)           0.000     0.913    u2/u0/H_Cont[9]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  u2/u0/H_Cont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857     0.857    u2/u0/clk_out1
    SLICE_X39Y38         FDCE                                         r  u2/u0/H_Cont_reg[9]/C
                         clock pessimism             -0.253     0.604    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.091     0.695    u2/u0/H_Cont_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u2/LED_CLK_DIV_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/oLED_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.555%)  route 0.125ns (37.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.591     0.591    u2/clk_out1
    SLICE_X42Y42         FDRE                                         r  u2/LED_CLK_DIV_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  u2/LED_CLK_DIV_reg[23]/Q
                         net (fo=3, routed)           0.125     0.880    u2/LED_CLK_DIV[23]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.925 r  u2/oLED_i_1/O
                         net (fo=1, routed)           0.000     0.925    u2/oLED_i_1_n_0
    SLICE_X43Y41         FDPE                                         r  u2/oLED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.860     0.860    u2/clk_out1
    SLICE_X43Y41         FDPE                                         r  u2/oLED_reg/C
                         clock pessimism             -0.253     0.607    
    SLICE_X43Y41         FDPE (Hold_fdpe_C_D)         0.091     0.698    u2/oLED_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u2/u0/H_Cont_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/oVGA_HS_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.684%)  route 0.181ns (49.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588     0.588    u2/u0/clk_out1
    SLICE_X39Y39         FDCE                                         r  u2/u0/H_Cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  u2/u0/H_Cont_reg[8]/Q
                         net (fo=10, routed)          0.181     0.910    u2/u0/H_Cont[8]
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  u2/u0/oVGA_HS_i_1/O
                         net (fo=1, routed)           0.000     0.955    u2/u0/oVGA_HS_i_1_n_0
    SLICE_X40Y38         FDCE                                         r  u2/u0/oVGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.859     0.859    u2/u0/clk_out1
    SLICE_X40Y38         FDCE                                         r  u2/u0/oVGA_HS_reg/C
                         clock pessimism             -0.233     0.626    
    SLICE_X40Y38         FDCE (Hold_fdce_C_D)         0.092     0.718    u2/u0/oVGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u2/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592     0.592    u2/clk_out1
    SLICE_X41Y44         FDCE                                         r  u2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  u2/data_reg[2]/Q
                         net (fo=8, routed)           0.157     0.889    u2/u0/Q[2]
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  u2/u0/data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.934    u2/u0_n_10
    SLICE_X40Y44         FDCE                                         r  u2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.861    u2/clk_out1
    SLICE_X40Y44         FDCE                                         r  u2/data_reg[4]/C
                         clock pessimism             -0.256     0.605    
    SLICE_X40Y44         FDCE (Hold_fdce_C_D)         0.091     0.696    u2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u2/u0/H_Cont_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u2/u0/H_Cont_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.546%)  route 0.182ns (49.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588     0.588    u2/u0/clk_out1
    SLICE_X39Y39         FDCE                                         r  u2/u0/H_Cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141     0.729 f  u2/u0/H_Cont_reg[8]/Q
                         net (fo=10, routed)          0.182     0.911    u2/u0/H_Cont[8]
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.956 r  u2/u0/H_Cont[5]_i_1/O
                         net (fo=1, routed)           0.000     0.956    u2/u0/H_Cont[5]_i_1_n_0
    SLICE_X40Y38         FDCE                                         r  u2/u0/H_Cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  u0/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    u1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    u1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.859     0.859    u2/u0/clk_out1
    SLICE_X40Y38         FDCE                                         r  u2/u0/H_Cont_reg[5]/C
                         clock pessimism             -0.233     0.626    
    SLICE_X40Y38         FDCE (Hold_fdce_C_D)         0.091     0.717    u2/u0/H_Cont_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    u1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y41     u2/LED_CLK_DIV_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y41     u2/LED_CLK_DIV_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y41     u2/LED_CLK_DIV_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y37     u2/LED_CLK_DIV_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y41     u2/LED_CLK_DIV_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y42     u2/LED_CLK_DIV_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y42     u2/LED_CLK_DIV_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y42     u2/LED_CLK_DIV_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y37     u2/LED_CLK_DIV_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y42     u2/LED_CLK_DIV_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y37     u2/LED_CLK_DIV_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y37     u2/LED_CLK_DIV_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41     u2/LED_CLK_DIV_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    u1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u1/inst/mmcm_adv_inst/CLKFBOUT



