; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"

define void @triton__0d1d2d3d4d5de(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !5 {
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !8
  %8 = shl i32 %7, 1, !dbg !8
  %9 = and i32 %8, 510, !dbg !8
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !9
  %11 = shl i32 %10, 9, !dbg !10
  %12 = or i32 %11, %9, !dbg !11
  %13 = or i32 %12, 1, !dbg !11
  %.frozen = freeze i32 %12
  %14 = sdiv i32 %.frozen, 256, !dbg !12
  %15 = mul i32 %14, 256
  %.decomposed = sub i32 %.frozen, %15
  %16 = srem i32 %13, 256, !dbg !13
  %17 = srem i32 %14, 512, !dbg !14
  %.frozen1 = freeze i32 %12
  %18 = sdiv i32 %.frozen1, 131072, !dbg !15
  %19 = mul i32 %18, 131072
  %.decomposed2 = sub i32 %.frozen1, %19
  %20 = srem i32 %13, 131072, !dbg !16
  %.lhs.trunc = trunc i32 %18 to i16, !dbg !17
  %21 = srem i16 %.lhs.trunc, 2, !dbg !17
  %.sext = sext i16 %21 to i32, !dbg !17
  %22 = shl nsw i32 %.sext, 8, !dbg !18
  %23 = sdiv i32 %12, 262144, !dbg !19
  %24 = shl nsw i32 %23, 10, !dbg !20
  %25 = shl nsw i32 %17, 12, !dbg !21
  %26 = add nsw i32 %25, %24, !dbg !22
  %27 = add nsw i32 %26, %.decomposed, !dbg !23
  %28 = add nsw i32 %27, %22, !dbg !24
  %29 = add nsw i32 %26, %16, !dbg !23
  %30 = add nsw i32 %29, %22, !dbg !24
  %31 = sext i32 %28 to i64, !dbg !25
  %32 = getelementptr i16, ptr addrspace(1) %0, i64 %31, !dbg !25
  %33 = sext i32 %30 to i64, !dbg !25
  %34 = getelementptr i16, ptr addrspace(1) %0, i64 %33, !dbg !25
  %35 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %32, i1 true, i16 0, i1 true) #1, !dbg !26
  %36 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %34, i1 true, i16 0, i1 true) #1, !dbg !26
  %37 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %35) #1, !dbg !27
  %38 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %36) #1, !dbg !27
  %39 = sext i32 %.decomposed2 to i64, !dbg !28
  %40 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !28
  %41 = sext i32 %20 to i64, !dbg !28
  %42 = getelementptr float, ptr addrspace(1) %1, i64 %41, !dbg !28
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %40, i1 true, i32 0, i1 true) #1, !dbg !29
  %44 = bitcast i32 %43 to float, !dbg !29
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %42, i1 true, i32 0, i1 true) #1, !dbg !29
  %46 = bitcast i32 %45 to float, !dbg !29
  %47 = fmul float %37, %44, !dbg !30
  %48 = fmul float %38, %46, !dbg !30
  %49 = icmp slt i32 %.decomposed, 128, !dbg !31
  %50 = icmp slt i32 %16, 128, !dbg !31
  %51 = or i32 %26, 128, !dbg !32
  %52 = add nsw i32 %51, %.decomposed, !dbg !33
  %53 = add nsw i32 %52, %22, !dbg !34
  %54 = add nsw i32 %51, %16, !dbg !33
  %55 = add nsw i32 %54, %22, !dbg !34
  %56 = sext i32 %53 to i64, !dbg !35
  %57 = getelementptr i16, ptr addrspace(1) %0, i64 %56, !dbg !35
  %58 = sext i32 %55 to i64, !dbg !35
  %59 = getelementptr i16, ptr addrspace(1) %0, i64 %58, !dbg !35
  %60 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %57, i1 %49, i16 0, i1 %49) #1, !dbg !36
  %61 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %59, i1 %50, i16 0, i1 %50) #1, !dbg !36
  %62 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %60) #1, !dbg !37
  %63 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %61) #1, !dbg !37
  %64 = fsub float 0.000000e+00, %62, !dbg !38
  %65 = fsub float 0.000000e+00, %63, !dbg !38
  %66 = icmp sgt i32 %.decomposed, 127, !dbg !39
  %67 = icmp sgt i32 %16, 127, !dbg !39
  %68 = add nsw i32 %26, -128, !dbg !40
  %69 = add nsw i32 %68, %.decomposed, !dbg !41
  %70 = add nsw i32 %69, %22, !dbg !42
  %71 = add nsw i32 %68, %16, !dbg !41
  %72 = add nsw i32 %71, %22, !dbg !42
  %73 = sext i32 %70 to i64, !dbg !43
  %74 = getelementptr i16, ptr addrspace(1) %0, i64 %73, !dbg !43
  %75 = sext i32 %72 to i64, !dbg !43
  %76 = getelementptr i16, ptr addrspace(1) %0, i64 %75, !dbg !43
  %77 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %74, i1 %66, i16 0, i1 %66) #1, !dbg !44
  %78 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %76, i1 %67, i16 0, i1 %67) #1, !dbg !44
  %79 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %77) #1, !dbg !45
  %80 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %78) #1, !dbg !45
  %81 = select i1 %66, float %79, float 0.000000e+00, !dbg !46
  %82 = select i1 %67, float %80, float 0.000000e+00, !dbg !46
  %83 = select i1 %49, float %64, float %81, !dbg !47
  %84 = select i1 %50, float %65, float %82, !dbg !47
  %85 = getelementptr float, ptr addrspace(1) %2, i64 %39, !dbg !48
  %86 = getelementptr float, ptr addrspace(1) %2, i64 %41, !dbg !48
  %87 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %85, i1 true, i32 0, i1 true) #1, !dbg !49
  %88 = bitcast i32 %87 to float, !dbg !49
  %89 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %86, i1 true, i32 0, i1 true) #1, !dbg !49
  %90 = bitcast i32 %89 to float, !dbg !49
  %91 = fmul float %83, %88, !dbg !50
  %92 = fmul float %84, %90, !dbg !50
  %93 = fadd float %47, %91, !dbg !51
  %94 = fadd float %48, %92, !dbg !51
  %95 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %32, i1 false, i16 0, i1 false) #1, !dbg !52
  %96 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %34, i1 false, i16 0, i1 false) #1, !dbg !52
  %97 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %95) #1, !dbg !53
  %98 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %96) #1, !dbg !53
  %99 = or i32 %26, 512, !dbg !54
  %100 = add nsw i32 %99, %.decomposed, !dbg !55
  %101 = add nsw i32 %99, %16, !dbg !55
  %102 = sext i32 %100 to i64, !dbg !56
  %103 = getelementptr i16, ptr addrspace(1) %0, i64 %102, !dbg !56
  %104 = sext i32 %101 to i64, !dbg !56
  %105 = getelementptr i16, ptr addrspace(1) %0, i64 %104, !dbg !56
  %106 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %103, i1 true, i16 0, i1 true) #1, !dbg !57
  %107 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %105, i1 true, i16 0, i1 true) #1, !dbg !57
  %108 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %106) #1, !dbg !58
  %109 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %107) #1, !dbg !58
  %110 = fmul float %108, %44, !dbg !59
  %111 = fmul float %109, %46, !dbg !59
  %112 = or i32 %26, 640, !dbg !60
  %113 = add nsw i32 %112, %.decomposed, !dbg !61
  %114 = add nsw i32 %112, %16, !dbg !61
  %115 = sext i32 %113 to i64, !dbg !62
  %116 = getelementptr i16, ptr addrspace(1) %0, i64 %115, !dbg !62
  %117 = sext i32 %114 to i64, !dbg !62
  %118 = getelementptr i16, ptr addrspace(1) %0, i64 %117, !dbg !62
  %119 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %116, i1 %49, i16 0, i1 %49) #1, !dbg !63
  %120 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %118, i1 %50, i16 0, i1 %50) #1, !dbg !63
  %121 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %119) #1, !dbg !64
  %122 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %120) #1, !dbg !64
  %123 = fsub float 0.000000e+00, %121, !dbg !65
  %124 = fsub float 0.000000e+00, %122, !dbg !65
  %125 = or i32 %26, 384, !dbg !66
  %126 = add nsw i32 %125, %.decomposed, !dbg !67
  %127 = add nsw i32 %125, %16, !dbg !67
  %128 = sext i32 %126 to i64, !dbg !68
  %129 = getelementptr i16, ptr addrspace(1) %0, i64 %128, !dbg !68
  %130 = sext i32 %127 to i64, !dbg !68
  %131 = getelementptr i16, ptr addrspace(1) %0, i64 %130, !dbg !68
  %132 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %129, i1 %66, i16 0, i1 %66) #1, !dbg !69
  %133 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %131, i1 %67, i16 0, i1 %67) #1, !dbg !69
  %134 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %132) #1, !dbg !70
  %135 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %133) #1, !dbg !70
  %136 = select i1 %66, float %134, float 0.000000e+00, !dbg !71
  %137 = select i1 %67, float %135, float 0.000000e+00, !dbg !71
  %138 = select i1 %49, float %123, float %136, !dbg !72
  %139 = select i1 %50, float %124, float %137, !dbg !72
  %140 = fmul float %138, %88, !dbg !73
  %141 = fmul float %139, %90, !dbg !73
  %142 = fadd float %110, %140, !dbg !74
  %143 = fadd float %111, %141, !dbg !74
  %144 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %103, i1 false, i16 0, i1 false) #1, !dbg !75
  %145 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %105, i1 false, i16 0, i1 false) #1, !dbg !75
  %146 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %144) #1, !dbg !76
  %147 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %145) #1, !dbg !76
  %148 = sext i32 %12 to i64, !dbg !77
  %149 = getelementptr i16, ptr addrspace(1) %3, i64 %148, !dbg !77
  %150 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %93) #1, !dbg !78
  %151 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %94) #1, !dbg !78
  %152 = insertelement <2 x i16> undef, i16 %150, i64 0, !dbg !78
  %153 = insertelement <2 x i16> %152, i16 %151, i64 1, !dbg !78
  %154 = bitcast <2 x i16> %153 to i32, !dbg !78
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %154, ptr addrspace(1) %149, i1 true) #1, !dbg !78
  %155 = getelementptr i16, ptr addrspace(1) %4, i64 %148, !dbg !79
  %156 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %142) #1, !dbg !80
  %157 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %143) #1, !dbg !80
  %158 = insertelement <2 x i16> undef, i16 %156, i64 0, !dbg !80
  %159 = insertelement <2 x i16> %158, i16 %157, i64 1, !dbg !80
  %160 = bitcast <2 x i16> %159 to i32, !dbg !80
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %160, ptr addrspace(1) %155, i1 true) #1, !dbg !80
  ret void, !dbg !81
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.dbg.cu = !{!1}
!nvvm.annotations = !{!3, !4, !4, !3}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = distinct !DICompileUnit(language: DW_LANG_C, file: !2, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug)
!2 = !DIFile(filename: "cgidkypykgqwjcodnahydbnjisgh67vwnp2s7b7iuis4q4fe5w2d.py", directory: "/tmp/torchinductor_zeus/gi")
!3 = !{ptr @triton__0d1d2d3d4d5de, !"kernel", i32 1}
!4 = !{ptr @triton__0d1d2d3d4d5de, !"maxntidx", i32 256}
!5 = distinct !DISubprogram(name: "triton__0d1d2d3d4d5de", linkageName: "triton__0d1d2d3d4d5de", scope: !2, file: !2, line: 18, type: !6, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !1)
!6 = !DISubroutineType(cc: DW_CC_normal, types: !7)
!7 = !{}
!8 = !DILocation(line: 21, column: 36, scope: !5)
!9 = !DILocation(line: 20, column: 28, scope: !5)
!10 = !DILocation(line: 20, column: 33, scope: !5)
!11 = !DILocation(line: 21, column: 23, scope: !5)
!12 = !DILocation(line: 24, column: 20, scope: !5)
!13 = !DILocation(line: 23, column: 18, scope: !5)
!14 = !DILocation(line: 24, column: 27, scope: !5)
!15 = !DILocation(line: 25, column: 20, scope: !5)
!16 = !DILocation(line: 26, column: 18, scope: !5)
!17 = !DILocation(line: 33, column: 46, scope: !5)
!18 = !DILocation(line: 33, column: 41, scope: !5)
!19 = !DILocation(line: 33, column: 65, scope: !5)
!20 = !DILocation(line: 33, column: 59, scope: !5)
!21 = !DILocation(line: 33, column: 77, scope: !5)
!22 = !DILocation(line: 33, column: 36, scope: !5)
!23 = !DILocation(line: 33, column: 53, scope: !5)
!24 = !DILocation(line: 33, column: 72, scope: !5)
!25 = !DILocation(line: 33, column: 30, scope: !5)
!26 = !DILocation(line: 33, column: 83, scope: !5)
!27 = !DILocation(line: 33, column: 103, scope: !5)
!28 = !DILocation(line: 35, column: 30, scope: !5)
!29 = !DILocation(line: 35, column: 35, scope: !5)
!30 = !DILocation(line: 36, column: 18, scope: !5)
!31 = !DILocation(line: 38, column: 19, scope: !5)
!32 = !DILocation(line: 40, column: 43, scope: !5)
!33 = !DILocation(line: 40, column: 60, scope: !5)
!34 = !DILocation(line: 40, column: 79, scope: !5)
!35 = !DILocation(line: 40, column: 31, scope: !5)
!36 = !DILocation(line: 40, column: 90, scope: !5)
!37 = !DILocation(line: 40, column: 111, scope: !5)
!38 = !DILocation(line: 41, column: 13, scope: !5)
!39 = !DILocation(line: 44, column: 20, scope: !5)
!40 = !DILocation(line: 46, column: 46, scope: !5)
!41 = !DILocation(line: 46, column: 63, scope: !5)
!42 = !DILocation(line: 46, column: 82, scope: !5)
!43 = !DILocation(line: 46, column: 31, scope: !5)
!44 = !DILocation(line: 46, column: 93, scope: !5)
!45 = !DILocation(line: 46, column: 114, scope: !5)
!46 = !DILocation(line: 48, column: 35, scope: !5)
!47 = !DILocation(line: 49, column: 35, scope: !5)
!48 = !DILocation(line: 51, column: 31, scope: !5)
!49 = !DILocation(line: 51, column: 36, scope: !5)
!50 = !DILocation(line: 52, column: 20, scope: !5)
!51 = !DILocation(line: 53, column: 19, scope: !5)
!52 = !DILocation(line: 58, column: 84, scope: !5)
!53 = !DILocation(line: 58, column: 105, scope: !5)
!54 = !DILocation(line: 62, column: 43, scope: !5)
!55 = !DILocation(line: 62, column: 62, scope: !5)
!56 = !DILocation(line: 62, column: 31, scope: !5)
!57 = !DILocation(line: 62, column: 73, scope: !5)
!58 = !DILocation(line: 62, column: 93, scope: !5)
!59 = !DILocation(line: 64, column: 20, scope: !5)
!60 = !DILocation(line: 65, column: 43, scope: !5)
!61 = !DILocation(line: 65, column: 62, scope: !5)
!62 = !DILocation(line: 65, column: 31, scope: !5)
!63 = !DILocation(line: 65, column: 73, scope: !5)
!64 = !DILocation(line: 65, column: 94, scope: !5)
!65 = !DILocation(line: 66, column: 13, scope: !5)
!66 = !DILocation(line: 69, column: 43, scope: !5)
!67 = !DILocation(line: 69, column: 62, scope: !5)
!68 = !DILocation(line: 69, column: 31, scope: !5)
!69 = !DILocation(line: 69, column: 73, scope: !5)
!70 = !DILocation(line: 69, column: 94, scope: !5)
!71 = !DILocation(line: 71, column: 35, scope: !5)
!72 = !DILocation(line: 72, column: 35, scope: !5)
!73 = !DILocation(line: 74, column: 20, scope: !5)
!74 = !DILocation(line: 75, column: 20, scope: !5)
!75 = !DILocation(line: 79, column: 73, scope: !5)
!76 = !DILocation(line: 79, column: 94, scope: !5)
!77 = !DILocation(line: 83, column: 25, scope: !5)
!78 = !DILocation(line: 83, column: 37, scope: !5)
!79 = !DILocation(line: 84, column: 25, scope: !5)
!80 = !DILocation(line: 84, column: 37, scope: !5)
!81 = !DILocation(line: 84, column: 4, scope: !5)
