

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_loadA'
================================================================
* Date:           Wed Apr 12 06:54:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA   |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     74|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_362_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_356_p2        |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          16|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Arows_blk_n              |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_130                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_reg_569              |  7|   0|    7|          0|
    |i_fu_130                 |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|                                  RTL Ports                                  | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                                                                       |   in|    1|  ap_ctrl_hs|                                         Loop_1_proc1_Pipeline_loadA|  return value|
|ap_rst                                                                       |   in|    1|  ap_ctrl_hs|                                         Loop_1_proc1_Pipeline_loadA|  return value|
|ap_start                                                                     |   in|    1|  ap_ctrl_hs|                                         Loop_1_proc1_Pipeline_loadA|  return value|
|ap_done                                                                      |  out|    1|  ap_ctrl_hs|                                         Loop_1_proc1_Pipeline_loadA|  return value|
|ap_idle                                                                      |  out|    1|  ap_ctrl_hs|                                         Loop_1_proc1_Pipeline_loadA|  return value|
|ap_ready                                                                     |  out|    1|  ap_ctrl_hs|                                         Loop_1_proc1_Pipeline_loadA|  return value|
|Arows_dout                                                                   |   in|  512|     ap_fifo|                                                               Arows|       pointer|
|Arows_empty_n                                                                |   in|    1|     ap_fifo|                                                               Arows|       pointer|
|Arows_read                                                                   |  out|    1|     ap_fifo|                                                               Arows|       pointer|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_address0      |  out|    6|   ap_memory|      blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_ce0           |  out|    1|   ap_memory|      blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_we0           |  out|    1|   ap_memory|      blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_d0            |  out|   32|   ap_memory|      blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_address0    |  out|    6|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_ce0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_we0         |  out|    1|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9|         array|
|blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_d0          |  out|   32|   ap_memory|    blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_address0  |  out|    6|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_ce0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_we0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_d0        |  out|   32|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_address0  |  out|    6|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_ce0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_we0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_d0        |  out|   32|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_address0  |  out|    6|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_ce0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_we0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_d0        |  out|   32|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_address0  |  out|    6|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_ce0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_we0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_d0        |  out|   32|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_address0  |  out|    6|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_ce0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_we0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_d0        |  out|   32|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_address0  |  out|    6|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_ce0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_we0       |  out|    1|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15|         array|
|p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_d0        |  out|   32|   ap_memory|  p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15|         array|
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_2, i7 64" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 11 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %i_2, i7 1" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 13 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_16_1, void %if.end.loopexit.exitStub" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 14 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln14 = store i7 %add_ln14, i7 %i" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 15 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 16 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [LabB/BlockMatrix_design.cpp:15]   --->   Operation 17 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.47ns)   --->   "%Arows_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Arows" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'Arows_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %Arows_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 35 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 36 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 37 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_1, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 38 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 39 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_2, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 40 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 41 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_3, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 43 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_4, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 44 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 45 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_5, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 47 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_6, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 48 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 49 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_7, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 51 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_8, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 53 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_9, i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 54 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 55 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_s, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 56 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 57 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_10, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 59 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_11, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 60 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 61 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_12, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 62 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 63 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145_s, i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 64 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 65 'getelementptr' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145_1, i6 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 66 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.cond" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 67 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                       (alloca           ) [ 010]
specinterface_ln0                                                       (specinterface    ) [ 000]
store_ln0                                                               (store            ) [ 000]
br_ln0                                                                  (br               ) [ 000]
i_2                                                                     (load             ) [ 011]
specpipeline_ln0                                                        (specpipeline     ) [ 000]
icmp_ln14                                                               (icmp             ) [ 010]
empty                                                                   (speclooptripcount) [ 000]
add_ln14                                                                (add              ) [ 000]
br_ln14                                                                 (br               ) [ 000]
store_ln14                                                              (store            ) [ 000]
i_cast                                                                  (zext             ) [ 000]
specloopname_ln15                                                       (specloopname     ) [ 000]
Arows_read                                                              (read             ) [ 000]
trunc_ln145                                                             (trunc            ) [ 000]
trunc_ln145_s                                                           (partselect       ) [ 000]
trunc_ln145_1                                                           (partselect       ) [ 000]
tmp_1                                                                   (partselect       ) [ 000]
tmp_2                                                                   (partselect       ) [ 000]
tmp_3                                                                   (partselect       ) [ 000]
tmp_4                                                                   (partselect       ) [ 000]
tmp_5                                                                   (partselect       ) [ 000]
tmp_6                                                                   (partselect       ) [ 000]
tmp_7                                                                   (partselect       ) [ 000]
tmp_8                                                                   (partselect       ) [ 000]
tmp_9                                                                   (partselect       ) [ 000]
tmp_s                                                                   (partselect       ) [ 000]
tmp_10                                                                  (partselect       ) [ 000]
tmp_11                                                                  (partselect       ) [ 000]
tmp_12                                                                  (partselect       ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr     (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr   (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A  (getelementptr    ) [ 000]
store_ln18                                                              (store            ) [ 000]
br_ln14                                                                 (br               ) [ 000]
ret_ln0                                                                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Arows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Arows_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="512" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Arows_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln18_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln18_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln18_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln18_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln18_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln18_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln18_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln18_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln18_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln18_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln18_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln18_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln18_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln18_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln18_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln18_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln0_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_2_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln14_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln14_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln14_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln145_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="512" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln145_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="512" slack="0"/>
<pin id="400" dir="0" index="2" bw="10" slack="0"/>
<pin id="401" dir="0" index="3" bw="10" slack="0"/>
<pin id="402" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln145_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="512" slack="0"/>
<pin id="411" dir="0" index="2" bw="10" slack="0"/>
<pin id="412" dir="0" index="3" bw="10" slack="0"/>
<pin id="413" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="512" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="512" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="0" index="3" bw="8" slack="0"/>
<pin id="435" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="512" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="0"/>
<pin id="445" dir="0" index="3" bw="8" slack="0"/>
<pin id="446" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="512" slack="0"/>
<pin id="455" dir="0" index="2" bw="9" slack="0"/>
<pin id="456" dir="0" index="3" bw="9" slack="0"/>
<pin id="457" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="512" slack="0"/>
<pin id="466" dir="0" index="2" bw="9" slack="0"/>
<pin id="467" dir="0" index="3" bw="9" slack="0"/>
<pin id="468" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="512" slack="0"/>
<pin id="477" dir="0" index="2" bw="9" slack="0"/>
<pin id="478" dir="0" index="3" bw="9" slack="0"/>
<pin id="479" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_7_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="512" slack="0"/>
<pin id="488" dir="0" index="2" bw="9" slack="0"/>
<pin id="489" dir="0" index="3" bw="9" slack="0"/>
<pin id="490" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_8_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="512" slack="0"/>
<pin id="499" dir="0" index="2" bw="10" slack="0"/>
<pin id="500" dir="0" index="3" bw="10" slack="0"/>
<pin id="501" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_9_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="512" slack="0"/>
<pin id="510" dir="0" index="2" bw="10" slack="0"/>
<pin id="511" dir="0" index="3" bw="10" slack="0"/>
<pin id="512" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="512" slack="0"/>
<pin id="521" dir="0" index="2" bw="10" slack="0"/>
<pin id="522" dir="0" index="3" bw="10" slack="0"/>
<pin id="523" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_10_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="512" slack="0"/>
<pin id="532" dir="0" index="2" bw="10" slack="0"/>
<pin id="533" dir="0" index="3" bw="10" slack="0"/>
<pin id="534" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_11_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="512" slack="0"/>
<pin id="543" dir="0" index="2" bw="10" slack="0"/>
<pin id="544" dir="0" index="3" bw="10" slack="0"/>
<pin id="545" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_12_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="512" slack="0"/>
<pin id="554" dir="0" index="2" bw="10" slack="0"/>
<pin id="555" dir="0" index="3" bw="10" slack="0"/>
<pin id="556" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="569" class="1005" name="i_2_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="1"/>
<pin id="571" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="128" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="128" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="128" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="128" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="128" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="128" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="128" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="128" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="128" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="128" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="128" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="128" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="128" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="128" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="128" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="128" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="46" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="353" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="384"><net_src comp="373" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="385"><net_src comp="373" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="386"><net_src comp="373" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="387"><net_src comp="373" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="388"><net_src comp="373" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="389"><net_src comp="373" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="390"><net_src comp="373" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="391"><net_src comp="373" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="395"><net_src comp="134" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="134" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="407"><net_src comp="397" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="134" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="72" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="418"><net_src comp="408" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="425"><net_src comp="66" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="134" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="76" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="429"><net_src comp="419" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="134" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="440"><net_src comp="430" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="134" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="84" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="451"><net_src comp="441" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="134" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="462"><net_src comp="452" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="134" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="92" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="94" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="473"><net_src comp="463" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="480"><net_src comp="66" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="134" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="96" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="98" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="484"><net_src comp="474" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="491"><net_src comp="66" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="134" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="100" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="102" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="495"><net_src comp="485" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="502"><net_src comp="66" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="134" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="104" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="106" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="506"><net_src comp="496" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="513"><net_src comp="66" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="134" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="108" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="110" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="517"><net_src comp="507" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="134" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="112" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="114" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="528"><net_src comp="518" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="535"><net_src comp="66" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="134" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="116" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="118" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="539"><net_src comp="529" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="546"><net_src comp="66" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="134" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="120" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="122" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="550"><net_src comp="540" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="134" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="124" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="126" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="561"><net_src comp="551" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="565"><net_src comp="130" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="572"><net_src comp="353" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="373" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Arows | {}
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1 | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2 | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3 | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4 | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5 | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6 | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7 | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8 | {2 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9 | {2 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10 | {2 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11 | {2 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12 | {2 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13 | {2 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14 | {2 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15 | {2 }
 - Input state : 
	Port: Loop_1_proc1_Pipeline_loadA : Arows | {2 }
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1 | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2 | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3 | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4 | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5 | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6 | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7 | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8 | {}
	Port: Loop_1_proc1_Pipeline_loadA : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9 | {}
	Port: Loop_1_proc1_Pipeline_loadA : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10 | {}
	Port: Loop_1_proc1_Pipeline_loadA : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11 | {}
	Port: Loop_1_proc1_Pipeline_loadA : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12 | {}
	Port: Loop_1_proc1_Pipeline_loadA : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13 | {}
	Port: Loop_1_proc1_Pipeline_loadA : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14 | {}
	Port: Loop_1_proc1_Pipeline_loadA : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		store_ln14 : 3
	State 2
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr : 1
		store_ln18 : 1
		blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr : 1
		store_ln18 : 1
		p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr : 1
		store_ln18 : 1
		p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr : 1
		store_ln18 : 1
		p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr : 1
		store_ln18 : 1
		p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr : 1
		store_ln18 : 1
		p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr : 1
		store_ln18 : 1
		blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A : 1
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln14_fu_362    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln14_fu_356    |    0    |    10   |
|----------|------------------------|---------|---------|
|   read   | Arows_read_read_fu_134 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |      i_cast_fu_373     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln145_fu_392   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  trunc_ln145_s_fu_397  |    0    |    0    |
|          |  trunc_ln145_1_fu_408  |    0    |    0    |
|          |      tmp_1_fu_419      |    0    |    0    |
|          |      tmp_2_fu_430      |    0    |    0    |
|          |      tmp_3_fu_441      |    0    |    0    |
|          |      tmp_4_fu_452      |    0    |    0    |
|          |      tmp_5_fu_463      |    0    |    0    |
|partselect|      tmp_6_fu_474      |    0    |    0    |
|          |      tmp_7_fu_485      |    0    |    0    |
|          |      tmp_8_fu_496      |    0    |    0    |
|          |      tmp_9_fu_507      |    0    |    0    |
|          |      tmp_s_fu_518      |    0    |    0    |
|          |      tmp_10_fu_529     |    0    |    0    |
|          |      tmp_11_fu_540     |    0    |    0    |
|          |      tmp_12_fu_551     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    24   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_2_reg_569|    7   |
| i_reg_562 |    7   |
+-----------+--------+
|   Total   |   14   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   14   |    -   |
+-----------+--------+--------+
|   Total   |   14   |   24   |
+-----------+--------+--------+
