module tb;

    parameter WIDTH = 8;
    
    reg clk;
    reg reset;
    reg [WIDTH-1:0] data_in;
    wire [WIDTH-1:0] data_out;
    
    parametrizable_register dut (.clk(clk), .reset(reset), .data_in(data_in), .data_out(data_out), .WIDTH(WIDTH));

    // Clock generation
    always begin
        clk = 0;
        #5;
        clk = 1;
        #5;
    end
    
    // Stimulus
    initial begin
        reset = 1;
        #10;
        reset = 0;
        data_in = 8'b10101010;
        #20;
        data_in = 8'b01010101;
        #20;
        reset = 1;
        #10;
        reset = 0;
        #50;
        $stop;
    end
    
    // Display outputs
    always @(posedge clk) begin
        $display("At time %t, data_out = %b", $time, data_out);
    end

endmodule
