
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: HAMPTER

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202003synp2, Build 170R, Built Oct 21 2020 10:52:30, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 14
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v (2020-11-03 00:58:10)
1        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v (2020-11-03 00:58:13)
2        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v (2020-11-03 00:58:13)
3        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-11-03 00:58:13)
4        C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v (2020-11-03 00:58:13)
5        C:\Microsemi_Prj\SF2MakerDemo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2023-10-20 11:22:17)
6        C:\Microsemi_Prj\SF2MakerDemo\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2023-10-20 11:22:17)
7        C:\Microsemi_Prj\SF2MakerDemo\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2023-10-20 11:22:18)
8        C:\Microsemi_Prj\SF2MakerDemo\component\work\MakerDemo\MakerDemo.v (2023-10-20 11:24:52)
9        C:\Microsemi_Prj\SF2MakerDemo\component\work\MakerDemo_sb\CCC_0\MakerDemo_sb_CCC_0_FCCC.v (2023-10-20 11:22:17)
10       C:\Microsemi_Prj\SF2MakerDemo\component\work\MakerDemo_sb\FABOSC_0\MakerDemo_sb_FABOSC_0_OSC.v (2023-10-20 11:22:18)
11       C:\Microsemi_Prj\SF2MakerDemo\component\work\MakerDemo_sb\MakerDemo_sb.v (2023-10-20 11:22:18)
12       C:\Microsemi_Prj\SF2MakerDemo\component\work\MakerDemo_sb_MSS\MakerDemo_sb_MSS.v (2023-10-20 11:22:15)
13       C:\Microsemi_Prj\SF2MakerDemo\component\work\MakerDemo_sb_MSS\MakerDemo_sb_MSS_syn.v (2023-10-20 11:22:14)

*******************************************************************
Unchanged modules: 14
MID:  lib.cell.view
0        work.CoreResetP.verilog
1        work.MSS_010.verilog
2        work.MakerDemo.verilog
3        work.MakerDemo_sb.verilog
4        work.MakerDemo_sb_CCC_0_FCCC.verilog
5        work.MakerDemo_sb_FABOSC_0_OSC.verilog
6        work.MakerDemo_sb_MSS.verilog
7        work.RCOSC_1MHZ.verilog
8        work.RCOSC_1MHZ_FAB.verilog
9        work.RCOSC_25_50MHZ.verilog
10       work.RCOSC_25_50MHZ_FAB.verilog
11       work.XTLOSC.verilog
12       work.XTLOSC_FAB.verilog
13       work.coreresetp_pcie_hotreset.verilog
