

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_276_21'
================================================================
* Date:           Mon May 13 18:48:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.503 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      226|      226|  1.808 us|  1.808 us|  226|  226|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_276_21  |      224|      224|         2|          1|          1|   224|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_i_V_data_V, i4 %output_i_V_keep_V, i4 %output_i_V_strb_V, i2 %output_i_V_user_V, i1 %output_i_V_last_V, i5 %output_i_V_id_V, i6 %output_i_V_dest_V, void @empty_16"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_q_V_data_V, i4 %output_q_V_keep_V, i4 %output_q_V_strb_V, i2 %output_q_V_user_V, i1 %output_q_V_last_V, i5 %output_q_V_id_V, i6 %output_q_V_dest_V, void @empty_27"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %output_q_V_dest_V, i5 %output_q_V_id_V, i1 %output_q_V_last_V, i2 %output_q_V_user_V, i4 %output_q_V_strb_V, i4 %output_q_V_keep_V, i32 %output_q_V_data_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %output_i_V_dest_V, i5 %output_i_V_id_V, i1 %output_i_V_last_V, i2 %output_i_V_user_V, i4 %output_i_V_strb_V, i4 %output_i_V_keep_V, i32 %output_i_V_data_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%real_sample_pkt_dest_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %real_sample_pkt_dest"   --->   Operation 10 'read' 'real_sample_pkt_dest_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%real_sample_pkt_id_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %real_sample_pkt_id"   --->   Operation 11 'read' 'real_sample_pkt_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%real_sample_pkt_user_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %real_sample_pkt_user"   --->   Operation 12 'read' 'real_sample_pkt_user_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%real_sample_pkt_strb_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %real_sample_pkt_strb"   --->   Operation 13 'read' 'real_sample_pkt_strb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%real_sample_pkt_keep_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %real_sample_pkt_keep"   --->   Operation 14 'read' 'real_sample_pkt_keep_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc822"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_3 = load i8 %i" [receiver.cpp:276]   --->   Operation 17 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%icmp_ln276 = icmp_eq  i8 %i_3, i8 224" [receiver.cpp:276]   --->   Operation 19 'icmp' 'icmp_ln276' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln276 = add i8 %i_3, i8 1" [receiver.cpp:276]   --->   Operation 20 'add' 'add_ln276' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %icmp_ln276, void %for.inc822.split, void %if.end825.loopexit.exitStub" [receiver.cpp:276]   --->   Operation 21 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_20_cast = zext i8 %i_3" [receiver.cpp:276]   --->   Operation 22 'zext' 'i_20_cast' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %i_20_cast" [receiver.cpp:279]   --->   Operation 23 'getelementptr' 'real_output_addr' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%real_sample_pkt_data = load i8 %real_output_addr" [receiver.cpp:279]   --->   Operation 24 'load' 'real_sample_pkt_data' <Predicate = (!icmp_ln276)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %i_20_cast" [receiver.cpp:283]   --->   Operation 25 'getelementptr' 'imag_output_addr' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%imag_sample_pkt_data = load i8 %imag_output_addr" [receiver.cpp:283]   --->   Operation 26 'load' 'imag_sample_pkt_data' <Predicate = (!icmp_ln276)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln276 = store i8 %add_ln276, i8 %i" [receiver.cpp:276]   --->   Operation 27 'store' 'store_ln276' <Predicate = (!icmp_ln276)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln276)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln276 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 224, i64 224, i64 224" [receiver.cpp:276]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln276 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [receiver.cpp:276]   --->   Operation 29 'specloopname' 'specloopname_ln276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%real_sample_pkt_data = load i8 %real_output_addr" [receiver.cpp:279]   --->   Operation 30 'load' 'real_sample_pkt_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln281 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_i_V_data_V, i4 %output_i_V_keep_V, i4 %output_i_V_strb_V, i2 %output_i_V_user_V, i1 %output_i_V_last_V, i5 %output_i_V_id_V, i6 %output_i_V_dest_V, i32 %real_sample_pkt_data, i4 %real_sample_pkt_keep_read, i4 %real_sample_pkt_strb_read, i2 %real_sample_pkt_user_read, i1 0, i5 %real_sample_pkt_id_read, i6 %real_sample_pkt_dest_read" [receiver.cpp:281]   --->   Operation 31 'write' 'write_ln281' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%imag_sample_pkt_data = load i8 %imag_output_addr" [receiver.cpp:283]   --->   Operation 32 'load' 'imag_sample_pkt_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln285 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_q_V_data_V, i4 %output_q_V_keep_V, i4 %output_q_V_strb_V, i2 %output_q_V_user_V, i1 %output_q_V_last_V, i5 %output_q_V_id_V, i6 %output_q_V_dest_V, i32 %imag_sample_pkt_data, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [receiver.cpp:285]   --->   Operation 33 'write' 'write_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln276 = br void %for.inc822" [receiver.cpp:276]   --->   Operation 34 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.503ns
The critical path consists of the following:
	'alloca' operation ('i') [22]  (0.000 ns)
	'load' operation ('i', receiver.cpp:276) on local variable 'i' [35]  (0.000 ns)
	'add' operation ('add_ln276', receiver.cpp:276) [38]  (1.915 ns)
	'store' operation ('store_ln276', receiver.cpp:276) of variable 'add_ln276', receiver.cpp:276 on local variable 'i' [50]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('real_sample_pkt.data', receiver.cpp:279) on array 'real_output' [45]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
