#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 22 12:04:03 2023
# Process ID: 17540
# Current directory: D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_sd_0_0_synth_1
# Command line: vivado.exe -log microblaze_top_axi_sd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_top_axi_sd_0_0.tcl
# Log file: D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_sd_0_0_synth_1/microblaze_top_axi_sd_0_0.vds
# Journal file: D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_sd_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source microblaze_top_axi_sd_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/.Xilinx/Coregen/CoreLicenses/PmodSD-19.1-A7100.xpr/PmodSD-19.1-A7100/PmodSD-19.1-A7100.ipdefs/GitHubMaterial_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top microblaze_top_axi_sd_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1182.352 ; gain = 230.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'microblaze_top_axi_sd_0_0' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/synth/microblaze_top_axi_sd_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'axi_sd_v1_0' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/axi_sd_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_sd_v1_0_S00_AXI' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/axi_sd_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/axi_sd_v1_0_S00_AXI.v:505]
INFO: [Synth 8-6157] synthesizing module 'sdc_controller' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sdc_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'sd_clock_divider' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sd_clock_divider' (3#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'sd_cmd_master' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_cmd_master.v:1]
	Parameter INT_CMD_CC bound to: 0 - type: integer 
	Parameter INT_CMD_EI bound to: 1 - type: integer 
	Parameter INT_CMD_CTE bound to: 2 - type: integer 
	Parameter INT_CMD_CCRCE bound to: 3 - type: integer 
	Parameter INT_CMD_CIE bound to: 4 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter EXECUTE bound to: 2'b01 
	Parameter BUSY_CHECK bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_cmd_master.v:112]
INFO: [Synth 8-6155] done synthesizing module 'sd_cmd_master' (4#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_cmd_master.v:1]
INFO: [Synth 8-6157] synthesizing module 'sd_cmd_serial_host' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_cmd_serial_host.v:1]
	Parameter INIT_DELAY bound to: 4 - type: integer 
	Parameter BITS_TO_SEND bound to: 48 - type: integer 
	Parameter CMD_SIZE bound to: 40 - type: integer 
	Parameter RESP_SIZE bound to: 128 - type: integer 
	Parameter STATE_SIZE bound to: 10 - type: integer 
	Parameter INIT bound to: 7'b0000000 
	Parameter IDLE bound to: 7'b0000001 
	Parameter SETUP_CRC bound to: 7'b0000010 
	Parameter WRITE bound to: 7'b0000100 
	Parameter READ_WAIT bound to: 7'b0001000 
	Parameter READ bound to: 7'b0010000 
	Parameter FINISH_WR bound to: 7'b0100000 
	Parameter FINISH_WO bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'sd_crc_7' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_crc_7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sd_crc_7' (5#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_crc_7.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_cmd_serial_host.v:181]
INFO: [Synth 8-6155] done synthesizing module 'sd_cmd_serial_host' (6#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_cmd_serial_host.v:1]
INFO: [Synth 8-6157] synthesizing module 'sd_data_master' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_master.v:1]
	Parameter INT_DATA_CC bound to: 0 - type: integer 
	Parameter INT_DATA_EI bound to: 1 - type: integer 
	Parameter INT_DATA_CTE bound to: 2 - type: integer 
	Parameter INT_DATA_CCRCE bound to: 3 - type: integer 
	Parameter INT_DATA_CFE bound to: 4 - type: integer 
	Parameter INT_DATA_SIZE bound to: 5 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START_TX_FIFO bound to: 3'b001 
	Parameter START_RX_FIFO bound to: 3'b010 
	Parameter DATA_TRANSFER bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_master.v:108]
INFO: [Synth 8-6155] done synthesizing module 'sd_data_master' (7#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_master.v:1]
INFO: [Synth 8-6157] synthesizing module 'sd_data_serial_host' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_serial_host.v:1]
	Parameter SIZE bound to: 6 - type: integer 
	Parameter IDLE bound to: 6'b000001 
	Parameter WRITE_DAT bound to: 6'b000010 
	Parameter WRITE_CRC bound to: 6'b000100 
	Parameter WRITE_BUSY bound to: 6'b001000 
	Parameter READ_WAIT bound to: 6'b010000 
	Parameter READ_DAT bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'sd_crc_16' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_crc_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sd_crc_16' (8#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_crc_16.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_serial_host.v:151]
WARNING: [Synth 8-5788] Register blksize_reg_reg in module sd_data_serial_host is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_serial_host.v:167]
INFO: [Synth 8-6155] done synthesizing module 'sd_data_serial_host' (9#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_serial_host.v:1]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_dc_gray' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/generic_fifo_dc_gray.v:123]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_dpram' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/generic_dpram.v:102]
	Parameter aw bound to: 7 - type: integer 
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_dpram' (10#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/generic_dpram.v:102]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_dc_gray' (11#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/generic_fifo_dc_gray.v:123]
INFO: [Synth 8-6157] synthesizing module 'sd_data_xfer_trig' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_xfer_trig.v:1]
	Parameter INT_CMD_SIZE bound to: 5 - type: integer 
	Parameter INT_CMD_CC bound to: 0 - type: integer 
	Parameter INT_CMD_EI bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_FOR_CMD_INT bound to: 2'b01 
	Parameter TRIGGER_XFER bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_xfer_trig.v:67]
INFO: [Synth 8-6155] done synthesizing module 'sd_data_xfer_trig' (12#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_xfer_trig.v:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detect' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/edge_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect' (13#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/edge_detect.v:1]
INFO: [Synth 8-6157] synthesizing module 'monostable_domain_cross' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/monostable_domain_cross.v:1]
INFO: [Synth 8-6155] done synthesizing module 'monostable_domain_cross' (14#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/monostable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized0' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized0' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized1' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized1' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized2' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized2' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized3' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized3' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized4' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized4' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized5' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized5' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized6' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized6' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized7' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized7' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6157] synthesizing module 'bistable_domain_cross__parameterized8' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bistable_domain_cross__parameterized8' (15#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/bistable_domain_cross.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sdc_controller' (16#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sdc_controller.v:1]
WARNING: [Synth 8-3848] Net slv_reg9 in module/entity axi_sd_v1_0_S00_AXI does not have driver. [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/axi_sd_v1_0_S00_AXI.v:127]
INFO: [Synth 8-6155] done synthesizing module 'axi_sd_v1_0_S00_AXI' (17#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/axi_sd_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_sd_v1_0' (18#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/axi_sd_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_top_axi_sd_0_0' (19#1) [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ip/microblaze_top_axi_sd_0_0/synth/microblaze_top_axi_sd_0_0.v:56]
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized5 has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized8 has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized7 has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized6 has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized4 has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized3 has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized2 has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized1 has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross has unconnected port clk_a
WARNING: [Synth 8-3331] design bistable_domain_cross__parameterized0 has unconnected port clk_a
WARNING: [Synth 8-3331] design sd_data_xfer_trig has unconnected port cmd_int_status_i[4]
WARNING: [Synth 8-3331] design sd_data_xfer_trig has unconnected port cmd_int_status_i[3]
WARNING: [Synth 8-3331] design sd_data_xfer_trig has unconnected port cmd_int_status_i[2]
WARNING: [Synth 8-3331] design generic_dpram has unconnected port rrst
WARNING: [Synth 8-3331] design generic_dpram has unconnected port oe
WARNING: [Synth 8-3331] design generic_dpram has unconnected port wrst
WARNING: [Synth 8-3331] design sd_data_master has unconnected port tx_fifo_empty_i
WARNING: [Synth 8-3331] design sd_cmd_master has unconnected port command_i[7]
WARNING: [Synth 8-3331] design sd_cmd_master has unconnected port command_i[6]
WARNING: [Synth 8-3331] design sd_cmd_master has unconnected port command_i[5]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[31]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[30]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[29]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[28]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[27]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[26]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[25]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[24]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[23]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[22]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[21]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[20]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[19]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[18]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[17]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[16]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[15]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[14]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[13]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[12]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[11]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[10]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[9]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[8]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[7]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[6]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[5]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[4]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[3]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[2]
WARNING: [Synth 8-3331] design axi_sd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_sd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_sd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_sd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_sd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_sd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1259.578 ; gain = 308.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.578 ; gain = 308.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.578 ; gain = 308.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1259.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1369.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1371.324 ; gain = 2.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1371.324 ; gain = 419.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1371.324 ; gain = 419.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1371.324 ; gain = 419.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_cmd_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_cmd_serial_host'
INFO: [Synth 8-4471] merging register 'start_tx_fifo_o_reg' into 'tx_cycle_reg' [d:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.srcs/sources_1/bd/microblaze_top/ipshared/48c5/hdl/sd_data_master.v:97]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_data_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_data_serial_host'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_data_xfer_trig'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 EXECUTE |                              010 |                               01
              BUSY_CHECK |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sd_cmd_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                       0000000000
                    IDLE |                              001 |                       0000000001
               SETUP_CRC |                              010 |                       0000000010
                   WRITE |                              011 |                       0000000100
               READ_WAIT |                              100 |                       0000001000
                    READ |                              101 |                       0000010000
               FINISH_WR |                              110 |                       0000100000
               FINISH_WO |                              111 |                       0001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_cmd_serial_host'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
           START_TX_FIFO |                               01 |                              001
           START_RX_FIFO |                               10 |                              010
           DATA_TRANSFER |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_data_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
               WRITE_DAT |                           000010 |                           000010
               WRITE_CRC |                           000100 |                           000100
              WRITE_BUSY |                           001000 |                           001000
               READ_WAIT |                           010000 |                           010000
                READ_DAT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_data_serial_host'
INFO: [Synth 8-6430] The Block RAM "generic_dpram:/mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
        WAIT_FOR_CMD_INT |                               01 |                               01
            TRIGGER_XFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_data_xfer_trig'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1371.324 ; gain = 419.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	              128 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 28    
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 73    
+---RAMs : 
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   8 Input    128 Bit        Muxes := 2     
	   8 Input    120 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   7 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 9     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 21    
	   3 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 25    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sd_clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sd_cmd_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module sd_crc_7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
Module sd_cmd_serial_host 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   8 Input    128 Bit        Muxes := 2     
	   8 Input    120 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 17    
Module sd_data_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
Module sd_crc_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
Module sd_data_serial_host 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 25    
Module generic_dpram 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module generic_fifo_dc_gray 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sd_data_xfer_trig 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
Module edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module monostable_domain_cross 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module bistable_domain_cross 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module bistable_domain_cross__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module bistable_domain_cross__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bistable_domain_cross__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module bistable_domain_cross__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module bistable_domain_cross__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bistable_domain_cross__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module bistable_domain_cross__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module bistable_domain_cross__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module bistable_domain_cross__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module axi_sd_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sd_data_xfer_trig has unconnected port cmd_int_status_i[4]
WARNING: [Synth 8-3331] design sd_data_xfer_trig has unconnected port cmd_int_status_i[3]
WARNING: [Synth 8-3331] design sd_data_xfer_trig has unconnected port cmd_int_status_i[2]
WARNING: [Synth 8-3331] design sd_data_master has unconnected port tx_fifo_empty_i
WARNING: [Synth 8-3331] design sd_cmd_master has unconnected port command_i[7]
WARNING: [Synth 8-3331] design sd_cmd_master has unconnected port command_i[6]
WARNING: [Synth 8-3331] design sd_cmd_master has unconnected port command_i[5]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[31]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[30]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[29]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[28]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[27]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[26]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[25]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[24]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[23]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[22]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[21]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[20]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[19]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[18]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[17]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[16]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[15]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[14]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[13]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[12]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[11]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[10]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[9]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[8]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[7]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[6]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[5]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[4]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[3]
WARNING: [Synth 8-3331] design sdc_controller has unconnected port dma_addr_reg[2]
WARNING: [Synth 8-3331] design microblaze_top_axi_sd_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design microblaze_top_axi_sd_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design microblaze_top_axi_sd_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design microblaze_top_axi_sd_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design microblaze_top_axi_sd_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design microblaze_top_axi_sd_0_0 has unconnected port s00_axi_arprot[0]
RAM Pipeline Warning: Read Address Register Found For RAM u0/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u0/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "generic_fifo_dc_gray:/u0/mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u0/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u0/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_sd_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_sd_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_sd_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_sd_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[0]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[1]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[2]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[3]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[4]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[5]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[6]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_3_o_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_sd_v1_0_S00_AXI_inst/i_sd /sd_cmd_master0/\response_3_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_sd_v1_0_S00_AXI_inst/i_sd /sd_cmd_master0/\cmd_o_reg[39] )
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[0]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[1]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[2]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[3]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[4]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[7]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[8]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[9]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[10]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[11]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[12]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[13]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[14]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[15]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[16]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[17]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[18]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[19]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[20]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[21]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[22]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[23]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[24]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[25]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[26]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[27]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[28]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[29]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[30]' (FDCE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_len_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_sd_v1_0_S00_AXI_inst/i_sd /cmd_serial_host0/\resp_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_sd_v1_0_S00_AXI_inst/i_sd /sd_data_serial_host0/\data_cycles_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1371.324 ; gain = 419.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|generic_fifo_dc_gray: | u0/mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|generic_fifo_dc_gray: | u0/mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1371.324 ; gain = 419.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1371.324 ; gain = 419.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|generic_fifo_dc_gray: | u0/mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|generic_fifo_dc_gray: | u0/mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray0/wp_gray_reg[7]' (FDRE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray0/wp_bin_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray0/rp_bin_reg[7]' (FDRE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray0/rp_gray_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray1/wp_gray_reg[7]' (FDRE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray1/wp_bin_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray1/rp_bin_reg[7]' (FDRE) to 'inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray1/rp_gray_reg[7]'
INFO: [Synth 8-7053] The timing for the instance inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray0/u0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray1/u0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.016 ; gain = 423.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1380.793 ; gain = 429.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1380.793 ; gain = 429.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1380.793 ; gain = 429.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1380.793 ; gain = 429.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1380.793 ; gain = 429.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1380.793 ; gain = 429.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   150|
|3     |LUT1     |    93|
|4     |LUT2     |   517|
|5     |LUT3     |   171|
|6     |LUT4     |   335|
|7     |LUT5     |    78|
|8     |LUT6     |   634|
|9     |MUXF7    |    85|
|10    |MUXF8    |    35|
|11    |RAMB18E1 |     2|
|12    |FDCE     |  1377|
|13    |FDPE     |    14|
|14    |FDRE     |   509|
|15    |FDSE     |     1|
|16    |IOBUF    |     5|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------------+------+
|      |Instance                           |Module                                  |Cells |
+------+-----------------------------------+----------------------------------------+------+
|1     |top                                |                                        |  4007|
|2     |  inst                             |axi_sd_v1_0                             |  4007|
|3     |    axi_sd_v1_0_S00_AXI_inst       |axi_sd_v1_0_S00_AXI                     |  4007|
|4     |      i_sd                         |sdc_controller                          |  3374|
|5     |        sd_cmd_master0             |sd_cmd_master                           |   311|
|6     |        cmd_serial_host0           |sd_cmd_serial_host                      |  1126|
|7     |          CRC_7                    |sd_crc_7                                |    17|
|8     |        sd_data_master0            |sd_data_master                          |   147|
|9     |        sd_data_serial_host0       |sd_data_serial_host                     |   808|
|10    |          \CRC_16_gen[0].CRC_16_i  |sd_crc_16                               |    34|
|11    |          \CRC_16_gen[1].CRC_16_i  |sd_crc_16_11                            |    35|
|12    |          \CRC_16_gen[2].CRC_16_i  |sd_crc_16_12                            |    34|
|13    |          \CRC_16_gen[3].CRC_16_i  |sd_crc_16_13                            |    37|
|14    |        generic_fifo_dc_gray0      |generic_fifo_dc_gray__1                 |   182|
|15    |          u0                       |generic_dpram_10                        |     1|
|16    |        generic_fifo_dc_gray1      |generic_fifo_dc_gray                    |   182|
|17    |          u0                       |generic_dpram                           |     1|
|18    |        sd_data_xfer_trig0         |sd_data_xfer_trig                       |    10|
|19    |        argument_reg_cross         |bistable_domain_cross                   |    64|
|20    |        block_count_reg_cross      |bistable_domain_cross__parameterized7   |    32|
|21    |        block_size_reg_cross       |bistable_domain_cross__parameterized3   |    24|
|22    |        clock_divider0             |sd_clock_divider                        |    23|
|23    |        clock_divider_reg_cross    |bistable_domain_cross__parameterized6   |    16|
|24    |        cmd_int_rst_cross          |monostable_domain_cross                 |     5|
|25    |        cmd_int_rst_edge           |edge_detect                             |     3|
|26    |        cmd_int_status_reg_cross   |bistable_domain_cross__parameterized5   |    10|
|27    |        cmd_start_cross            |monostable_domain_cross_0               |     6|
|28    |        cmd_start_edge             |edge_detect_1                           |     3|
|29    |        cmd_timeout_reg_cross      |bistable_domain_cross__parameterized2   |    48|
|30    |        command_reg_cross          |bistable_domain_cross__parameterized0   |    29|
|31    |        controll_setting_reg_cross |bistable_domain_cross__parameterized4   |     2|
|32    |        data_int_rst_cross         |monostable_domain_cross_2               |     5|
|33    |        data_int_rst_edge          |edge_detect_3                           |     3|
|34    |        data_int_status_reg_cross  |bistable_domain_cross__parameterized5_4 |    10|
|35    |        data_timeout_reg_cross     |bistable_domain_cross__parameterized2_5 |    48|
|36    |        dma_addr_reg_cross         |bistable_domain_cross__parameterized8   |     4|
|37    |        response_0_reg_cross       |bistable_domain_cross_6                 |    64|
|38    |        response_1_reg_cross       |bistable_domain_cross_7                 |    64|
|39    |        response_2_reg_cross       |bistable_domain_cross_8                 |    64|
|40    |        response_3_reg_cross       |bistable_domain_cross_9                 |    64|
|41    |        software_reset_reg_cross   |bistable_domain_cross__parameterized1   |     5|
+------+-----------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1380.793 ; gain = 429.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1380.793 ; gain = 317.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1380.793 ; gain = 429.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1380.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1396.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 1396.336 ; gain = 721.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1396.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_sd_0_0_synth_1/microblaze_top_axi_sd_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP microblaze_top_axi_sd_0_0, cache-ID = 1bf0761ca0485674
INFO: [Coretcl 2-1174] Renamed 40 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1396.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_sd_0_0_synth_1/microblaze_top_axi_sd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_top_axi_sd_0_0_utilization_synth.rpt -pb microblaze_top_axi_sd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 12:05:16 2023...
