#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 14 22:04:50 2019
# Process ID: 8548
# Current directory: D:/DrexelStudy/ECE302/hw5draft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10916 D:\DrexelStudy\ECE302\hw5draft\hw5draft.xpr
# Log file: D:/DrexelStudy/ECE302/hw5draft/vivado.log
# Journal file: D:/DrexelStudy/ECE302/hw5draft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DrexelStudy/ECE302/hw5draft/hw5draft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 713.012 ; gain = 76.215
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'twosC_1bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj twosC_1bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/hw5draft/hw5draft.srcs/sources_1/new/twosC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twosC_1bit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
"xelab -wto c54f172dc8c64f399bb3b9f6918b0474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twosC_1bit_behav xil_defaultlib.twosC_1bit -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c54f172dc8c64f399bb3b9f6918b0474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twosC_1bit_behav xil_defaultlib.twosC_1bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.twosc_1bit
Built simulation snapshot twosC_1bit_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim/xsim.dir/twosC_1bit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim/xsim.dir/twosC_1bit_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 14 22:06:02 2019. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 85.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 14 22:06:02 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 753.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "twosC_1bit_behav -key {Behavioral:sim_1:Functional:twosC_1bit} -tclbatch {twosC_1bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source twosC_1bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'twosC_1bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 753.906 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/twosC_1bit/inv_in} -radix hex {0 0ns}
add_force {/twosC_1bit/x} -radix hex {0 0ns}
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 759.125 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'twosC_1bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj twosC_1bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/hw5draft/hw5draft.srcs/sources_1/new/twosC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twosC_1bit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
"xelab -wto c54f172dc8c64f399bb3b9f6918b0474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twosC_1bit_behav xil_defaultlib.twosC_1bit -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c54f172dc8c64f399bb3b9f6918b0474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twosC_1bit_behav xil_defaultlib.twosC_1bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.twosc_1bit
Built simulation snapshot twosC_1bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "twosC_1bit_behav -key {Behavioral:sim_1:Functional:twosC_1bit} -tclbatch {twosC_1bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source twosC_1bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'twosC_1bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 759.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/twosC_1bit/x} -radix hex {0 0ns}
add_force {/twosC_1bit/inv_in} -radix hex {0 0ns}
run 100 ps
run 100 ps
add_force {/twosC_1bit/x} -radix hex {1 0ns}
run 100 ps
run 100 ps
run 100 ps
add_force {/twosC_1bit/x} -radix hex {0 0ns}
run 100 ps
add_force {/twosC_1bit/x} -radix hex {1 0ns}
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'twosC_1bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj twosC_1bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/hw5draft/hw5draft.srcs/sources_1/new/twosC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twosC_1bit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
"xelab -wto c54f172dc8c64f399bb3b9f6918b0474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twosC_1bit_behav xil_defaultlib.twosC_1bit -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c54f172dc8c64f399bb3b9f6918b0474 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twosC_1bit_behav xil_defaultlib.twosC_1bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.twosc_1bit
Built simulation snapshot twosC_1bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/hw5draft/hw5draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "twosC_1bit_behav -key {Behavioral:sim_1:Functional:twosC_1bit} -tclbatch {twosC_1bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source twosC_1bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'twosC_1bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 759.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/twosC_1bit/x} -radix hex {0 0ns}
add_force {/twosC_1bit/inv_in} -radix hex {0 0ns}
add_force {/twosC_1bit/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
run 100 ps
run 100 ps
run 100 ps
add_force {/twosC_1bit/x} -radix hex {1 0ns}
run 100 ps
add_force {/twosC_1bit/inv_in} -radix hex {1 0ns}
add_force {/twosC_1bit/x} -radix hex {0 0ns}
run 100 ps
add_force {/twosC_1bit/x} -radix hex {1 0ns}
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 22:37:04 2019...
