{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529588889500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529588889500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 16:48:09 2018 " "Processing started: Thu Jun 21 16:48:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529588889500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529588889500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyMIPS -c MyMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyMIPS -c MyMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529588889501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1529588890225 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.v(41) " "Verilog HDL information at reg_file.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529588890330 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.v(54) " "Verilog HDL warning at reg_file.v(54): extended using \"x\" or \"z\"" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529588890330 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.v(62) " "Verilog HDL warning at reg_file.v(62): extended using \"x\" or \"z\"" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529588890330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/mymips/verilog/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/mymips/verilog/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529588890335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529588890335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_file " "Elaborating entity \"reg_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529588890414 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[0\] bus_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[0\]\" to the node \"bus_a\[0\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[1\] bus_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[1\]\" to the node \"bus_a\[1\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[2\] bus_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[2\]\" to the node \"bus_a\[2\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[3\] bus_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[3\]\" to the node \"bus_a\[3\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[4\] bus_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[4\]\" to the node \"bus_a\[4\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[5\] bus_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[5\]\" to the node \"bus_a\[5\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[6\] bus_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[6\]\" to the node \"bus_a\[6\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[7\] bus_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[7\]\" to the node \"bus_a\[7\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[8\] bus_a\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[8\]\" to the node \"bus_a\[8\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[9\] bus_a\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[9\]\" to the node \"bus_a\[9\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[10\] bus_a\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[10\]\" to the node \"bus_a\[10\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[11\] bus_a\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[11\]\" to the node \"bus_a\[11\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[12\] bus_a\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[12\]\" to the node \"bus_a\[12\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[13\] bus_a\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[13\]\" to the node \"bus_a\[13\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[14\] bus_a\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[14\]\" to the node \"bus_a\[14\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[15\] bus_a\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[15\]\" to the node \"bus_a\[15\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[16\] bus_a\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[16\]\" to the node \"bus_a\[16\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[17\] bus_a\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[17\]\" to the node \"bus_a\[17\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[18\] bus_a\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[18\]\" to the node \"bus_a\[18\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[19\] bus_a\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[19\]\" to the node \"bus_a\[19\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[20\] bus_a\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[20\]\" to the node \"bus_a\[20\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[21\] bus_a\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[21\]\" to the node \"bus_a\[21\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[22\] bus_a\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[22\]\" to the node \"bus_a\[22\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[23\] bus_a\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[23\]\" to the node \"bus_a\[23\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[24\] bus_a\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[24\]\" to the node \"bus_a\[24\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[25\] bus_a\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[25\]\" to the node \"bus_a\[25\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[26\] bus_a\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[26\]\" to the node \"bus_a\[26\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[27\] bus_a\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[27\]\" to the node \"bus_a\[27\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[28\] bus_a\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[28\]\" to the node \"bus_a\[28\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[29\] bus_a\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[29\]\" to the node \"bus_a\[29\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[30\] bus_a\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[30\]\" to the node \"bus_a\[30\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[31\] bus_a\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[31\]\" to the node \"bus_a\[31\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[0\] bus_b\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[0\]\" to the node \"bus_b\[0\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[1\] bus_b\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[1\]\" to the node \"bus_b\[1\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[2\] bus_b\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[2\]\" to the node \"bus_b\[2\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[3\] bus_b\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[3\]\" to the node \"bus_b\[3\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[4\] bus_b\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[4\]\" to the node \"bus_b\[4\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[5\] bus_b\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[5\]\" to the node \"bus_b\[5\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[6\] bus_b\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[6\]\" to the node \"bus_b\[6\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[7\] bus_b\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[7\]\" to the node \"bus_b\[7\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[8\] bus_b\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[8\]\" to the node \"bus_b\[8\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[9\] bus_b\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[9\]\" to the node \"bus_b\[9\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[10\] bus_b\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[10\]\" to the node \"bus_b\[10\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[11\] bus_b\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[11\]\" to the node \"bus_b\[11\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[12\] bus_b\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[12\]\" to the node \"bus_b\[12\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[13\] bus_b\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[13\]\" to the node \"bus_b\[13\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[14\] bus_b\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[14\]\" to the node \"bus_b\[14\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[15\] bus_b\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[15\]\" to the node \"bus_b\[15\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[16\] bus_b\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[16\]\" to the node \"bus_b\[16\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[17\] bus_b\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[17\]\" to the node \"bus_b\[17\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[18\] bus_b\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[18\]\" to the node \"bus_b\[18\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[19\] bus_b\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[19\]\" to the node \"bus_b\[19\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[20\] bus_b\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[20\]\" to the node \"bus_b\[20\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[21\] bus_b\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[21\]\" to the node \"bus_b\[21\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[22\] bus_b\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[22\]\" to the node \"bus_b\[22\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[23\] bus_b\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[23\]\" to the node \"bus_b\[23\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[24\] bus_b\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[24\]\" to the node \"bus_b\[24\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[25\] bus_b\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[25\]\" to the node \"bus_b\[25\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[26\] bus_b\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[26\]\" to the node \"bus_b\[26\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[27\] bus_b\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[27\]\" to the node \"bus_b\[27\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[28\] bus_b\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[28\]\" to the node \"bus_b\[28\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[29\] bus_b\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[29\]\" to the node \"bus_b\[29\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[30\] bus_b\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[30\]\" to the node \"bus_b\[30\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[31\] bus_b\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[31\]\" to the node \"bus_b\[31\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529588893343 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1529588893343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git/MyMIPS/Quartus II Synthesis/output_files/MyMIPS.map.smsg " "Generated suppressed messages file D:/git/MyMIPS/Quartus II Synthesis/output_files/MyMIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529588909203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529588909543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529588909543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2508 " "Implemented 2508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529588909969 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529588909969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2395 " "Implemented 2395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529588909969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529588909969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529588910007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 16:48:30 2018 " "Processing ended: Thu Jun 21 16:48:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529588910007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529588910007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529588910007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529588910007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529588911725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529588911726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 16:48:30 2018 " "Processing started: Thu Jun 21 16:48:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529588911726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529588911726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MyMIPS -c MyMIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MyMIPS -c MyMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529588911727 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1529588911865 ""}
{ "Info" "0" "" "Project  = MyMIPS" {  } {  } 0 0 "Project  = MyMIPS" 0 0 "Fitter" 0 0 1529588911866 ""}
{ "Info" "0" "" "Revision = MyMIPS" {  } {  } 0 0 "Revision = MyMIPS" 0 0 "Fitter" 0 0 1529588911867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1529588912190 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MyMIPS EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MyMIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529588912247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529588912318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529588912319 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529588912501 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529588913603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529588913603 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529588913603 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 2618 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529588913619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 2619 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529588913619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 2620 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529588913619 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529588913619 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "113 113 " "No exact pin location assignment(s) for 113 pins of 113 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[0\] " "Pin bus_a\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[0] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[1\] " "Pin bus_a\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[1] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[2\] " "Pin bus_a\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[2] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[3\] " "Pin bus_a\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[3] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[4\] " "Pin bus_a\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[4] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[5\] " "Pin bus_a\[5\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[5] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[6\] " "Pin bus_a\[6\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[6] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[7\] " "Pin bus_a\[7\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[7] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[8\] " "Pin bus_a\[8\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[8] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[9\] " "Pin bus_a\[9\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[9] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[10\] " "Pin bus_a\[10\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[10] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[11\] " "Pin bus_a\[11\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[11] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[12\] " "Pin bus_a\[12\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[12] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[13\] " "Pin bus_a\[13\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[13] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[14\] " "Pin bus_a\[14\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[14] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[15\] " "Pin bus_a\[15\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[15] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[16\] " "Pin bus_a\[16\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[16] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[17\] " "Pin bus_a\[17\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[17] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[18\] " "Pin bus_a\[18\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[18] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[19\] " "Pin bus_a\[19\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[19] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[20\] " "Pin bus_a\[20\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[20] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[21\] " "Pin bus_a\[21\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[21] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[22\] " "Pin bus_a\[22\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[22] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[23\] " "Pin bus_a\[23\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[23] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[24\] " "Pin bus_a\[24\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[24] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[25\] " "Pin bus_a\[25\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[25] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[26\] " "Pin bus_a\[26\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[26] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[27\] " "Pin bus_a\[27\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[27] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[28\] " "Pin bus_a\[28\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[28] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[29\] " "Pin bus_a\[29\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[29] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[30\] " "Pin bus_a\[30\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[30] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_a\[31\] " "Pin bus_a\[31\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_a[31] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_a[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[0\] " "Pin bus_b\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[0] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[1\] " "Pin bus_b\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[1] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[2\] " "Pin bus_b\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[2] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[3\] " "Pin bus_b\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[3] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[4\] " "Pin bus_b\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[4] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[5\] " "Pin bus_b\[5\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[5] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[6\] " "Pin bus_b\[6\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[6] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[7\] " "Pin bus_b\[7\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[7] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[8\] " "Pin bus_b\[8\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[8] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[9\] " "Pin bus_b\[9\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[9] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[10\] " "Pin bus_b\[10\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[10] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[11\] " "Pin bus_b\[11\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[11] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[12\] " "Pin bus_b\[12\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[12] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[13\] " "Pin bus_b\[13\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[13] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[14\] " "Pin bus_b\[14\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[14] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[15\] " "Pin bus_b\[15\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[15] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[16\] " "Pin bus_b\[16\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[16] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[17\] " "Pin bus_b\[17\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[17] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[18\] " "Pin bus_b\[18\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[18] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[19\] " "Pin bus_b\[19\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[19] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[20\] " "Pin bus_b\[20\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[20] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[21\] " "Pin bus_b\[21\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[21] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[22\] " "Pin bus_b\[22\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[22] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[23\] " "Pin bus_b\[23\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[23] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[24\] " "Pin bus_b\[24\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[24] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[25\] " "Pin bus_b\[25\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[25] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[26\] " "Pin bus_b\[26\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[26] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[27\] " "Pin bus_b\[27\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[27] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[28\] " "Pin bus_b\[28\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[28] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[29\] " "Pin bus_b\[29\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[29] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[30\] " "Pin bus_b\[30\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[30] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_b\[31\] " "Pin bus_b\[31\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_b[31] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_b[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[3\] " "Pin reg_a\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_a[3] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[2\] " "Pin reg_a\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_a[2] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[1\] " "Pin reg_a\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_a[1] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[0\] " "Pin reg_a\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_a[0] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_a\[4\] " "Pin reg_a\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_a[4] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[3\] " "Pin reg_b\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_b[3] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[2\] " "Pin reg_b\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_b[2] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[1\] " "Pin reg_b\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_b[1] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[0\] " "Pin reg_b\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_b[0] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_b\[4\] " "Pin reg_b\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_b[4] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[0\] " "Pin bus_w\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[0] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { clk } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 22 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we " "Pin we not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { we } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 22 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_w\[2\] " "Pin reg_w\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_w[2] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_w\[0\] " "Pin reg_w\[0\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_w[0] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_w[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_w\[4\] " "Pin reg_w\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_w[4] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_w[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_w\[1\] " "Pin reg_w\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_w[1] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_w[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_w\[3\] " "Pin reg_w\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { reg_w[3] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 23 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[1\] " "Pin bus_w\[1\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[1] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[2\] " "Pin bus_w\[2\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[2] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[3\] " "Pin bus_w\[3\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[3] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[4\] " "Pin bus_w\[4\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[4] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[5\] " "Pin bus_w\[5\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[5] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[6\] " "Pin bus_w\[6\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[6] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[7\] " "Pin bus_w\[7\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[7] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[8\] " "Pin bus_w\[8\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[8] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[9\] " "Pin bus_w\[9\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[9] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[10\] " "Pin bus_w\[10\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[10] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[11\] " "Pin bus_w\[11\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[11] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[12\] " "Pin bus_w\[12\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[12] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[13\] " "Pin bus_w\[13\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[13] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[14\] " "Pin bus_w\[14\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[14] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[15\] " "Pin bus_w\[15\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[15] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[16\] " "Pin bus_w\[16\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[16] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[17\] " "Pin bus_w\[17\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[17] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[18\] " "Pin bus_w\[18\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[18] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[19\] " "Pin bus_w\[19\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[19] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[20\] " "Pin bus_w\[20\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[20] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[21\] " "Pin bus_w\[21\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[21] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[22\] " "Pin bus_w\[22\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[22] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[23\] " "Pin bus_w\[23\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[23] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[24\] " "Pin bus_w\[24\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[24] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[25\] " "Pin bus_w\[25\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[25] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[26\] " "Pin bus_w\[26\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[26] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[27\] " "Pin bus_w\[27\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[27] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[28\] " "Pin bus_w\[28\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[28] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[29\] " "Pin bus_w\[29\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[29] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[30\] " "Pin bus_w\[30\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[30] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_w\[31\] " "Pin bus_w\[31\] not assigned to an exact location on the device" {  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { bus_w[31] } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 24 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_w[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529588914010 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1529588914010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyMIPS.sdc " "Synopsys Design Constraints File file not found: 'MyMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529588914576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529588914577 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529588914629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529588915146 ""}  } { { "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/quartus_13/quartus/bin64/pin_planner.ppl" { clk } } } { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 22 0 0 } } { "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529588915146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529588915666 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529588915673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529588915674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529588915682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529588915693 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529588915700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529588915700 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529588915708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529588915851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1529588915859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529588915859 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "112 unused 3.3V 48 64 0 " "Number of I/O pins in group: 112 (unused VREF, 3.3V VCCIO, 48 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1529588915866 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1529588915866 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1529588915866 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529588915870 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529588915870 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529588915870 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529588915870 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529588915870 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529588915870 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529588915870 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529588915870 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1529588915870 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1529588915870 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529588916099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529588918376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529588919373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529588919414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529588921074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529588921074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529588921691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529588927009 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529588927009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529588928388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529588928394 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1529588928394 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529588928394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529588928542 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529588928560 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[0\] 0 " "Pin \"bus_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[1\] 0 " "Pin \"bus_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[2\] 0 " "Pin \"bus_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[3\] 0 " "Pin \"bus_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[4\] 0 " "Pin \"bus_a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[5\] 0 " "Pin \"bus_a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[6\] 0 " "Pin \"bus_a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[7\] 0 " "Pin \"bus_a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[8\] 0 " "Pin \"bus_a\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[9\] 0 " "Pin \"bus_a\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[10\] 0 " "Pin \"bus_a\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[11\] 0 " "Pin \"bus_a\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[12\] 0 " "Pin \"bus_a\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[13\] 0 " "Pin \"bus_a\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[14\] 0 " "Pin \"bus_a\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[15\] 0 " "Pin \"bus_a\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[16\] 0 " "Pin \"bus_a\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[17\] 0 " "Pin \"bus_a\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[18\] 0 " "Pin \"bus_a\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[19\] 0 " "Pin \"bus_a\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[20\] 0 " "Pin \"bus_a\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[21\] 0 " "Pin \"bus_a\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[22\] 0 " "Pin \"bus_a\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[23\] 0 " "Pin \"bus_a\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[24\] 0 " "Pin \"bus_a\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[25\] 0 " "Pin \"bus_a\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[26\] 0 " "Pin \"bus_a\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[27\] 0 " "Pin \"bus_a\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[28\] 0 " "Pin \"bus_a\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[29\] 0 " "Pin \"bus_a\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[30\] 0 " "Pin \"bus_a\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_a\[31\] 0 " "Pin \"bus_a\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[0\] 0 " "Pin \"bus_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[1\] 0 " "Pin \"bus_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[2\] 0 " "Pin \"bus_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[3\] 0 " "Pin \"bus_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[4\] 0 " "Pin \"bus_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[5\] 0 " "Pin \"bus_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[6\] 0 " "Pin \"bus_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[7\] 0 " "Pin \"bus_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[8\] 0 " "Pin \"bus_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[9\] 0 " "Pin \"bus_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[10\] 0 " "Pin \"bus_b\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[11\] 0 " "Pin \"bus_b\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[12\] 0 " "Pin \"bus_b\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[13\] 0 " "Pin \"bus_b\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[14\] 0 " "Pin \"bus_b\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[15\] 0 " "Pin \"bus_b\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[16\] 0 " "Pin \"bus_b\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[17\] 0 " "Pin \"bus_b\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[18\] 0 " "Pin \"bus_b\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[19\] 0 " "Pin \"bus_b\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[20\] 0 " "Pin \"bus_b\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[21\] 0 " "Pin \"bus_b\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[22\] 0 " "Pin \"bus_b\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[23\] 0 " "Pin \"bus_b\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[24\] 0 " "Pin \"bus_b\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[25\] 0 " "Pin \"bus_b\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[26\] 0 " "Pin \"bus_b\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[27\] 0 " "Pin \"bus_b\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[28\] 0 " "Pin \"bus_b\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[29\] 0 " "Pin \"bus_b\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[30\] 0 " "Pin \"bus_b\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_b\[31\] 0 " "Pin \"bus_b\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529588928659 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1529588928659 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529588929274 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529588929565 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529588930310 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529588931275 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1529588931750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git/MyMIPS/Quartus II Synthesis/output_files/MyMIPS.fit.smsg " "Generated suppressed messages file D:/git/MyMIPS/Quartus II Synthesis/output_files/MyMIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529588932267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529588933197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 16:48:53 2018 " "Processing ended: Thu Jun 21 16:48:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529588933197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529588933197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529588933197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529588933197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529588934764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529588934765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 16:48:54 2018 " "Processing started: Thu Jun 21 16:48:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529588934765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529588934765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MyMIPS -c MyMIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MyMIPS -c MyMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529588934765 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529588937460 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529588937590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529588938539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 16:48:58 2018 " "Processing ended: Thu Jun 21 16:48:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529588938539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529588938539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529588938539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529588938539 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529588939225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529588940282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529588940283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 16:48:59 2018 " "Processing started: Thu Jun 21 16:48:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529588940283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529588940283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MyMIPS -c MyMIPS " "Command: quartus_sta MyMIPS -c MyMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529588940283 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1529588940435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1529588940763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529588940841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529588940841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyMIPS.sdc " "Synopsys Design Constraints File file not found: 'MyMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1529588941277 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1529588941278 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529588941288 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529588941288 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1529588941313 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1529588941336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529588941369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529588941373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529588941373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -993.380 clk  " "   -1.380      -993.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529588941373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529588941373 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1529588941572 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1529588941574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529588941758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529588941760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529588941767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529588941767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -993.380 clk  " "   -1.380      -993.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529588941767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529588941767 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1529588941946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529588942128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529588942160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529588942379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 16:49:02 2018 " "Processing ended: Thu Jun 21 16:49:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529588942379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529588942379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529588942379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529588942379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529588943936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529588943937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 16:49:03 2018 " "Processing started: Thu Jun 21 16:49:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529588943937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529588943937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MyMIPS -c MyMIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MyMIPS -c MyMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529588943937 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MyMIPS.vo\", \"MyMIPS_fast.vo MyMIPS_v.sdo MyMIPS_v_fast.sdo D:/git/MyMIPS/Quartus II Synthesis/simulation/modelsim/ simulation " "Generated files \"MyMIPS.vo\", \"MyMIPS_fast.vo\", \"MyMIPS_v.sdo\" and \"MyMIPS_v_fast.sdo\" in directory \"D:/git/MyMIPS/Quartus II Synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1529588946762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529588946898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 16:49:06 2018 " "Processing ended: Thu Jun 21 16:49:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529588946898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529588946898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529588946898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529588946898 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus II Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529588947626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529588954816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529588954817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 16:49:14 2018 " "Processing started: Thu Jun 21 16:49:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529588954817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1529588954817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp MyMIPS -c MyMIPS --netlist_type=sgate " "Command: quartus_rpp MyMIPS -c MyMIPS --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1529588954817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529588955086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 16:49:15 2018 " "Processing ended: Thu Jun 21 16:49:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529588955086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529588955086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529588955086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1529588955086 ""}
