// Seed: 2159352976
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3#(.id_10(1)),
    input tri1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output wire id_8
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output wire  id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  logic id_6,
    output tri0  id_7,
    input  tri0  id_8
    , id_12,
    output tri1  id_9,
    output logic id_10
);
  assign id_10 = 1;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_8,
      id_1,
      id_0,
      id_7,
      id_5,
      id_7,
      id_1
  );
  initial begin : LABEL_0
    id_10.id_6 = id_12;
  end
endmodule
