<!DOCTYPE html>
<html lang="en" dir="ltr">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="description" content="
So, you decided you want to learn fpga programming and have done the prerequisite from the introduction 0 as
well as done the simple logic circuit via quartus’s bdf files.
Today we want to show you how to figure out Quartus by doing another hardware equivalent of the hello-World program used in the software world - we do program
a binary counter showing of by the LED array we have available on our DE0-nano board.
For this we will make use of both the Block Diagram Files (bdf) from Quartus and the popular HDL (Hardware Description Language) Verilog.
">
<meta name="theme-color" content="#FFFFFF">
<meta name="color-scheme" content="light dark"><meta property="og:url" content="http://wehrend.uber.space/posts/web/23_fpga_beginners_2/">
  <meta property="og:site_name" content="Bits & pieces - Sven Wehrend">
  <meta property="og:title" content="FPGA 101: Starting with Quartus and Verilog">
  <meta property="og:description" content="So, you decided you want to learn fpga programming and have done the prerequisite from the introduction 0 as well as done the simple logic circuit via quartus’s bdf files. Today we want to show you how to figure out Quartus by doing another hardware equivalent of the hello-World program used in the software world - we do program a binary counter showing of by the LED array we have available on our DE0-nano board. For this we will make use of both the Block Diagram Files (bdf) from Quartus and the popular HDL (Hardware Description Language) Verilog.">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2023-12-25T00:00:00+00:00">
    <meta property="article:modified_time" content="2023-12-25T00:00:00+00:00">
    <meta property="article:tag" content="Fpga">
    <meta property="article:tag" content="Beginners">
    <meta property="article:tag" content="Quartus">
    <meta property="article:tag" content="Verilog">
<title>FPGA 101: Starting with Quartus and Verilog | Bits &amp; pieces - Sven Wehrend</title>
<link rel="manifest" href="/manifest.json">
<link rel="icon" href="/favicon.png" type="image/x-icon">
<link rel="stylesheet" href="/book.min.a638a97f489029f3eda833b0905717d5a2da0b571423db855dd7ce4336238e77.css" integrity="sha256-pjipf0iQKfPtqDOwkFcX1aLaC1cUI9uFXdfOQzYjjnc=" crossorigin="anonymous">
  <script defer src="/flexsearch.min.js"></script>
  <script defer src="/en.search.min.c077762c09ddc920bb06e511e4928bf626c0df6d840ff57642fe0fcd3c0888d2.js" integrity="sha256-wHd2LAndySC7BuUR5JKL9ibA322ED/V2Qv4PzTwIiNI=" crossorigin="anonymous"></script>
<!--
Made with Book Theme
https://github.com/alex-shpak/hugo-book
-->
  
</head>
<body dir="ltr">
  <input type="checkbox" class="hidden toggle" id="menu-control" />
  <input type="checkbox" class="hidden toggle" id="toc-control" />
  <main class="container flex">
    <aside class="book-menu">
      <div class="book-menu-content">
        
  <nav>
<h2 class="book-brand">
  <a class="flex align-center" href="/"><span>Bits &amp; pieces - Sven Wehrend</span>
  </a>
</h2>


<div class="book-search">
  <input type="text" id="book-search-input" placeholder="Search" aria-label="Search" maxlength="64" data-hotkeys="s/" />
  <div class="book-search-spinner hidden"></div>
  <ul id="book-search-results"></ul>
</div>



  



  
    
  



<ul class="book-languages">
  <li>
    <input type="checkbox" id="languages" class="toggle" />
    <label for="languages" class="flex justify-between">
      <a role="button" class="flex align-center">
        <img src="/svg/translate.svg" class="book-icon" alt="Languages" />
        English
      </a>
    </label>

    <ul>
      
      <li>
        <a href="http://wehrend.uber.space/de/">
          Deutsch
        </a>
      </li>
      
    </ul>
  </li>
</ul>





  
<ul>
  
  <li>
    <a href="/docs/" target="_blank" rel="noopener">
        
      </a>
  </li>
  
  <li>
    <a href="/posts/web/" target="_blank" rel="noopener">
        Web-Blog
      </a>
  </li>
  
  <li>
    <a href="/tags/synth/" target="_blank" rel="noopener">
        Synth-Blog
      </a>
  </li>
  
  <li>
    <a href="/pages/overview2/" target="_blank" rel="noopener">
        Digital Logic 2 (Overview)
      </a>
  </li>
  
  <li>
    <a href="/pages/prequel-short-introduction-to-electronics" target="_blank" rel="noopener">
        Electronics 101
      </a>
  </li>
  
  <li>
    <a href="/posts/synth/25_build_your_own_modules/" target="_blank" rel="noopener">
        Synthesizer-DIY
      </a>
  </li>
  
  <li>
    <a href="/pages/short-introduction-to-electronics-102" target="_blank" rel="noopener">
        Electronics 102
      </a>
  </li>
  
</ul>






  



  
  <ul>
    
      
        <li>
          
  
  

  
    <span>Digital Logic 2</span>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic_2/10_sequential_logic/" class="">10_sequential_logic</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic_2/11_clocks_and_registers/" class="">11_Clocks_flipflops_and_registers</a>
  

        </li>
      
    
      
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <span>Digital Logic X</span>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic_x/x2_cordic/" class="">X2_cordic</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic_x/x0_multiplication/" class="">X0_multiplication</a>
  

        </li>
      
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <span>Digital Logic</span>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/00_combinatorial_logic/" class="">00_combinatorial_logic</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/07_risc_v/" class="">07_RISC-V</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/06_memory/" class="">06_Memory</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/05_alu/" class="">05_ALU</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/04_signs/" class="">04_Signs</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/03_binary_system/" class="">03_binary_system</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/02_xor/" class="">02_XOR</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/01_boolean_algebra/" class="">01_boolean_algebra</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/agenda2/" class="">Agenda2</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/digital_logic/agenda3/" class="">Agenda3</a>
  

        </li>
      
    
  </ul>

        </li>
      
    
  </ul>










  
<ul>
  
  <li>
    <a href="/docs/digital_logic_2/images/how_does_cpu/" >
        Digital Logic 2
      </a>
  </li>
  
  <li>
    <a href="/pages/overview/" target="_blank" rel="noopener">
        Digital Logic 1 (Overview)
      </a>
  </li>
  
</ul>






</nav>




  <script>(function(){var e=document.querySelector("aside .book-menu-content");addEventListener("beforeunload",function(){localStorage.setItem("menu.scrollTop",e.scrollTop)}),e.scrollTop=localStorage.getItem("menu.scrollTop")})()</script>


 
      </div>
    </aside>

    <div class="book-page">
      <header class="book-header">
        
  <div class="flex align-center justify-between">
  <label for="menu-control">
    <img src="/svg/menu.svg" class="book-icon" alt="Menu" />
  </label>

  <strong>FPGA 101: Starting with Quartus and Verilog</strong>

  <label for="toc-control">
    
  </label>
</div>


  
 
      </header>

      
      
  <article class="markdown"><div class="paragraph">
<p>So, you decided you want to learn fpga programming and have done the prerequisite from the <a href="https://wehrend.uber.space/posts/web/21_fpga_beginners/">introduction 0</a> as
well as done the <a href="https://wehrend.uber.space/posts/web/23_fpga_beginners_1/">simple logic circuit</a> via quartus’s bdf files.
Today we want to show you how to figure out Quartus by doing another hardware equivalent of the hello-World program used in the software world - we do program
a binary counter showing of by the LED array we have available on our DE0-nano board.
For this we will make use of both the Block Diagram Files (bdf) from Quartus and the popular HDL (Hardware Description Language) Verilog.</p>
</div>
<div class="paragraph">
<p>So we simply start by opening Quartus via the desktop-icon. Then we go to menu File &gt;&gt; New Project wizard as shown below, and click it.
Then we give it the name counter, we quickly click through the steps of the wizard, there is no more action to do, just click ok until the end of
the wizard.
During this tutorial we will create the following files:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>binarycounter.v - The verilog module with the binary counter</p>
</li>
<li>
<p>clock_divider.v - A clock divider to slow the system clock to a low frequency the eye still can follow</p>
</li>
<li>
<p>counter.bdf - A quartus schematic file to tie both above modules and connect it to the pins</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>We start with the binary counter.</p>
</div>
<div class="sect1">
<h2 id="_binary_counter_in_verilog">Binary counter in Verilog</h2>
<div class="sectionbody">
<div class="paragraph">
<p>First we define the module, giving it a name as well the in(s) and out(s) it is carrying as parameters.
For now this is very simple: We have clk which is shortly for clock as input, and one output called out.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-verilog" data-lang="verilog"><div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> bin_counter(clk, out);</span></span></code></pre></div></code></pre>
</div>
</div>
<div class="paragraph">
<p>Next we define the input(s) and outputs respectively, the clock will be defined as input from a wire,
since it is going into the module and only one single signal that can get high or low.
For the output we will define a register - its defined by the keyword reg - to store the values,
followed by square-brackets, to define that the output  is an array of 8 bits,
[0:7] means we have 8 bits, starting from index 0, ending at index 7.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-verilog" data-lang="verilog"><div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> bin_counter(clk, out);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> clk;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">7</span>] out;</span></span></code></pre></div></code></pre>
</div>
</div>
<div class="paragraph">
<p>Then we define the essential module, by specifing what happens
between the begin and the end statement, before we use the keyword
always followed by an &#39;@&#39; and the sensitivity list in paranthesis.
The sensitivity list list’s the clock with podsedge, meaning it reacts
on transitions from low (0) to high  (1).
In between begin and end we simply increment the counter of the out signal.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-verilog" data-lang="verilog"><div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> bin_counter(clk, out);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> clk;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">7</span>] out;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>	out <span style="color:#f92672">&lt;=</span> out <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span></span></span></code></pre></div></code></pre>
</div>
</div>
<div class="paragraph">
<p>Finally we end the module description via the &#39;endmodule&#39; statement.</p>
</div>
<div class="listingblock">
<div class="title">/binarycounter.v</div>
<div class="content">
<pre class="highlight"><code class="language-verilog" data-lang="verilog"><div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> bin_counter(clk, out);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> clk;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">7</span>] out;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>	out <span style="color:#f92672">&lt;=</span> out <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span></span></span></code></pre></div></code></pre>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_clock_divider_in_verilog">Clock divider in Verilog</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Now we can connect our clock signal from the FPGA board,
to our input of our binary counter. But wait - there is a problem:
If you have a look into the datasheet or the user manual of the board,
you will see, that the external clock on the DE0-nano board has a frequency
of  50 Mhz, we need to divide this down to a frequency of around 1Hz, which is 1 cycle per second.
For that we need to divide the signal by roughly 50.000.000. To compute how much bit width we
need we need to do a little computation:</p>
</div>
<div class="paragraph image">
<p>\[50.000.000 = 2^x\]</p>
</div>
<div class="paragraph image">
<p>\[x = log_{2}(50.000.000)= 25.575\]</p>
</div>
<div class="paragraph">
<p>So, because we need to round up the result we need a bit-width of 26 bits.
with that we would have a frequency of (50MHz / 2^26) = 0.745 Hz as the result.
That is less than 1 Hz , but for now we can live with that.
What now follows is the simple implementation of the counter:</p>
</div>
<div class="listingblock">
<div class="title">/clock_divider.v</div>
<div class="content">
<pre class="highlight"><code class="language-verilog" data-lang="verilog"><div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> clock_divider(clk,out);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> clk;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">25</span>] out <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>	out <span style="color:#f92672">&lt;=</span> out <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span></span></span></code></pre></div></code></pre>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_counter_bdf">Counter BDF</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Lastly we create the counter.bdf file, that ties all together a shown below.</p>
</div>
<div class="paragraph">
<p>First we have to open the file binarycounter.v and clicking <em>File &gt;&gt; Create / Update &gt;&gt;
Create Symbol Files for Current File</em>  like shown in the image below.
<span class="image"><img src="../quartus_create_symbol_files.png" alt="Quartus - Symbol Files"/></span></p>
</div>
<div class="paragraph">
<p>We open the file / tab clock_divider.v and repeat the step above.</p>
</div>
<div class="paragraph">
<p>After that step we find the just newly created files in the Symbol Library,
open the symbol library (see picture below)
<span class="image"><img src="../quartus_symbol_tool.png" alt="Quartus - Symbol Tool"/></span>
and you find the modules under directory project.</p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_library_window.png" alt="Quartus - Library Window"/></span></p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_bdf_wo_pins.png" alt="Quartus - Counter.bdf"/></span></p>
</div>
<div class="paragraph">
<p>Next, follow the different buildsteps throughout the schematic file:</p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_schematic_0.png" alt="Quartus - Counter.bdf 0"/></span></p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_schematic_1.png" alt="Quartus - Counter.bdf 1"/></span></p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_schematic_2.png" alt="Quartus - Counter.bdf 2"/></span></p>
</div>
<div class="paragraph">
<p>When under properties assigning the bus width, be aware that the syntax is &#39;..&#39; instead of &#39;:&#39; (semicolon) !!</p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_schematic_3.png" alt="Quartus - Counter.bdf 3"/></span></p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_schematic_4.png" alt="Quartus - Counter.bdf 4"/></span></p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_schematic_5.png" alt="Quartus - Counter.bdf 5"/></span></p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_schematic_6.png" alt="Quartus - Counter.bdf 6"/></span></p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_counter_schematic_7.png" alt="Quartus - Counter.bdf 7"/></span></p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_pin_assignment">Pin assignment</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Next we need to link the design inputs and outputs to the physical pins.
Below the picture of the clock pin.
Do not forget to run the synthesis or at least the analysis before.</p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../de0nano_clock.png" alt="DE0-nano Clock"/></span></p>
</div>
<div class="paragraph">
<p>And the picture of the LED outputs.</p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../de0nano_output.png" alt="DE0-nano Output"/></span></p>
</div>
<div class="paragraph">
<p>And here the image of the pin planner</p>
</div>
<div class="paragraph">
<p>So for the DE0-nano board we need to assign the pins as follows:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>clock50 | PIN_R8</p>
</li>
<li>
<p>led1| PIN_A15</p>
</li>
<li>
<p>led2| PIN_A13</p>
</li>
<li>
<p>led3| PIN_B13</p>
</li>
<li>
<p>led4| PIN_A11</p>
</li>
<li>
<p>led5| PIN_D1</p>
</li>
<li>
<p>led6| PIN_F3</p>
</li>
<li>
<p>led7| PIN_B1</p>
</li>
<li>
<p>led8| PIN_L3</p>
</li>
</ul>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_pin_planner_counter.png" alt="Quartus - Pin Planner counter"/></span></p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_programming_the_device">Programming the device</h2>
<div class="sectionbody">
<div class="paragraph">
<p>So now we are done with all the work, we can do full synthesis and program our board.</p>
</div>
<div class="paragraph">
<p>Go to <em>Tools &gt;&gt; Programmer</em> or simply click on the programmer icon, and connect your lovely
FPGA board to the computer via usb. The hardware should be detected displayed, as well
as the sof software file chosen.</p>
</div>
<div class="paragraph">
<p><span class="image"><img src="../quartus_programmer_counter.png" alt="Quartus - Programmer Counter"/></span></p>
</div>
<div class="paragraph">
<p>Finally, you should see the leds on the board counting with a frequency of 0.745 Hz.</p>
</div>
<div class="paragraph">
<p>Here as well are the project files <a href="../counter.tar.gz">Counter project files</a></p>
</div>
<div class="paragraph">
<p>Disclaimer: I have stolen this tutorial from <a href="https://siytek.com/verilog-quartus/">here</a> but given it my own images and style.</p>
</div>
</div>
</div>
</article>
 
      

      <footer class="book-footer">
        
  <div class="flex flex-wrap justify-between">


Last update: March 19, 2025 


</div>
 <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/katex.min.css" integrity="sha384-KiWOvVjnN8qwAZbuQyWDIbfCLFhLXNETzBQjA/92pIowpC0d2O3nppDGQVgwd2nB" crossorigin="anonymous">

    
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/katex.min.js" integrity="sha384-0fdwu/T/EQMsQlrHCCHoH10pkPLlKA1jL5dFyUOvB3lfeT2540/2g6YgSi2BL14p" crossorigin="anonymous"></script>

    
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/contrib/auto-render.min.js" integrity="sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR" crossorigin="anonymous"
        onload="renderMathInElement(document.body);"></script>
        



  <script>(function(){function e(e){const t=window.getSelection(),n=document.createRange();n.selectNodeContents(e),t.removeAllRanges(),t.addRange(n)}document.querySelectorAll("pre code").forEach(t=>{t.addEventListener("click",function(){e(t.parentElement),navigator.clipboard&&navigator.clipboard.writeText(t.parentElement.textContent)})})})()</script>



 
        
      </footer>

      
  
  <div class="book-comments">

</div>
  
 

      <label for="menu-control" class="hidden book-menu-overlay"></label>
    </div>

    
  </main>

  
</body>
</html>












