<profile>

<section name = "Vivado HLS Report for 'act_fun'" level="0">
<item name = "Date">Sun Apr 26 18:52:15 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">neural_net_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.390 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 33, 0.330 us, 0.330 us, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 147, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 39, 2655, 2856, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 24, -</column>
<column name="Register">2, -, 907, 194, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 43, 8, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="kernel_dadd_64ns_eOg_U9">kernel_dadd_64ns_eOg, 0, 3, 509, 817, 0</column>
<column name="kernel_dmul_64ns_g8j_U11">kernel_dmul_64ns_g8j, 0, 11, 317, 204, 0</column>
<column name="kernel_dmul_64ns_g8j_U12">kernel_dmul_64ns_g8j, 0, 11, 317, 204, 0</column>
<column name="kernel_dmul_64ns_g8j_U13">kernel_dmul_64ns_g8j, 0, 11, 317, 204, 0</column>
<column name="kernel_dsub_64ns_fYi_U10">kernel_dsub_64ns_fYi, 0, 3, 509, 817, 0</column>
<column name="kernel_fcmp_32ns_dEe_U4">kernel_fcmp_32ns_dEe, 0, 0, 66, 70, 0</column>
<column name="kernel_fcmp_32ns_dEe_U5">kernel_fcmp_32ns_dEe, 0, 0, 66, 70, 0</column>
<column name="kernel_fcmp_32ns_dEe_U6">kernel_fcmp_32ns_dEe, 0, 0, 66, 70, 0</column>
<column name="kernel_fcmp_32ns_dEe_U7">kernel_fcmp_32ns_dEe, 0, 0, 66, 70, 0</column>
<column name="kernel_fcmp_32ns_dEe_U8">kernel_fcmp_32ns_dEe, 0, 0, 66, 70, 0</column>
<column name="kernel_fpext_32nscud_U3">kernel_fpext_32nscud, 0, 0, 100, 54, 0</column>
<column name="kernel_fptrunc_64bkb_U1">kernel_fptrunc_64bkb, 0, 0, 128, 103, 0</column>
<column name="kernel_fptrunc_64bkb_U2">kernel_fptrunc_64bkb, 0, 0, 128, 103, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln10_1_fu_184_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln10_2_fu_190_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln10_3_fu_196_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln10_fu_179_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln6_fu_151_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln8_1_fu_167_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln8_2_fu_202_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln8_fu_162_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln6_1_fu_139_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln6_fu_133_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln6_fu_145_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln10_fu_213_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln6_fu_220_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln8_fu_206_p3">select, 0, 0, 32, 1, 32</column>
<column name="xor_ln6_fu_157_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln8_fu_173_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">9, 2, 32, 64</column>
<column name="grp_fu_74_p1">15, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln10_3_reg_265">1, 0, 1, 0</column>
<column name="and_ln6_reg_244">1, 0, 1, 0</column>
<column name="and_ln8_1_reg_260">1, 0, 1, 0</column>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">32, 0, 32, 0</column>
<column name="or_ln6_reg_238">1, 0, 1, 0</column>
<column name="or_ln6_reg_238_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="reg_105">64, 0, 64, 0</column>
<column name="reg_110">64, 0, 64, 0</column>
<column name="reg_99">64, 0, 64, 0</column>
<column name="tmp_15_reg_250">64, 0, 64, 0</column>
<column name="tmp_16_reg_270">64, 0, 64, 0</column>
<column name="tmp_23_reg_280">64, 0, 64, 0</column>
<column name="vec_assign_reg_275">32, 0, 32, 0</column>
<column name="vec_int_reg">32, 0, 32, 0</column>
<column name="vec_read_reg_227">32, 0, 32, 0</column>
<column name="xor_ln6_reg_255">1, 0, 1, 0</column>
<column name="and_ln10_3_reg_265">64, 32, 1, 0</column>
<column name="and_ln6_reg_244">64, 32, 1, 0</column>
<column name="and_ln8_1_reg_260">64, 32, 1, 0</column>
<column name="reg_99">4, 2, 64, 0</column>
<column name="vec_assign_reg_275">64, 32, 32, 0</column>
<column name="vec_read_reg_227">64, 32, 32, 0</column>
<column name="xor_ln6_reg_255">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, act_fun, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, act_fun, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, act_fun, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, act_fun, return value</column>
<column name="vec">in, 32, ap_none, vec, scalar</column>
</table>
</item>
</section>
</profile>
