+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 300,169.9 / 912,800 (32.9 %)      ;
; Total Combinational ALUTs           ; 313732                            ;
; Total Registers                     ; 844431                            ;
; Total DSP Blocks                    ; 1,546 / 8,528 (18.1 %)            ;
; Total Block Memory Bits             ; 48,424,852 / 271,810,560 (17.8 %) ;
; Total RAM Blocks                    ; 3,057 / 13,272 (23.0 %)           ;
; Total MLABs                         ; 1714.0                            ;
; AI Suite IP Fmax                    ; 1000.0 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 597 MHz                           ;
+-------------------------------------+-----------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; Entity Name                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 303942              ; 682774        ; 1546        ; 48425364          ; Total                                                                                                       ;
; Total non AI Suite IPs                                                                                                                                                                        ; 156679 (52%)        ; 385590 (56%)  ; 0 (0%)      ; 3294848 (7%)      ; Total non AI Suite IPs                                                                                      ;
; Total AI Suite IPs                                                                                                                                                                            ; 147263 (48%)        ; 297184 (44%)  ; 1546 (100%) ; 45130516 (93%)    ; Total AI Suite IPs                                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 147263 (100%)       ; 297184 (100%) ; 1546 (100%) ; 45130516 (100%)   ; dla_top_wrapper_64x64_i5x1_fp13agx_sb31744_poolk4_depthwisek64_actk64_prelu_rclamp_sig_softmaxk1_1inst_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 147263 (100%)       ; 297184 (100%) ; 1546 (100%) ; 45130516 (100%)   ; dla_top                                                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 31050 (21%)         ; 27311 (9%)    ; 128 (8%)    ; 1048576 (2%)      ; dla_aux_activation_top                                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 58 (0%)             ; 1117 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 30991 (21%)         ; 26185 (9%)    ; 128 (8%)    ; 1048576 (2%)      ; dla_aux_activation_group                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_reset_handler_simple_inst                        ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 1168 (1%)           ; 1782 (1%)     ; 0 (0%)      ; 700928 (2%)       ; dla_config_network                                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_hld_fifo.dla_hld_fifo_inst          ; 64 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[14].gen_hld_fifo.dla_hld_fifo_inst          ; 172 (0%)            ; 111 (0%)      ; 0 (0%)      ; 524288 (1%)       ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)      ; 8192 (0%)         ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)      ; 13312 (0%)        ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 108 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 64 (0%)             ; 1140 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 41 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 39 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst                                                      ; 25004 (17%)         ; 42038 (14%)   ; 320 (21%)   ; 786432 (2%)       ; dla_aux_depthwise_top                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_aux_depthwise_config_decoder_inst                ; 6 (0%)              ; 178 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_depthwise_config_decoder                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_aux_depthwise_group_inst                         ; 24997 (17%)         ; 41851 (14%)   ; 320 (21%)   ; 786432 (2%)       ; dla_aux_depthwise_group                                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 6619 (4%)           ; 16918 (6%)    ; 0 (0%)      ; 1111040 (2%)      ; dla_dma                                                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 1005 (1%)           ; 2080 (1%)     ; 0 (0%)      ; 173568 (0%)       ; dla_dma_reader                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1431 (1%)           ; 5393 (2%)     ; 0 (0%)      ; 278528 (1%)       ; dla_dma_reader                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1195 (1%)           ; 4184 (1%)     ; 0 (0%)      ; 278528 (1%)       ; dla_dma_reader                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 946 (1%)            ; 1256 (0%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1958 (1%)           ; 3895 (1%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 81 (0%)             ; 103 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 1024 (0%)     ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5340 (4%)           ; 5875 (2%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 52425 (36%)         ; 148102 (50%)  ; 1088 (70%)  ; 39739156 (88%)    ; dla_pe_array_system                                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)      ; 2324 (0%)         ; dla_delay                                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 71 (0%)             ; 82 (0%)       ; 0 (0%)      ; 1048576 (2%)      ; dla_exit_fifo                                                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 12169 (8%)          ; 20823 (7%)    ; 0 (0%)      ; 18443264 (41%)    ; dla_input_feeder                                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 39765 (27%)         ; 86342 (29%)   ; 1088 (70%)  ; 92672 (0%)        ; dla_pe_array                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 216 (0%)            ; 40696 (14%)   ; 0 (0%)      ; 20152320 (45%)    ; dla_filter_bias_scale_scratchpad                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 199 (0%)            ; 155 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6879 (5%)           ; 18027 (6%)    ; 0 (0%)      ; 1605632 (4%)      ; dla_aux_pool_top                                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6871 (5%)           ; 17805 (6%)    ; 0 (0%)      ; 1605632 (4%)      ; dla_aux_pool_group                                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 878 (1%)            ; 2545 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 873 (1%)            ; 2485 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 2064 (1%)           ; 3086 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 76 (0%)             ; 1177 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 2066 (1%)           ; 3088 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 44 (0%)             ; 1129 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[4].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 2052 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 1031 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 1029 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[4].opt_enc_inst                  ; 1031 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 13504 (9%)          ; 24823 (8%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 9 (0%)              ; 114 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+-------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; ALMs            ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; MLABs         ; M20Ks       ; Entity Name                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 300169.9        ; 313732              ; 844431        ; 1546        ; 48424852          ; 1714.0        ; 3057        ; Total                                                                                                       ;
; Total non AI Suite IPs                                                                                                                                                                        ; 177373.9 (59%)  ; 165585 (53%)        ; 402376 (48%)  ; 0 (0%)      ; 3294848 (7%)      ; 627.0 (37%)   ; 627 (21%)   ; Total non AI Suite IPs                                                                                      ;
; Total AI Suite IPs                                                                                                                                                                            ; 122796.0 (41%)  ; 148147 (47%)        ; 442055 (52%)  ; 1546 (100%) ; 45130004 (93%)    ; 1087.0 (63%)  ; 2430 (79%)  ; Total AI Suite IPs                                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 122796.0 (100%) ; 148147 (100%)       ; 442055 (100%) ; 1546 (100%) ; 45130004 (100%)   ; 1087.0 (100%) ; 2430 (100%) ; dla_top_wrapper_64x64_i5x1_fp13agx_sb31744_poolk4_depthwisek64_actk64_prelu_rclamp_sig_softmaxk1_1inst_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 122796.0 (100%) ; 148147 (100%)       ; 442055 (100%) ; 1546 (100%) ; 45130004 (100%)   ; 1087.0 (100%) ; 2430 (100%) ; dla_top                                                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 21092.5 (17%)   ; 30733 (21%)         ; 63712 (14%)   ; 128 (8%)    ; 1048576 (2%)      ; 132.0 (12%)   ; 52 (2%)     ; dla_aux_activation_top                                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 302.9 (0%)      ; 59 (0%)             ; 1226 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_activation_config_decoder                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 20786.9 (17%)   ; 30673 (21%)         ; 62465 (14%)   ; 128 (8%)    ; 1048576 (2%)      ; 132.0 (12%)   ; 52 (2%)     ; dla_aux_activation_group                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.7 (0%)        ; 1 (0%)              ; 21 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.7 (0%)        ; 0 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.1 (0%)        ; 0 (0%)              ; 5 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_reset_handler_simple_inst                        ; 1.6 (0%)        ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 3.3 (0%)        ; 1 (0%)              ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.7 (0%)        ; 1 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.7 (0%)        ; 0 (0%)              ; 8 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 4.3 (0%)        ; 1 (0%)              ; 20 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.7 (0%)        ; 1 (0%)              ; 10 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.8 (0%)        ; 1 (0%)              ; 22 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.7 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.8 (0%)        ; 1 (0%)              ; 25 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.7 (0%)        ; 1 (0%)              ; 19 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 848.4 (1%)      ; 1157 (1%)           ; 2732 (1%)     ; 0 (0%)      ; 700928 (2%)       ; 0.0 (0%)      ; 45 (2%)     ; dla_config_network                                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 39.9 (0%)       ; 66 (0%)             ; 157 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 35.4 (0%)       ; 63 (0%)             ; 115 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 37.5 (0%)       ; 64 (0%)             ; 85 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_hld_fifo.dla_hld_fifo_inst          ; 36.7 (0%)       ; 63 (0%)             ; 93 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[14].gen_hld_fifo.dla_hld_fifo_inst          ; 120.2 (0%)      ; 174 (0%)            ; 600 (0%)      ; 0 (0%)      ; 524288 (1%)       ; 0.0 (0%)      ; 32 (1%)     ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 36.3 (0%)       ; 64 (0%)             ; 108 (0%)      ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 36.6 (0%)       ; 63 (0%)             ; 94 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 37.5 (0%)       ; 64 (0%)             ; 88 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 38.6 (0%)       ; 64 (0%)             ; 113 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 34.8 (0%)       ; 63 (0%)             ; 103 (0%)      ; 0 (0%)      ; 8192 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 37.0 (0%)       ; 63 (0%)             ; 109 (0%)      ; 0 (0%)      ; 13312 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 89.6 (0%)       ; 106 (0%)            ; 164 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 86.7 (0%)       ; 108 (0%)            ; 170 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 87.7 (0%)       ; 107 (0%)            ; 166 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 581.4 (0%)      ; 63 (0%)             ; 172 (0%)      ; 0 (0%)      ; 0 (0%)            ; 52.0 (5%)     ; 0 (0%)      ; dla_acl_dcfifo                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.3 (0%)       ; 41 (0%)             ; 102 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.3 (0%)       ; 39 (0%)             ; 92 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network_node                                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst                                                      ; 22174.7 (18%)   ; 25061 (17%)         ; 69265 (16%)   ; 320 (21%)   ; 786432 (2%)       ; 448.0 (41%)   ; 78 (3%)     ; dla_aux_depthwise_top                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_aux_depthwise_config_decoder_inst                ; 32.0 (0%)       ; 6 (0%)              ; 236 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_depthwise_config_decoder                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_aux_depthwise_group_inst                         ; 22141.2 (18%)   ; 25054 (17%)         ; 69020 (16%)   ; 320 (21%)   ; 786432 (2%)       ; 448.0 (41%)   ; 78 (3%)     ; dla_aux_depthwise_group                                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 30.5 (0%)       ; 41 (0%)             ; 49 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset                                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.7 (0%)        ; 13 (0%)             ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_cdc_reset_async                                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 7125.5 (6%)     ; 6595 (4%)           ; 15437 (3%)    ; 0 (0%)      ; 1111040 (2%)      ; 186.0 (17%)   ; 62 (3%)     ; dla_dma                                                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 928.1 (1%)      ; 1002 (1%)           ; 2451 (1%)     ; 0 (0%)      ; 173568 (0%)       ; 7.0 (1%)      ; 10 (0%)     ; dla_dma_reader                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 2063.6 (2%)     ; 1428 (1%)           ; 4774 (1%)     ; 0 (0%)      ; 278528 (1%)       ; 81.0 (7%)     ; 15 (1%)     ; dla_dma_reader                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1557.8 (1%)     ; 1194 (1%)           ; 3247 (1%)     ; 0 (0%)      ; 278528 (1%)       ; 59.0 (5%)     ; 15 (1%)     ; dla_dma_reader                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 721.5 (1%)      ; 942 (1%)            ; 1317 (0%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (0%)      ; 2 (0%)      ; dla_dma_csr                                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1779.4 (1%)     ; 1946 (1%)           ; 3547 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 33.0 (3%)     ; 20 (1%)     ; dla_dma_writer                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 70.7 (0%)       ; 80 (0%)             ; 84 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)      ; 0 (0%)      ; dla_dma_read_arb                                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 520.0 (0%)      ; 0 (0%)              ; 42 (0%)       ; 0 (0%)      ; 0 (0%)            ; 52.0 (5%)     ; 0 (0%)      ; altdpram                                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 10.7 (0%)       ; 2 (0%)              ; 30 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.5 (0%)        ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.5 (0%)        ; 7 (0%)              ; 10 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.4 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.4 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.3 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.1 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.7 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.2 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.8 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.5 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.7 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.1 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.5 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3660.5 (3%)     ; 5381 (4%)           ; 8768 (2%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; dla_interface_profiling_counters                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)        ; 0 (0%)              ; 2 (0%)        ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; altera_syncram                                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 47893.2 (39%)   ; 53744 (36%)         ; 200546 (45%)  ; 1088 (70%)  ; 39738644 (88%)    ; 261.0 (24%)   ; 2096 (86%)  ; dla_pe_array_system                                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.2 (0%)        ; 4 (0%)              ; 167 (0%)      ; 0 (0%)      ; 2324 (0%)         ; 0.0 (0%)      ; 15 (1%)     ; dla_delay                                                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 41.7 (0%)       ; 69 (0%)             ; 1029 (0%)     ; 0 (0%)      ; 1048576 (2%)      ; 0.0 (0%)      ; 52 (2%)     ; dla_exit_fifo                                                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 8971.5 (7%)     ; 12244 (8%)          ; 28560 (6%)    ; 0 (0%)      ; 18443264 (41%)    ; 68.0 (6%)     ; 915 (38%)   ; dla_input_feeder                                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 30802.0 (25%)   ; 41000 (28%)         ; 129600 (29%)  ; 1088 (70%)  ; 92160 (0%)        ; 193.0 (18%)   ; 90 (4%)     ; dla_pe_array                                                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 7937.8 (6%)     ; 215 (0%)            ; 40837 (9%)    ; 0 (0%)      ; 20152320 (45%)    ; 0.0 (0%)      ; 1024 (42%)  ; dla_filter_bias_scale_scratchpad                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 138.8 (0%)      ; 211 (0%)            ; 353 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_sequencer                                                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 7040.8 (6%)     ; 6777 (5%)           ; 23127 (5%)    ; 0 (0%)      ; 1605632 (4%)      ; 0.0 (0%)      ; 86 (4%)     ; dla_aux_pool_top                                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 40.7 (0%)       ; 7 (0%)              ; 190 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_pool_config_decoder                                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6998.4 (6%)     ; 6770 (5%)           ; 22929 (5%)    ; 0 (0%)      ; 1605632 (4%)      ; 0.0 (0%)      ; 86 (4%)     ; dla_aux_pool_group                                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 714.7 (1%)      ; 792 (1%)            ; 2747 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (1%)      ; 7 (0%)      ; dla_aux_softmax_top                                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.5 (0%)        ; 3 (0%)              ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 700.9 (1%)      ; 788 (1%)            ; 2679 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (1%)      ; 7 (0%)      ; dla_aux_softmax_group                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 1227.4 (1%)     ; 2065 (1%)           ; 3978 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 291.0 (0%)      ; 76 (0%)             ; 1936 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1295.7 (1%)     ; 2067 (1%)           ; 3734 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 279.6 (0%)      ; 42 (0%)             ; 1937 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 505.1 (0%)      ; 1028 (1%)           ; 2285 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.2 (0%)       ; 68 (0%)             ; 220 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 500.2 (0%)      ; 1028 (1%)           ; 2297 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.6 (0%)        ; 20 (0%)             ; 57 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 496.3 (0%)      ; 1028 (1%)           ; 3077 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 502.9 (0%)      ; 1028 (1%)           ; 2741 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 487.7 (0%)      ; 1027 (1%)           ; 2399 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 485.8 (0%)      ; 1027 (1%)           ; 2395 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[4].inp_enc_inst                  ; 501.5 (0%)      ; 1027 (1%)           ; 2699 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 1832.5 (1%)     ; 2052 (1%)           ; 3333 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 506.9 (0%)      ; 1028 (1%)           ; 3084 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 1245.9 (1%)     ; 1031 (1%)           ; 8904 (2%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 493.6 (0%)      ; 1029 (1%)           ; 2842 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[4].opt_enc_inst                  ; 829.4 (1%)      ; 1031 (1%)           ; 3639 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 501.4 (0%)      ; 1028 (1%)           ; 3344 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 501.9 (0%)      ; 1028 (1%)           ; 2634 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 8504.3 (7%)     ; 13512 (9%)          ; 43813 (10%)   ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 29.7 (0%)       ; 9 (0%)              ; 185 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar_config_handler                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                                           ; Corner Delay Model    ; Note                                             ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 63.43 MHz  ; altera_reserved_tck                                                                                  ; Slow vid1 100C Model  ;                                                  ;
; 158.76 MHz ; sys_pll|iopll_0_clk_100m                                                                             ; Slow vid1 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                                                   ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 301.57 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout_slow ; Slow vid1 100C Model  ;                                                  ;
; 367.24 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_3|emif_3_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 378.5 MHz  ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_2|emif_2_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 380.52 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 397.46 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_1|emif_1_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 553.71 MHz ; sys_pll|iopll_0_clk_sys                                                                              ; Slow vid1 100C Model  ;                                                  ;
; 567.21 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout      ; Slow vid1 100C Model  ;                                                  ;
; 601.32 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk1                ; Slow vid1b 100C Model ;                                                  ;
; 612.75 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_ref_clock                              ; Slow vid1 100C Model  ; limit due to low minimum pulse width restriction ;
; 1000.0 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk0                ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 1000.0 MHz ; sys_pll|iopll_0_clk_sys_div2                                                                         ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
