<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2025.1 (64-bit)                              -->
<!--                                                                         -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                   -->
<!-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.   -->

<Project Product="Vivado" Version="7" Minor="70" Path="/home/its/yocto/petalinux/PYNQ/boards/Pynq-Z1/logictools/logictools/logictools.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="ddc9b37e30fc414c83616f7c40d971c8"/>
    <Option Name="Part" Val="xc7z020clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2025.1"/>
    <Option Name="SimulatorVersionModelSim" Val="2024.3"/>
    <Option Name="SimulatorVersionQuesta" Val="2024.3_3"/>
    <Option Name="SimulatorVersionXcelium" Val="24.09.001"/>
    <Option Name="SimulatorVersionVCS" Val="W-2024.09-SP1"/>
    <Option Name="SimulatorVersionRiviera" Val="2024.10"/>
    <Option Name="SimulatorVersionActiveHdl" Val="15.0"/>
    <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionVCS" Val="9.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../ip"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableResourceEstimation" Val="FALSE"/>
    <Option Name="SimCompileState" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSADefaultOutputType" Val="sd_card"/>
    <Option Name="DSADesignIntentServerManaged" Val="false"/>
    <Option Name="DSADesignIntentExternalHost" Val="false"/>
    <Option Name="DSADesignIntentEmbedded" Val="true"/>
    <Option Name="DSADesignIntentDatacenter" Val="false"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="UseInlineHdlIP" Val="TRUE"/>
    <Option Name="LocalIPRepoLeafDirName" Val="ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="32">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/logictools/logictools.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axi_cdma_0_0/logictools_axi_cdma_0_0.xci">
          <Proxy FileSetName="logictools_axi_cdma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axi_dma_0_0/logictools_axi_dma_0_0.xci">
          <Proxy FileSetName="logictools_axi_dma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axi_mem_intercon_1_imp_auto_pc_0/logictools_axi_mem_intercon_1_imp_auto_pc_0.xci">
          <Proxy FileSetName="logictools_axi_mem_intercon_1_imp_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axi_mem_intercon_imp_auto_ds_0/logictools_axi_mem_intercon_imp_auto_ds_0.xci">
          <Proxy FileSetName="logictools_axi_mem_intercon_imp_auto_ds_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axi_mem_intercon_imp_auto_ds_1/logictools_axi_mem_intercon_imp_auto_ds_1.xci">
          <Proxy FileSetName="logictools_axi_mem_intercon_imp_auto_ds_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axi_mem_intercon_imp_auto_ds_2/logictools_axi_mem_intercon_imp_auto_ds_2.xci">
          <Proxy FileSetName="logictools_axi_mem_intercon_imp_auto_ds_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axi_mem_intercon_imp_auto_pc_0/logictools_axi_mem_intercon_imp_auto_pc_0.xci">
          <Proxy FileSetName="logictools_axi_mem_intercon_imp_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axi_mem_intercon_imp_xbar_0/logictools_axi_mem_intercon_imp_xbar_0.xci">
          <Proxy FileSetName="logictools_axi_mem_intercon_imp_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_axis_data_fifo_0_0/logictools_axis_data_fifo_0_0.xci">
          <Proxy FileSetName="logictools_axis_data_fifo_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_boolean_generator_0/logictools_boolean_generator_0.xci">
          <Proxy FileSetName="logictools_boolean_generator_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_controllers_reg_0/logictools_controllers_reg_0.xci">
          <Proxy FileSetName="logictools_controllers_reg_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_debouncer_0_0/logictools_debouncer_0_0.xci">
          <Proxy FileSetName="logictools_debouncer_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_debouncer_1_0/logictools_debouncer_1_0.xci">
          <Proxy FileSetName="logictools_debouncer_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_debouncer_2_0/logictools_debouncer_2_0.xci">
          <Proxy FileSetName="logictools_debouncer_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_debouncer_3_0/logictools_debouncer_3_0.xci">
          <Proxy FileSetName="logictools_debouncer_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_dff_en_reset_vector_0_0/logictools_dff_en_reset_vector_0_0.xci">
          <Proxy FileSetName="logictools_dff_en_reset_vector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_dff_en_reset_vector_0_1/logictools_dff_en_reset_vector_0_1.xci">
          <Proxy FileSetName="logictools_dff_en_reset_vector_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_dff_en_reset_vector_0_2/logictools_dff_en_reset_vector_0_2.xci">
          <Proxy FileSetName="logictools_dff_en_reset_vector_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_distributor_arduino_gpio_0/logictools_distributor_arduino_gpio_0.xci">
          <Proxy FileSetName="logictools_distributor_arduino_gpio_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_dlmb_v10_0/logictools_dlmb_v10_0.xci">
          <Proxy FileSetName="logictools_dlmb_v10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_dlmb_v10_1/logictools_dlmb_v10_1.xci">
          <Proxy FileSetName="logictools_dlmb_v10_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_dlmb_v10_2/logictools_dlmb_v10_2.xci">
          <Proxy FileSetName="logictools_dlmb_v10_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_fsm_bram_ctrl_0/logictools_fsm_bram_ctrl_0.xci">
          <Proxy FileSetName="logictools_fsm_bram_ctrl_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_fsm_bram_rst_addr_0/logictools_fsm_bram_rst_addr_0.xci">
          <Proxy FileSetName="logictools_fsm_bram_rst_addr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_fsm_controller_0/logictools_fsm_controller_0.xci">
          <Proxy FileSetName="logictools_fsm_controller_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_fsm_generator_mem_0/logictools_fsm_generator_mem_0.xci">
          <Proxy FileSetName="logictools_fsm_generator_mem_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_fsm_io_switch_0/logictools_fsm_io_switch_0.xci">
          <Proxy FileSetName="logictools_fsm_io_switch_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_function_sel_0/logictools_function_sel_0.xci">
          <Proxy FileSetName="logictools_function_sel_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_gpio_0/logictools_gpio_0.xci">
          <Proxy FileSetName="logictools_gpio_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_gpio_1/logictools_gpio_1.xci">
          <Proxy FileSetName="logictools_gpio_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_iic_0/logictools_iic_0.xci">
          <Proxy FileSetName="logictools_iic_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_iic_1/logictools_iic_1.xci">
          <Proxy FileSetName="logictools_iic_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_ilmb_v10_0/logictools_ilmb_v10_0.xci">
          <Proxy FileSetName="logictools_ilmb_v10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_ilmb_v10_1/logictools_ilmb_v10_1.xci">
          <Proxy FileSetName="logictools_ilmb_v10_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_ilmb_v10_2/logictools_ilmb_v10_2.xci">
          <Proxy FileSetName="logictools_ilmb_v10_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_intc_0/logictools_intc_0.xci">
          <Proxy FileSetName="logictools_intc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_intc_1/logictools_intc_1.xci">
          <Proxy FileSetName="logictools_intc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_intc_2/logictools_intc_2.xci">
          <Proxy FileSetName="logictools_intc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_interface_switch_0/logictools_interface_switch_0.xci">
          <Proxy FileSetName="logictools_interface_switch_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_intr_0/logictools_intr_0.xci">
          <Proxy FileSetName="logictools_intr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_intr_1/logictools_intr_1.xci">
          <Proxy FileSetName="logictools_intr_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_intr_2/logictools_intr_2.xci">
          <Proxy FileSetName="logictools_intr_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_io_switch_0/logictools_io_switch_0.xci">
          <Proxy FileSetName="logictools_io_switch_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_io_switch_1/logictools_io_switch_1.xci">
          <Proxy FileSetName="logictools_io_switch_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_lmb_bram_0/logictools_lmb_bram_0.xci">
          <Proxy FileSetName="logictools_lmb_bram_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_lmb_bram_1/logictools_lmb_bram_1.xci">
          <Proxy FileSetName="logictools_lmb_bram_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_lmb_bram_2/logictools_lmb_bram_2.xci">
          <Proxy FileSetName="logictools_lmb_bram_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_lmb_bram_if_cntlr_0/logictools_lmb_bram_if_cntlr_0.xci">
          <Proxy FileSetName="logictools_lmb_bram_if_cntlr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_lmb_bram_if_cntlr_1/logictools_lmb_bram_if_cntlr_1.xci">
          <Proxy FileSetName="logictools_lmb_bram_if_cntlr_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_lmb_bram_if_cntlr_2/logictools_lmb_bram_if_cntlr_2.xci">
          <Proxy FileSetName="logictools_lmb_bram_if_cntlr_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_0/logictools_mb_0.xci">
          <Proxy FileSetName="logictools_mb_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_1/logictools_mb_1.xci">
          <Proxy FileSetName="logictools_mb_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_2/logictools_mb_2.xci">
          <Proxy FileSetName="logictools_mb_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_axi_periph_imp_auto_cc_0/logictools_mb_axi_periph_imp_auto_cc_0.xci">
          <Proxy FileSetName="logictools_mb_axi_periph_imp_auto_cc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_axi_periph_imp_auto_cc_1/logictools_mb_axi_periph_imp_auto_cc_1.xci">
          <Proxy FileSetName="logictools_mb_axi_periph_imp_auto_cc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_axi_periph_imp_xbar_0/logictools_mb_axi_periph_imp_xbar_0.xci">
          <Proxy FileSetName="logictools_mb_axi_periph_imp_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_bram_ctrl_0/logictools_mb_bram_ctrl_0.xci">
          <Proxy FileSetName="logictools_mb_bram_ctrl_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_bram_ctrl_1/logictools_mb_bram_ctrl_1.xci">
          <Proxy FileSetName="logictools_mb_bram_ctrl_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mb_bram_ctrl_2/logictools_mb_bram_ctrl_2.xci">
          <Proxy FileSetName="logictools_mb_bram_ctrl_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mdm_1_0/logictools_mdm_1_0.xci">
          <Proxy FileSetName="logictools_mdm_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_microblaze_0_axi_periph_imp_xbar_0/logictools_microblaze_0_axi_periph_imp_xbar_0.xci">
          <Proxy FileSetName="logictools_microblaze_0_axi_periph_imp_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_microblaze_0_axi_periph_imp_xbar_1/logictools_microblaze_0_axi_periph_imp_xbar_1.xci">
          <Proxy FileSetName="logictools_microblaze_0_axi_periph_imp_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mux_vector_0_0/logictools_mux_vector_0_0.xci">
          <Proxy FileSetName="logictools_mux_vector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_mux_vector_0_1/logictools_mux_vector_0_1.xci">
          <Proxy FileSetName="logictools_mux_vector_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_pattern_control_0/logictools_pattern_control_0.xci">
          <Proxy FileSetName="logictools_pattern_control_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_pattern_data_bram_ctrl_0/logictools_pattern_data_bram_ctrl_0.xci">
          <Proxy FileSetName="logictools_pattern_data_bram_ctrl_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_pattern_generator_mem_tri_0/logictools_pattern_generator_mem_tri_0.xci">
          <Proxy FileSetName="logictools_pattern_generator_mem_tri_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_pattern_mem_data_0/logictools_pattern_mem_data_0.xci">
          <Proxy FileSetName="logictools_pattern_mem_data_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_pattern_nsamples_0/logictools_pattern_nsamples_0.xci">
          <Proxy FileSetName="logictools_pattern_nsamples_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_pattern_tri_bram_ctrl_0/logictools_pattern_tri_bram_ctrl_0.xci">
          <Proxy FileSetName="logictools_pattern_tri_bram_ctrl_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_ps7_0_0/logictools_ps7_0_0.xci">
          <Proxy FileSetName="logictools_ps7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_ps7_0_axi_periph_imp_auto_pc_0/logictools_ps7_0_axi_periph_imp_auto_pc_0.xci">
          <Proxy FileSetName="logictools_ps7_0_axi_periph_imp_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_ps7_0_axi_periph_imp_auto_pc_1/logictools_ps7_0_axi_periph_imp_auto_pc_1.xci">
          <Proxy FileSetName="logictools_ps7_0_axi_periph_imp_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_ps7_0_axi_periph_imp_xbar_0/logictools_ps7_0_axi_periph_imp_xbar_0.xci">
          <Proxy FileSetName="logictools_ps7_0_axi_periph_imp_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_rst_clk_wiz_1_100M_0/logictools_rst_clk_wiz_1_100M_0.xci">
          <Proxy FileSetName="logictools_rst_clk_wiz_1_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_rst_clk_wiz_1_100M_1/logictools_rst_clk_wiz_1_100M_1.xci">
          <Proxy FileSetName="logictools_rst_clk_wiz_1_100M_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_rst_clk_wiz_1_100M_2/logictools_rst_clk_wiz_1_100M_2.xci">
          <Proxy FileSetName="logictools_rst_clk_wiz_1_100M_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_rst_ps7_0_fclk0_0/logictools_rst_ps7_0_fclk0_0.xci">
          <Proxy FileSetName="logictools_rst_ps7_0_fclk0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_rst_ps7_0_fclk1_0/logictools_rst_ps7_0_fclk1_0.xci">
          <Proxy FileSetName="logictools_rst_ps7_0_fclk1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_spi_0/logictools_spi_0.xci">
          <Proxy FileSetName="logictools_spi_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_spi_1/logictools_spi_1.xci">
          <Proxy FileSetName="logictools_spi_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_system_interrupts_0/logictools_system_interrupts_0.xci">
          <Proxy FileSetName="logictools_system_interrupts_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_timer_0/logictools_timer_0.xci">
          <Proxy FileSetName="logictools_timer_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_timer_1/logictools_timer_1.xci">
          <Proxy FileSetName="logictools_timer_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_trace_cntrl_64_0_0/logictools_trace_cntrl_64_0_0.xci">
          <Proxy FileSetName="logictools_trace_cntrl_64_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="logictools.bd" FileRelPathName="ip/logictools_trace_control_0/logictools_trace_control_0.xci">
          <Proxy FileSetName="logictools_trace_control_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/logictools/hdl/logictools_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="logictools_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/logictools.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vivado/constraints/logictools.xdc"/>
          <Attr Name="ImportTime" Val="1756489871"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="CosimPdi" Val=""/>
        <Option Name="CosimPlatform" Val=""/>
        <Option Name="CosimElf" Val=""/>
        <Option Name="Dmv" Val=""/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_ilmb_v10_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_ilmb_v10_2" RelGenDir="$PGENDIR/logictools_ilmb_v10_2">
      <Config>
        <Option Name="TopModule" Val="logictools_ilmb_v10_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_lmb_bram_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_lmb_bram_2" RelGenDir="$PGENDIR/logictools_lmb_bram_2">
      <Config>
        <Option Name="TopModule" Val="logictools_lmb_bram_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_lmb_bram_if_cntlr_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_lmb_bram_if_cntlr_2" RelGenDir="$PGENDIR/logictools_lmb_bram_if_cntlr_2">
      <Config>
        <Option Name="TopModule" Val="logictools_lmb_bram_if_cntlr_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_2" RelGenDir="$PGENDIR/logictools_mb_2">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_axi_periph_imp_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_axi_periph_imp_xbar_0" RelGenDir="$PGENDIR/logictools_mb_axi_periph_imp_xbar_0">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_axi_periph_imp_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_axi_periph_imp_auto_cc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_axi_periph_imp_auto_cc_0" RelGenDir="$PGENDIR/logictools_mb_axi_periph_imp_auto_cc_0">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_axi_periph_imp_auto_cc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_axi_periph_imp_auto_cc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_axi_periph_imp_auto_cc_1" RelGenDir="$PGENDIR/logictools_mb_axi_periph_imp_auto_cc_1">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_axi_periph_imp_auto_cc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_bram_ctrl_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_bram_ctrl_2" RelGenDir="$PGENDIR/logictools_mb_bram_ctrl_2">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_bram_ctrl_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_timer_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_timer_0" RelGenDir="$PGENDIR/logictools_timer_0">
      <Config>
        <Option Name="TopModule" Val="logictools_timer_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_dff_en_reset_vector_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_dff_en_reset_vector_0_1" RelGenDir="$PGENDIR/logictools_dff_en_reset_vector_0_1">
      <Config>
        <Option Name="TopModule" Val="logictools_dff_en_reset_vector_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_iic_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_iic_1" RelGenDir="$PGENDIR/logictools_iic_1">
      <Config>
        <Option Name="TopModule" Val="logictools_iic_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_gpio_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_gpio_1" RelGenDir="$PGENDIR/logictools_gpio_1">
      <Config>
        <Option Name="TopModule" Val="logictools_gpio_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_microblaze_0_axi_periph_imp_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_microblaze_0_axi_periph_imp_xbar_1" RelGenDir="$PGENDIR/logictools_microblaze_0_axi_periph_imp_xbar_1">
      <Config>
        <Option Name="TopModule" Val="logictools_microblaze_0_axi_periph_imp_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_fsm_bram_ctrl_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_fsm_bram_ctrl_0" RelGenDir="$PGENDIR/logictools_fsm_bram_ctrl_0">
      <Config>
        <Option Name="TopModule" Val="logictools_fsm_bram_ctrl_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_fsm_bram_rst_addr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_fsm_bram_rst_addr_0" RelGenDir="$PGENDIR/logictools_fsm_bram_rst_addr_0">
      <Config>
        <Option Name="TopModule" Val="logictools_fsm_bram_rst_addr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_timer_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_timer_1" RelGenDir="$PGENDIR/logictools_timer_1">
      <Config>
        <Option Name="TopModule" Val="logictools_timer_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_spi_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_spi_1" RelGenDir="$PGENDIR/logictools_spi_1">
      <Config>
        <Option Name="TopModule" Val="logictools_spi_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_rst_clk_wiz_1_100M_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_rst_clk_wiz_1_100M_1" RelGenDir="$PGENDIR/logictools_rst_clk_wiz_1_100M_1">
      <Config>
        <Option Name="TopModule" Val="logictools_rst_clk_wiz_1_100M_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_bram_ctrl_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_bram_ctrl_1" RelGenDir="$PGENDIR/logictools_mb_bram_ctrl_1">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_bram_ctrl_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_1" RelGenDir="$PGENDIR/logictools_mb_1">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_rst_ps7_0_fclk1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_rst_ps7_0_fclk1_0" RelGenDir="$PGENDIR/logictools_rst_ps7_0_fclk1_0">
      <Config>
        <Option Name="TopModule" Val="logictools_rst_ps7_0_fclk1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_system_interrupts_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_system_interrupts_0" RelGenDir="$PGENDIR/logictools_system_interrupts_0">
      <Config>
        <Option Name="TopModule" Val="logictools_system_interrupts_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_io_switch_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_io_switch_1" RelGenDir="$PGENDIR/logictools_io_switch_1">
      <Config>
        <Option Name="TopModule" Val="logictools_io_switch_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_intr_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_intr_1" RelGenDir="$PGENDIR/logictools_intr_1">
      <Config>
        <Option Name="TopModule" Val="logictools_intr_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_intc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_intc_1" RelGenDir="$PGENDIR/logictools_intc_1">
      <Config>
        <Option Name="TopModule" Val="logictools_intc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_debouncer_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_debouncer_0_0" RelGenDir="$PGENDIR/logictools_debouncer_0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_debouncer_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_debouncer_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_debouncer_1_0" RelGenDir="$PGENDIR/logictools_debouncer_1_0">
      <Config>
        <Option Name="TopModule" Val="logictools_debouncer_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_debouncer_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_debouncer_2_0" RelGenDir="$PGENDIR/logictools_debouncer_2_0">
      <Config>
        <Option Name="TopModule" Val="logictools_debouncer_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_debouncer_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_debouncer_3_0" RelGenDir="$PGENDIR/logictools_debouncer_3_0">
      <Config>
        <Option Name="TopModule" Val="logictools_debouncer_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mux_vector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mux_vector_0_0" RelGenDir="$PGENDIR/logictools_mux_vector_0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_mux_vector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axi_cdma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axi_cdma_0_0" RelGenDir="$PGENDIR/logictools_axi_cdma_0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_axi_cdma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axi_mem_intercon_imp_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axi_mem_intercon_imp_xbar_0" RelGenDir="$PGENDIR/logictools_axi_mem_intercon_imp_xbar_0">
      <Config>
        <Option Name="TopModule" Val="logictools_axi_mem_intercon_imp_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axi_mem_intercon_imp_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axi_mem_intercon_imp_auto_pc_0" RelGenDir="$PGENDIR/logictools_axi_mem_intercon_imp_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="logictools_axi_mem_intercon_imp_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axi_mem_intercon_imp_auto_ds_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axi_mem_intercon_imp_auto_ds_0" RelGenDir="$PGENDIR/logictools_axi_mem_intercon_imp_auto_ds_0">
      <Config>
        <Option Name="TopModule" Val="logictools_axi_mem_intercon_imp_auto_ds_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_dlmb_v10_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_dlmb_v10_1" RelGenDir="$PGENDIR/logictools_dlmb_v10_1">
      <Config>
        <Option Name="TopModule" Val="logictools_dlmb_v10_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_ilmb_v10_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_ilmb_v10_1" RelGenDir="$PGENDIR/logictools_ilmb_v10_1">
      <Config>
        <Option Name="TopModule" Val="logictools_ilmb_v10_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_lmb_bram_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_lmb_bram_1" RelGenDir="$PGENDIR/logictools_lmb_bram_1">
      <Config>
        <Option Name="TopModule" Val="logictools_lmb_bram_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_intr_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_intr_2" RelGenDir="$PGENDIR/logictools_intr_2">
      <Config>
        <Option Name="TopModule" Val="logictools_intr_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_lmb_bram_if_cntlr_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_lmb_bram_if_cntlr_1" RelGenDir="$PGENDIR/logictools_lmb_bram_if_cntlr_1">
      <Config>
        <Option Name="TopModule" Val="logictools_lmb_bram_if_cntlr_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_dlmb_v10_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_dlmb_v10_2" RelGenDir="$PGENDIR/logictools_dlmb_v10_2">
      <Config>
        <Option Name="TopModule" Val="logictools_dlmb_v10_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_dff_en_reset_vector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_dff_en_reset_vector_0_0" RelGenDir="$PGENDIR/logictools_dff_en_reset_vector_0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_dff_en_reset_vector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_gpio_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_gpio_0" RelGenDir="$PGENDIR/logictools_gpio_0">
      <Config>
        <Option Name="TopModule" Val="logictools_gpio_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_fsm_io_switch_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_fsm_io_switch_0" RelGenDir="$PGENDIR/logictools_fsm_io_switch_0">
      <Config>
        <Option Name="TopModule" Val="logictools_fsm_io_switch_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_fsm_generator_mem_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_fsm_generator_mem_0" RelGenDir="$PGENDIR/logictools_fsm_generator_mem_0">
      <Config>
        <Option Name="TopModule" Val="logictools_fsm_generator_mem_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_fsm_controller_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_fsm_controller_0" RelGenDir="$PGENDIR/logictools_fsm_controller_0">
      <Config>
        <Option Name="TopModule" Val="logictools_fsm_controller_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_spi_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_spi_0" RelGenDir="$PGENDIR/logictools_spi_0">
      <Config>
        <Option Name="TopModule" Val="logictools_spi_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_0" RelGenDir="$PGENDIR/logictools_mb_0">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mb_bram_ctrl_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mb_bram_ctrl_0" RelGenDir="$PGENDIR/logictools_mb_bram_ctrl_0">
      <Config>
        <Option Name="TopModule" Val="logictools_mb_bram_ctrl_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_microblaze_0_axi_periph_imp_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_microblaze_0_axi_periph_imp_xbar_0" RelGenDir="$PGENDIR/logictools_microblaze_0_axi_periph_imp_xbar_0">
      <Config>
        <Option Name="TopModule" Val="logictools_microblaze_0_axi_periph_imp_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_rst_clk_wiz_1_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_rst_clk_wiz_1_100M_0" RelGenDir="$PGENDIR/logictools_rst_clk_wiz_1_100M_0">
      <Config>
        <Option Name="TopModule" Val="logictools_rst_clk_wiz_1_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_lmb_bram_if_cntlr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_lmb_bram_if_cntlr_0" RelGenDir="$PGENDIR/logictools_lmb_bram_if_cntlr_0">
      <Config>
        <Option Name="TopModule" Val="logictools_lmb_bram_if_cntlr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_lmb_bram_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_lmb_bram_0" RelGenDir="$PGENDIR/logictools_lmb_bram_0">
      <Config>
        <Option Name="TopModule" Val="logictools_lmb_bram_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_ilmb_v10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_ilmb_v10_0" RelGenDir="$PGENDIR/logictools_ilmb_v10_0">
      <Config>
        <Option Name="TopModule" Val="logictools_ilmb_v10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_dlmb_v10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_dlmb_v10_0" RelGenDir="$PGENDIR/logictools_dlmb_v10_0">
      <Config>
        <Option Name="TopModule" Val="logictools_dlmb_v10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_io_switch_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_io_switch_0" RelGenDir="$PGENDIR/logictools_io_switch_0">
      <Config>
        <Option Name="TopModule" Val="logictools_io_switch_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_intr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_intr_0" RelGenDir="$PGENDIR/logictools_intr_0">
      <Config>
        <Option Name="TopModule" Val="logictools_intr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_interface_switch_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_interface_switch_0" RelGenDir="$PGENDIR/logictools_interface_switch_0">
      <Config>
        <Option Name="TopModule" Val="logictools_interface_switch_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_function_sel_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_function_sel_0" RelGenDir="$PGENDIR/logictools_function_sel_0">
      <Config>
        <Option Name="TopModule" Val="logictools_function_sel_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_intc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_intc_2" RelGenDir="$PGENDIR/logictools_intc_2">
      <Config>
        <Option Name="TopModule" Val="logictools_intc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_pattern_control_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_pattern_control_0" RelGenDir="$PGENDIR/logictools_pattern_control_0">
      <Config>
        <Option Name="TopModule" Val="logictools_pattern_control_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_pattern_data_bram_ctrl_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_pattern_data_bram_ctrl_0" RelGenDir="$PGENDIR/logictools_pattern_data_bram_ctrl_0">
      <Config>
        <Option Name="TopModule" Val="logictools_pattern_data_bram_ctrl_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_pattern_generator_mem_tri_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_pattern_generator_mem_tri_0" RelGenDir="$PGENDIR/logictools_pattern_generator_mem_tri_0">
      <Config>
        <Option Name="TopModule" Val="logictools_pattern_generator_mem_tri_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_pattern_mem_data_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_pattern_mem_data_0" RelGenDir="$PGENDIR/logictools_pattern_mem_data_0">
      <Config>
        <Option Name="TopModule" Val="logictools_pattern_mem_data_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_pattern_nsamples_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_pattern_nsamples_0" RelGenDir="$PGENDIR/logictools_pattern_nsamples_0">
      <Config>
        <Option Name="TopModule" Val="logictools_pattern_nsamples_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_pattern_tri_bram_ctrl_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_pattern_tri_bram_ctrl_0" RelGenDir="$PGENDIR/logictools_pattern_tri_bram_ctrl_0">
      <Config>
        <Option Name="TopModule" Val="logictools_pattern_tri_bram_ctrl_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_rst_clk_wiz_1_100M_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_rst_clk_wiz_1_100M_2" RelGenDir="$PGENDIR/logictools_rst_clk_wiz_1_100M_2">
      <Config>
        <Option Name="TopModule" Val="logictools_rst_clk_wiz_1_100M_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axi_dma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axi_dma_0_0" RelGenDir="$PGENDIR/logictools_axi_dma_0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_axi_dma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axi_mem_intercon_1_imp_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axi_mem_intercon_1_imp_auto_pc_0" RelGenDir="$PGENDIR/logictools_axi_mem_intercon_1_imp_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="logictools_axi_mem_intercon_1_imp_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axis_data_fifo_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axis_data_fifo_0_0" RelGenDir="$PGENDIR/logictools_axis_data_fifo_0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_axis_data_fifo_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_trace_cntrl_64_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_trace_cntrl_64_0_0" RelGenDir="$PGENDIR/logictools_trace_cntrl_64_0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_trace_cntrl_64_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_trace_control_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_trace_control_0" RelGenDir="$PGENDIR/logictools_trace_control_0">
      <Config>
        <Option Name="TopModule" Val="logictools_trace_control_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mdm_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mdm_1_0" RelGenDir="$PGENDIR/logictools_mdm_1_0">
      <Config>
        <Option Name="TopModule" Val="logictools_mdm_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_ps7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_ps7_0_0" RelGenDir="$PGENDIR/logictools_ps7_0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_ps7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_ps7_0_axi_periph_imp_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_ps7_0_axi_periph_imp_xbar_0" RelGenDir="$PGENDIR/logictools_ps7_0_axi_periph_imp_xbar_0">
      <Config>
        <Option Name="TopModule" Val="logictools_ps7_0_axi_periph_imp_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_ps7_0_axi_periph_imp_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_ps7_0_axi_periph_imp_auto_pc_1" RelGenDir="$PGENDIR/logictools_ps7_0_axi_periph_imp_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="logictools_ps7_0_axi_periph_imp_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_ps7_0_axi_periph_imp_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_ps7_0_axi_periph_imp_auto_pc_0" RelGenDir="$PGENDIR/logictools_ps7_0_axi_periph_imp_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="logictools_ps7_0_axi_periph_imp_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_rst_ps7_0_fclk0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_rst_ps7_0_fclk0_0" RelGenDir="$PGENDIR/logictools_rst_ps7_0_fclk0_0">
      <Config>
        <Option Name="TopModule" Val="logictools_rst_ps7_0_fclk0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_intc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_intc_0" RelGenDir="$PGENDIR/logictools_intc_0">
      <Config>
        <Option Name="TopModule" Val="logictools_intc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_iic_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_iic_0" RelGenDir="$PGENDIR/logictools_iic_0">
      <Config>
        <Option Name="TopModule" Val="logictools_iic_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_distributor_arduino_gpio_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_distributor_arduino_gpio_0" RelGenDir="$PGENDIR/logictools_distributor_arduino_gpio_0">
      <Config>
        <Option Name="TopModule" Val="logictools_distributor_arduino_gpio_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_dff_en_reset_vector_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_dff_en_reset_vector_0_2" RelGenDir="$PGENDIR/logictools_dff_en_reset_vector_0_2">
      <Config>
        <Option Name="TopModule" Val="logictools_dff_en_reset_vector_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_controllers_reg_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_controllers_reg_0" RelGenDir="$PGENDIR/logictools_controllers_reg_0">
      <Config>
        <Option Name="TopModule" Val="logictools_controllers_reg_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_mux_vector_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_mux_vector_0_1" RelGenDir="$PGENDIR/logictools_mux_vector_0_1">
      <Config>
        <Option Name="TopModule" Val="logictools_mux_vector_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_boolean_generator_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_boolean_generator_0" RelGenDir="$PGENDIR/logictools_boolean_generator_0">
      <Config>
        <Option Name="TopModule" Val="logictools_boolean_generator_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axi_mem_intercon_imp_auto_ds_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axi_mem_intercon_imp_auto_ds_2" RelGenDir="$PGENDIR/logictools_axi_mem_intercon_imp_auto_ds_2">
      <Config>
        <Option Name="TopModule" Val="logictools_axi_mem_intercon_imp_auto_ds_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="logictools_axi_mem_intercon_imp_auto_ds_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/logictools_axi_mem_intercon_imp_auto_ds_1" RelGenDir="$PGENDIR/logictools_axi_mem_intercon_imp_auto_ds_1">
      <Config>
        <Option Name="TopModule" Val="logictools_axi_mem_intercon_imp_auto_ds_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="22">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ilmb_v10_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_ilmb_v10_2" Part="xc7z020clg400-1" ConstrsSet="logictools_ilmb_v10_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_ilmb_v10_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_lmb_bram_2" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_lmb_bram_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_if_cntlr_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_lmb_bram_if_cntlr_2" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_if_cntlr_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_lmb_bram_if_cntlr_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_2" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_axi_periph_imp_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_axi_periph_imp_xbar_0" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_axi_periph_imp_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_axi_periph_imp_xbar_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_xbar_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_xbar_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_axi_periph_imp_auto_cc_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_axi_periph_imp_auto_cc_0" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_axi_periph_imp_auto_cc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_axi_periph_imp_auto_cc_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_auto_cc_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_auto_cc_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_axi_periph_imp_auto_cc_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_axi_periph_imp_auto_cc_1" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_axi_periph_imp_auto_cc_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_axi_periph_imp_auto_cc_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_auto_cc_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_auto_cc_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_bram_ctrl_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_bram_ctrl_2" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_bram_ctrl_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_bram_ctrl_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_timer_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_timer_0" Part="xc7z020clg400-1" ConstrsSet="logictools_timer_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_timer_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_timer_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_timer_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dff_en_reset_vector_0_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_dff_en_reset_vector_0_1" Part="xc7z020clg400-1" ConstrsSet="logictools_dff_en_reset_vector_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_dff_en_reset_vector_0_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_iic_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_iic_1" Part="xc7z020clg400-1" ConstrsSet="logictools_iic_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_iic_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_iic_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_iic_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_gpio_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_gpio_1" Part="xc7z020clg400-1" ConstrsSet="logictools_gpio_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_gpio_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_gpio_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_gpio_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_microblaze_0_axi_periph_imp_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_microblaze_0_axi_periph_imp_xbar_1" Part="xc7z020clg400-1" ConstrsSet="logictools_microblaze_0_axi_periph_imp_xbar_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_microblaze_0_axi_periph_imp_xbar_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_microblaze_0_axi_periph_imp_xbar_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_microblaze_0_axi_periph_imp_xbar_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_bram_ctrl_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_fsm_bram_ctrl_0" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_bram_ctrl_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_fsm_bram_ctrl_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_bram_ctrl_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_bram_ctrl_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_bram_rst_addr_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_fsm_bram_rst_addr_0" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_bram_rst_addr_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_fsm_bram_rst_addr_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_bram_rst_addr_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_bram_rst_addr_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_timer_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_timer_1" Part="xc7z020clg400-1" ConstrsSet="logictools_timer_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_timer_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_timer_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_timer_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_spi_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_spi_1" Part="xc7z020clg400-1" ConstrsSet="logictools_spi_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_spi_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_spi_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_spi_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_clk_wiz_1_100M_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_rst_clk_wiz_1_100M_1" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_clk_wiz_1_100M_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_rst_clk_wiz_1_100M_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_bram_ctrl_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_bram_ctrl_1" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_bram_ctrl_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_bram_ctrl_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_1" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_ps7_0_fclk1_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_rst_ps7_0_fclk1_0" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_ps7_0_fclk1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_rst_ps7_0_fclk1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_ps7_0_fclk1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_ps7_0_fclk1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_system_interrupts_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_system_interrupts_0" Part="xc7z020clg400-1" ConstrsSet="logictools_system_interrupts_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_system_interrupts_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_system_interrupts_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_system_interrupts_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_io_switch_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_io_switch_1" Part="xc7z020clg400-1" ConstrsSet="logictools_io_switch_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_io_switch_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_io_switch_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_io_switch_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intr_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_intr_1" Part="xc7z020clg400-1" ConstrsSet="logictools_intr_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_intr_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intr_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intr_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intc_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_intc_1" Part="xc7z020clg400-1" ConstrsSet="logictools_intc_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_intc_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intc_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intc_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_debouncer_0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_debouncer_0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_debouncer_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_debouncer_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_debouncer_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_debouncer_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_debouncer_1_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_debouncer_1_0" Part="xc7z020clg400-1" ConstrsSet="logictools_debouncer_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_debouncer_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_debouncer_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_debouncer_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_debouncer_2_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_debouncer_2_0" Part="xc7z020clg400-1" ConstrsSet="logictools_debouncer_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_debouncer_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_debouncer_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_debouncer_2_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_debouncer_3_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_debouncer_3_0" Part="xc7z020clg400-1" ConstrsSet="logictools_debouncer_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_debouncer_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_debouncer_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_debouncer_3_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mux_vector_0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_mux_vector_0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_mux_vector_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mux_vector_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mux_vector_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mux_vector_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_cdma_0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_axi_cdma_0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_cdma_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axi_cdma_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_cdma_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_cdma_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_axi_mem_intercon_imp_xbar_0" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axi_mem_intercon_imp_xbar_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_xbar_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_xbar_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_axi_mem_intercon_imp_auto_pc_0" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_auto_pc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axi_mem_intercon_imp_auto_pc_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_pc_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_pc_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_auto_ds_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_axi_mem_intercon_imp_auto_ds_0" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_auto_ds_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axi_mem_intercon_imp_auto_ds_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dlmb_v10_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_dlmb_v10_1" Part="xc7z020clg400-1" ConstrsSet="logictools_dlmb_v10_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_dlmb_v10_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ilmb_v10_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_ilmb_v10_1" Part="xc7z020clg400-1" ConstrsSet="logictools_ilmb_v10_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_ilmb_v10_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_lmb_bram_1" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_lmb_bram_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intr_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_intr_2" Part="xc7z020clg400-1" ConstrsSet="logictools_intr_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_intr_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intr_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intr_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_if_cntlr_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_lmb_bram_if_cntlr_1" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_if_cntlr_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_lmb_bram_if_cntlr_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dlmb_v10_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_dlmb_v10_2" Part="xc7z020clg400-1" ConstrsSet="logictools_dlmb_v10_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_dlmb_v10_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dff_en_reset_vector_0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_dff_en_reset_vector_0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_dff_en_reset_vector_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_dff_en_reset_vector_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_gpio_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_gpio_0" Part="xc7z020clg400-1" ConstrsSet="logictools_gpio_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_gpio_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_gpio_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_gpio_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_io_switch_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_fsm_io_switch_0" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_io_switch_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_fsm_io_switch_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_io_switch_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_io_switch_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_generator_mem_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_fsm_generator_mem_0" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_generator_mem_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_fsm_generator_mem_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_generator_mem_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_generator_mem_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_controller_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_fsm_controller_0" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_controller_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_fsm_controller_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_controller_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_controller_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_spi_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_spi_0" Part="xc7z020clg400-1" ConstrsSet="logictools_spi_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_spi_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_spi_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_spi_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_0" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_bram_ctrl_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_mb_bram_ctrl_0" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_bram_ctrl_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mb_bram_ctrl_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_microblaze_0_axi_periph_imp_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_microblaze_0_axi_periph_imp_xbar_0" Part="xc7z020clg400-1" ConstrsSet="logictools_microblaze_0_axi_periph_imp_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_microblaze_0_axi_periph_imp_xbar_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_microblaze_0_axi_periph_imp_xbar_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_microblaze_0_axi_periph_imp_xbar_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_clk_wiz_1_100M_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_rst_clk_wiz_1_100M_0" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_clk_wiz_1_100M_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_rst_clk_wiz_1_100M_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_if_cntlr_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_lmb_bram_if_cntlr_0" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_if_cntlr_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_lmb_bram_if_cntlr_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_lmb_bram_0" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_lmb_bram_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ilmb_v10_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_ilmb_v10_0" Part="xc7z020clg400-1" ConstrsSet="logictools_ilmb_v10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_ilmb_v10_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dlmb_v10_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_dlmb_v10_0" Part="xc7z020clg400-1" ConstrsSet="logictools_dlmb_v10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_dlmb_v10_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_io_switch_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_io_switch_0" Part="xc7z020clg400-1" ConstrsSet="logictools_io_switch_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_io_switch_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_io_switch_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_io_switch_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intr_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_intr_0" Part="xc7z020clg400-1" ConstrsSet="logictools_intr_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_intr_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intr_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intr_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_interface_switch_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_interface_switch_0" Part="xc7z020clg400-1" ConstrsSet="logictools_interface_switch_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_interface_switch_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_interface_switch_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_interface_switch_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_function_sel_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_function_sel_0" Part="xc7z020clg400-1" ConstrsSet="logictools_function_sel_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_function_sel_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_function_sel_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_function_sel_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intc_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_intc_2" Part="xc7z020clg400-1" ConstrsSet="logictools_intc_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_intc_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intc_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intc_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_control_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_pattern_control_0" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_control_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_pattern_control_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_control_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_control_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_data_bram_ctrl_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_pattern_data_bram_ctrl_0" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_data_bram_ctrl_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_pattern_data_bram_ctrl_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_data_bram_ctrl_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_data_bram_ctrl_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_generator_mem_tri_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_pattern_generator_mem_tri_0" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_generator_mem_tri_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_pattern_generator_mem_tri_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_generator_mem_tri_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_generator_mem_tri_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_mem_data_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_pattern_mem_data_0" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_mem_data_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_pattern_mem_data_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_mem_data_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_mem_data_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_nsamples_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_pattern_nsamples_0" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_nsamples_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_pattern_nsamples_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_nsamples_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_nsamples_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_tri_bram_ctrl_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_pattern_tri_bram_ctrl_0" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_tri_bram_ctrl_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_pattern_tri_bram_ctrl_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_tri_bram_ctrl_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_tri_bram_ctrl_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_clk_wiz_1_100M_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_rst_clk_wiz_1_100M_2" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_clk_wiz_1_100M_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_rst_clk_wiz_1_100M_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_dma_0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_axi_dma_0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_dma_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axi_dma_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_dma_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_dma_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_1_imp_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_axi_mem_intercon_1_imp_auto_pc_0" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_1_imp_auto_pc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axi_mem_intercon_1_imp_auto_pc_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_1_imp_auto_pc_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_1_imp_auto_pc_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axis_data_fifo_0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_axis_data_fifo_0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_axis_data_fifo_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axis_data_fifo_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axis_data_fifo_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axis_data_fifo_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_trace_cntrl_64_0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_trace_cntrl_64_0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_trace_cntrl_64_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_trace_cntrl_64_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_trace_cntrl_64_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_trace_cntrl_64_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_trace_control_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_trace_control_0" Part="xc7z020clg400-1" ConstrsSet="logictools_trace_control_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_trace_control_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_trace_control_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_trace_control_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mdm_1_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_mdm_1_0" Part="xc7z020clg400-1" ConstrsSet="logictools_mdm_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mdm_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mdm_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mdm_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ps7_0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_ps7_0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_ps7_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_ps7_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ps7_0_axi_periph_imp_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_ps7_0_axi_periph_imp_xbar_0" Part="xc7z020clg400-1" ConstrsSet="logictools_ps7_0_axi_periph_imp_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_ps7_0_axi_periph_imp_xbar_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_xbar_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_xbar_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ps7_0_axi_periph_imp_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_ps7_0_axi_periph_imp_auto_pc_1" Part="xc7z020clg400-1" ConstrsSet="logictools_ps7_0_axi_periph_imp_auto_pc_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_ps7_0_axi_periph_imp_auto_pc_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_auto_pc_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_auto_pc_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ps7_0_axi_periph_imp_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_ps7_0_axi_periph_imp_auto_pc_0" Part="xc7z020clg400-1" ConstrsSet="logictools_ps7_0_axi_periph_imp_auto_pc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_ps7_0_axi_periph_imp_auto_pc_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_auto_pc_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_auto_pc_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_ps7_0_fclk0_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_rst_ps7_0_fclk0_0" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_ps7_0_fclk0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_rst_ps7_0_fclk0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_ps7_0_fclk0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_ps7_0_fclk0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intc_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_intc_0" Part="xc7z020clg400-1" ConstrsSet="logictools_intc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_intc_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intc_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intc_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_iic_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_iic_0" Part="xc7z020clg400-1" ConstrsSet="logictools_iic_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_iic_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_iic_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_iic_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_distributor_arduino_gpio_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_distributor_arduino_gpio_0" Part="xc7z020clg400-1" ConstrsSet="logictools_distributor_arduino_gpio_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_distributor_arduino_gpio_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_distributor_arduino_gpio_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_distributor_arduino_gpio_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dff_en_reset_vector_0_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_dff_en_reset_vector_0_2" Part="xc7z020clg400-1" ConstrsSet="logictools_dff_en_reset_vector_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_dff_en_reset_vector_0_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_controllers_reg_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_controllers_reg_0" Part="xc7z020clg400-1" ConstrsSet="logictools_controllers_reg_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_controllers_reg_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_controllers_reg_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_controllers_reg_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mux_vector_0_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_mux_vector_0_1" Part="xc7z020clg400-1" ConstrsSet="logictools_mux_vector_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_mux_vector_0_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mux_vector_0_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mux_vector_0_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_boolean_generator_0_synth_1" Type="Ft3:Synth" SrcSet="logictools_boolean_generator_0" Part="xc7z020clg400-1" ConstrsSet="logictools_boolean_generator_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_boolean_generator_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_boolean_generator_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_boolean_generator_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_auto_ds_2_synth_1" Type="Ft3:Synth" SrcSet="logictools_axi_mem_intercon_imp_auto_ds_2" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_auto_ds_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axi_mem_intercon_imp_auto_ds_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_auto_ds_1_synth_1" Type="Ft3:Synth" SrcSet="logictools_axi_mem_intercon_imp_auto_ds_1" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_auto_ds_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/logictools_axi_mem_intercon_imp_auto_ds_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 4 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ilmb_v10_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_ilmb_v10_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_ilmb_v10_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_lmb_bram_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_if_cntlr_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_if_cntlr_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_lmb_bram_if_cntlr_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_axi_periph_imp_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_axi_periph_imp_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_axi_periph_imp_xbar_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_xbar_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_xbar_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_axi_periph_imp_auto_cc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_axi_periph_imp_auto_cc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_axi_periph_imp_auto_cc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_auto_cc_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_auto_cc_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_axi_periph_imp_auto_cc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_axi_periph_imp_auto_cc_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_axi_periph_imp_auto_cc_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_auto_cc_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_axi_periph_imp_auto_cc_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_bram_ctrl_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_bram_ctrl_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_bram_ctrl_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_timer_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_timer_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_timer_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_timer_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_timer_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dff_en_reset_vector_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_dff_en_reset_vector_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_dff_en_reset_vector_0_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_iic_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_iic_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_iic_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_iic_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_iic_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_gpio_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_gpio_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_gpio_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_gpio_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_gpio_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_microblaze_0_axi_periph_imp_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_microblaze_0_axi_periph_imp_xbar_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_microblaze_0_axi_periph_imp_xbar_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_microblaze_0_axi_periph_imp_xbar_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_microblaze_0_axi_periph_imp_xbar_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_bram_ctrl_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_bram_ctrl_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_fsm_bram_ctrl_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_bram_ctrl_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_bram_ctrl_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_bram_rst_addr_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_bram_rst_addr_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_fsm_bram_rst_addr_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_bram_rst_addr_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_bram_rst_addr_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_timer_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_timer_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_timer_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_timer_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_timer_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_spi_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_spi_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_spi_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_spi_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_spi_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_clk_wiz_1_100M_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_clk_wiz_1_100M_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_rst_clk_wiz_1_100M_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_bram_ctrl_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_bram_ctrl_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_bram_ctrl_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_ps7_0_fclk1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_ps7_0_fclk1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_rst_ps7_0_fclk1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_ps7_0_fclk1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_ps7_0_fclk1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_system_interrupts_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_system_interrupts_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_system_interrupts_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_system_interrupts_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_system_interrupts_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_io_switch_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_io_switch_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_io_switch_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_io_switch_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_io_switch_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intr_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_intr_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_intr_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intr_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intr_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_intc_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_intc_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intc_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intc_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_debouncer_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_debouncer_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_debouncer_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_debouncer_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_debouncer_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_debouncer_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_debouncer_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_debouncer_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_debouncer_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_debouncer_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_debouncer_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_debouncer_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_debouncer_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_debouncer_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_debouncer_2_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_debouncer_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_debouncer_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_debouncer_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_debouncer_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_debouncer_3_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mux_vector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mux_vector_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mux_vector_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mux_vector_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mux_vector_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_cdma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_cdma_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axi_cdma_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_cdma_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_cdma_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axi_mem_intercon_imp_xbar_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_xbar_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_xbar_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_auto_pc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axi_mem_intercon_imp_auto_pc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_pc_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_pc_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_auto_ds_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_auto_ds_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axi_mem_intercon_imp_auto_ds_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dlmb_v10_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_dlmb_v10_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_dlmb_v10_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ilmb_v10_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_ilmb_v10_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_ilmb_v10_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_lmb_bram_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intr_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_intr_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_intr_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intr_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intr_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_if_cntlr_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_if_cntlr_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_lmb_bram_if_cntlr_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dlmb_v10_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_dlmb_v10_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_dlmb_v10_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dff_en_reset_vector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_dff_en_reset_vector_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_dff_en_reset_vector_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_gpio_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_gpio_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_gpio_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_gpio_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_gpio_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_io_switch_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_io_switch_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_fsm_io_switch_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_io_switch_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_io_switch_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_generator_mem_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_generator_mem_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_fsm_generator_mem_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_generator_mem_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_generator_mem_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_fsm_controller_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_fsm_controller_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_fsm_controller_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_fsm_controller_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_fsm_controller_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_spi_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_spi_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_spi_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_spi_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_spi_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mb_bram_ctrl_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mb_bram_ctrl_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mb_bram_ctrl_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mb_bram_ctrl_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_microblaze_0_axi_periph_imp_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_microblaze_0_axi_periph_imp_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_microblaze_0_axi_periph_imp_xbar_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_microblaze_0_axi_periph_imp_xbar_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_microblaze_0_axi_periph_imp_xbar_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_clk_wiz_1_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_clk_wiz_1_100M_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_rst_clk_wiz_1_100M_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_if_cntlr_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_if_cntlr_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_lmb_bram_if_cntlr_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_if_cntlr_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_lmb_bram_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_lmb_bram_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_lmb_bram_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_lmb_bram_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ilmb_v10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_ilmb_v10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_ilmb_v10_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ilmb_v10_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dlmb_v10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_dlmb_v10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_dlmb_v10_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dlmb_v10_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_io_switch_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_io_switch_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_io_switch_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_io_switch_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_io_switch_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intr_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_intr_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_intr_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intr_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intr_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_interface_switch_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_interface_switch_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_interface_switch_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_interface_switch_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_interface_switch_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_function_sel_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_function_sel_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_function_sel_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_function_sel_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_function_sel_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intc_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_intc_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_intc_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intc_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intc_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_control_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_control_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_pattern_control_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_control_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_control_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_data_bram_ctrl_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_data_bram_ctrl_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_pattern_data_bram_ctrl_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_data_bram_ctrl_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_data_bram_ctrl_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_generator_mem_tri_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_generator_mem_tri_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_pattern_generator_mem_tri_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_generator_mem_tri_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_generator_mem_tri_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_mem_data_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_mem_data_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_pattern_mem_data_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_mem_data_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_mem_data_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_nsamples_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_nsamples_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_pattern_nsamples_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_nsamples_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_nsamples_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_pattern_tri_bram_ctrl_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_pattern_tri_bram_ctrl_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_pattern_tri_bram_ctrl_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_pattern_tri_bram_ctrl_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_pattern_tri_bram_ctrl_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_clk_wiz_1_100M_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_clk_wiz_1_100M_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_rst_clk_wiz_1_100M_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_clk_wiz_1_100M_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_dma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_dma_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axi_dma_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_dma_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_dma_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_1_imp_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_1_imp_auto_pc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axi_mem_intercon_1_imp_auto_pc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_1_imp_auto_pc_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_1_imp_auto_pc_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axis_data_fifo_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axis_data_fifo_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axis_data_fifo_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axis_data_fifo_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axis_data_fifo_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_trace_cntrl_64_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_trace_cntrl_64_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_trace_cntrl_64_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_trace_cntrl_64_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_trace_cntrl_64_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_trace_control_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_trace_control_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_trace_control_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_trace_control_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_trace_control_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mdm_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mdm_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mdm_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mdm_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mdm_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ps7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_ps7_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_ps7_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ps7_0_axi_periph_imp_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_ps7_0_axi_periph_imp_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_ps7_0_axi_periph_imp_xbar_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_xbar_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_xbar_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ps7_0_axi_periph_imp_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_ps7_0_axi_periph_imp_auto_pc_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_ps7_0_axi_periph_imp_auto_pc_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_auto_pc_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_auto_pc_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_ps7_0_axi_periph_imp_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_ps7_0_axi_periph_imp_auto_pc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_ps7_0_axi_periph_imp_auto_pc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_auto_pc_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_ps7_0_axi_periph_imp_auto_pc_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_rst_ps7_0_fclk0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_rst_ps7_0_fclk0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_rst_ps7_0_fclk0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_rst_ps7_0_fclk0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_rst_ps7_0_fclk0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_intc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_intc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_intc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_intc_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_intc_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_iic_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_iic_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_iic_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_iic_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_iic_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_distributor_arduino_gpio_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_distributor_arduino_gpio_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_distributor_arduino_gpio_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_distributor_arduino_gpio_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_distributor_arduino_gpio_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_dff_en_reset_vector_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_dff_en_reset_vector_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_dff_en_reset_vector_0_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_dff_en_reset_vector_0_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_controllers_reg_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_controllers_reg_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_controllers_reg_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_controllers_reg_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_controllers_reg_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_mux_vector_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_mux_vector_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_mux_vector_0_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_mux_vector_0_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_mux_vector_0_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_boolean_generator_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_boolean_generator_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_boolean_generator_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_boolean_generator_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_boolean_generator_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_auto_ds_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_auto_ds_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axi_mem_intercon_imp_auto_ds_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="logictools_axi_mem_intercon_imp_auto_ds_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="logictools_axi_mem_intercon_imp_auto_ds_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="logictools_axi_mem_intercon_imp_auto_ds_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/logictools_axi_mem_intercon_imp_auto_ds_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2025"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
