operation,operand1,operand2,operand3,opcode
LD,reg(dest),reg(A),(don’t care),0101
LD,reg(dest),<8 bit --,-- value>,0100
ADD,reg(dest),reg(A),reg(B),1111
ADD,reg(dest),reg(A),<value>,1110
SUB,reg(dest),reg(A),reg(B),1101
SUB,reg(dest),reg(A),<value>,1100
AND,reg(dest),reg(A),reg(B),1011
AND,reg(dest),reg(A),<value>,1010
OR,reg(dest),reg(A),reg(B),1001
OR,reg(dest),reg(A),<value>,1000