<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>CORESDR_AXI</spirit:name>
  <spirit:version>2.0.116</spirit:version>
  <spirit:busInterfaces>
  <spirit:busInterface>
    <spirit:name>AXI_SLAVE</spirit:name>
    <spirit:busType spirit:vendor="AMBA" spirit:library="AMBA3" spirit:name="AXI" spirit:version="r1p0_5"/>
    <spirit:slave></spirit:slave>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>AWID</spirit:componentSignalName><spirit:busSignalName>AWID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>AWADDR</spirit:componentSignalName><spirit:busSignalName>AWADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>AWLEN</spirit:componentSignalName><spirit:busSignalName>AWLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>AWSIZE</spirit:componentSignalName><spirit:busSignalName>AWSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>AWBURST</spirit:componentSignalName><spirit:busSignalName>AWBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>AWLOCK</spirit:componentSignalName><spirit:busSignalName>AWLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>AWVALID</spirit:componentSignalName><spirit:busSignalName>AWVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>AWREADY</spirit:componentSignalName><spirit:busSignalName>AWREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>WID</spirit:componentSignalName><spirit:busSignalName>WID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>WDATA</spirit:componentSignalName><spirit:busSignalName>WDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>WSTRB</spirit:componentSignalName><spirit:busSignalName>WSTRB</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>WLAST</spirit:componentSignalName><spirit:busSignalName>WLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>WVALID</spirit:componentSignalName><spirit:busSignalName>WVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>WREADY</spirit:componentSignalName><spirit:busSignalName>WREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>BID</spirit:componentSignalName><spirit:busSignalName>BID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>BRESP</spirit:componentSignalName><spirit:busSignalName>BRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>BVALID</spirit:componentSignalName><spirit:busSignalName>BVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>BREADY</spirit:componentSignalName><spirit:busSignalName>BREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>ARID</spirit:componentSignalName><spirit:busSignalName>ARID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>ARADDR</spirit:componentSignalName><spirit:busSignalName>ARADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>ARLEN</spirit:componentSignalName><spirit:busSignalName>ARLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>ARSIZE</spirit:componentSignalName><spirit:busSignalName>ARSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>ARBURST</spirit:componentSignalName><spirit:busSignalName>ARBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>ARLOCK</spirit:componentSignalName><spirit:busSignalName>ARLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>ARVALID</spirit:componentSignalName><spirit:busSignalName>ARVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>ARREADY</spirit:componentSignalName><spirit:busSignalName>ARREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>RID</spirit:componentSignalName><spirit:busSignalName>RID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>RDATA</spirit:componentSignalName><spirit:busSignalName>RDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>RRESP</spirit:componentSignalName><spirit:busSignalName>RRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>RLAST</spirit:componentSignalName><spirit:busSignalName>RLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>RVALID</spirit:componentSignalName><spirit:busSignalName>RVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>RREADY</spirit:componentSignalName><spirit:busSignalName>RREADY</spirit:busSignalName></spirit:signalName></spirit:signalMap>
    <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-Base-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>TB_USER_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_ANY_SIMULATION_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-Base-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs-Docs-ALL</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs-ALL"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>ACLK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARESETN</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>AWID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>AWADDR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>AWLEN</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>AWSIZE</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>AWBURST</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>AWLOCK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>AWVALID</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>AWREADY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WDATA</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>63</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WSTRB</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WLAST</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WVALID</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WREADY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BREADY</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BRESP</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BVALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARADDR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARLEN</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARSIZE</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARBURST</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARLOCK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARVALID</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ARREADY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RREADY</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RDATA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>63</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RRESP</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RLAST</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RVALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SDRCLK</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>OE</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>13</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CS_N</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="id('SDRAM_CHIPS') - 1" spirit:resolve="dependent">7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DQM</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="floor(id('SDRAM_DQSIZE') div 8) - 1" spirit:resolve="dependent">3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CKE</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RAS_N</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CAS_N</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>WE_N</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DQ</spirit:name>
        <spirit:direction>inout</spirit:direction>
        <spirit:left spirit:dependency="id('SDRAM_DQSIZE') - 1" spirit:resolve="dependent">7</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:pad>true</actel-cc:pad></spirit:vendorExtensions>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" spirit:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">19</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_CHIPS" spirit:name="SDRAM_CHIPS" spirit:prompt="Number of chip selects" spirit:dataType="int" spirit:configGroups="Core Parameters" spirit:resolve="user" spirit:minimum="1" spirit:maximum="8">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_COLBITS" spirit:name="SDRAM_COLBITS" spirit:prompt="Number of SDRAM column bits" spirit:dataType="int" spirit:configGroups="Core Parameters" spirit:resolve="user" spirit:minimum="8" spirit:maximum="12">12</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_ROWBITS" spirit:name="SDRAM_ROWBITS" spirit:prompt="Number of SDRAM row bits" spirit:dataType="int" spirit:configGroups="Core Parameters" spirit:resolve="user" spirit:minimum="11" spirit:maximum="14">14</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_CHIPBITS" spirit:name="SDRAM_CHIPBITS" spirit:prompt="Number of encoded chip select bits" spirit:dataType="int" spirit:configGroups="Core Parameters" spirit:resolve="user" spirit:minimum="1" spirit:maximum="3">3</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_BANKSTATMODULES" spirit:name="SDRAM_BANKSTATMODULES" spirit:prompt="Number of bank status modules" spirit:dataType="int" spirit:configGroups="Core Parameters" spirit:resolve="user" spirit:minimum="4" spirit:maximum="8">4</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SDRAM_DQSIZE" spirit:name="SDRAM_DQSIZE" spirit:prompt="Memory Width:" spirit:dataType="int" spirit:choiceRef="Choice_SDRAM_DQSIZE" spirit:configGroups="Core Parameters" spirit:resolve="user">16</spirit:hwParameter>
      <spirit:hwParameter spirit:id="RAS" spirit:name="RAS" spirit:prompt="Active to precharge timing (# clock cycles)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="1" spirit:maximum="10">2</spirit:hwParameter>
      <spirit:hwParameter spirit:id="RCD" spirit:name="RCD" spirit:prompt="Active to read or write delay (# clock cycles)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="2" spirit:maximum="5">2</spirit:hwParameter>
      <spirit:hwParameter spirit:id="RRD" spirit:name="RRD" spirit:prompt="Active bank a to active bank b (# clock cycles)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="2" spirit:maximum="3">2</spirit:hwParameter>
      <spirit:hwParameter spirit:id="RP" spirit:name="RP" spirit:prompt="Precharge command period (# clock cycles)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="1" spirit:maximum="4">3</spirit:hwParameter>
      <spirit:hwParameter spirit:id="RC" spirit:name="RC" spirit:prompt="Active to active/auto-refresh command period (# clock cycles)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="3" spirit:maximum="12">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="RFC" spirit:name="RFC" spirit:prompt="Auto-refresh to active/auto-refresh command period (# clock cycles)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="2" spirit:maximum="14">9</spirit:hwParameter>
      <spirit:hwParameter spirit:id="WR" spirit:name="WR" spirit:prompt="Write recovery time" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="1" spirit:maximum="3">2</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MRD" spirit:name="MRD" spirit:prompt="load mode register command to active or refresh command (# clock cycles)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="1" spirit:maximum="7">2</spirit:hwParameter>
      <spirit:hwParameter spirit:id="CL" spirit:name="CL" spirit:prompt="CAS latency (# clock cycles)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="1" spirit:maximum="4">2</spirit:hwParameter>
      <spirit:hwParameter spirit:id="DELAY" spirit:name="DELAY" spirit:prompt="Initialization delay (ns)" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="10" spirit:maximum="65535">6800</spirit:hwParameter>
      <spirit:hwParameter spirit:id="REF" spirit:name="REF" spirit:prompt="Refresh Period" spirit:dataType="int" spirit:configGroups="Timing Parameters" spirit:resolve="user" spirit:minimum="10" spirit:maximum="65535">4096</spirit:hwParameter>
      <spirit:hwParameter spirit:id="REGDIMM" spirit:name="REGDIMM" spirit:prompt="Use bufferred/registered DIMM" spirit:dataType="int" spirit:choiceRef="Choice_REGDIMM" spirit:configGroups="Timing Parameters" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="AUTO_PCH" spirit:name="AUTO_PCH" spirit:prompt="Auto precharge" spirit:dataType="int" spirit:choiceRef="Choice_AUTO_PCH" spirit:configGroups="Timing Parameters" spirit:resolve="user">0</spirit:hwParameter>
    </spirit:hwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_license" spirit:resolve="user">U</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench:" spirit:dataType="string" actel-cc:choiceRef="Choice_testbench" spirit:resolve="user">User</actel-cc:variantParameter>
    </actel-cc:variantParameters>
    <actel-cc:script>Validate('The only valid SDRAM_BANKSTATMODULES parameter values are 4 and 8.', Or(Eq('SDRAM_BANKSTATMODULES', '4'), Eq('SDRAM_BANKSTATMODULES', '8')));\
</actel-cc:script></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_AUTO_PCH</spirit:name>
      <spirit:enumeration spirit:text="No">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Yes">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_license</spirit:name>
      <spirit:enumeration spirit:text="Obfuscated">O</spirit:enumeration>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_REGDIMM</spirit:name>
      <spirit:enumeration spirit:text="No">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Yes">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_SDRAM_DQSIZE</spirit:name>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
      <spirit:enumeration spirit:text="32">32</spirit:enumeration>
      <spirit:enumeration spirit:text="64">64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
      <spirit:enumeration spirit:text="User">User</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_STIMULUS_FILESET-U">
    <spirit:file>
      <spirit:name>rtl/vlog/test/AXI_Master.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/checker.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/clkgen.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/mt48lc4m16a2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/mt48lc16m16a2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/coresdr_axi_tb.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>coresdr_axi_tb</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>sim/wave.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/coresdr_axi.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fastinit.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fastsdram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/openbank.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/coresdr_axi.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fastinit.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fastsdram.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/openbank.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdr.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/coresdr_axi.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/fastinit.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/fastsdram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/openbank.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obsfuscated/coresdr.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obsfuscated/coresdr_axi.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obsfuscated/fastinit.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obsfuscated/fastsdram.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obsfuscated/openbank.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORESDR_AXI_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-Docs-ALL">
    <spirit:file>
      <spirit:name>docs/CoreSDR_AXI_HB.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/CoreSDR_AXI_RN.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>CoreSDR_AXI</actel-cc:displayName>
    <actel-cc:description>CoreSDR_AXI provides a high-performace interface to single-data-rate (SDR) synchronous dynamic random access memory (SDRAM) devices via an AMBA eXtensible Interface.</actel-cc:description>
    <actel-cc:packageTimestamp>20130304133821</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="false"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="11.0">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Peripherals">
      </actel-cc:category>
      <actel-cc:category name="Memory &amp; Controllers">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Market Segment">
      <actel-cc:category name="Aerospace">
      </actel-cc:category>
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Medical">
      </actel-cc:category>
      <actel-cc:category name="Consumer">
      </actel-cc:category>
      <actel-cc:category name="Multimedia">
      </actel-cc:category>
      <actel-cc:category name="Gaming">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Temperature Grade" style="hidden">
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Commercial">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Interface Type">
      <actel-cc:category name="AmbaBus">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
    </actel-cc:categories>
  </spirit:vendorExtensions>
</spirit:component>
