module disxx.disasm.decoder.LoadsAndStores.MemoryTags.SubDecoder;

import disxx.disasm.operand.LoadsAndStoresAddress;
import disxx.disasm.DisassemblyError;
import disxx.disasm.operand.Immediate;
import disxx.disasm.operand.Register;
import disxx.disasm.InstructionIdentifier;
import disxx.disasm.utility.bits;

namespace disxx::disasm::decoder::LoadsAndStores::MemoryTags
{
	SubDecoder::SubDecoder(void) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{}
	{}

	SubDecoder::SubDecoder(std::uint32_t insn, std::uint64_t addr) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{insn, addr}
	{}

	SubDecoder::SubDecoder(const SubDecoder &other) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{other}
	{}

	SubDecoder &SubDecoder::operator=(const SubDecoder &other) noexcept
	{
		if (this != &other)
			[[maybe_unused]] const auto &_{disxx::disasm::decoder::abstract::SubDecoder::operator=(other)};
		return *this;
	}

	SubDecoder::SubDecoder(SubDecoder &&other) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{std::move(other)}
	{}

	SubDecoder &SubDecoder::operator=(SubDecoder &&other) noexcept
	{
		[[maybe_unused]] const auto &_{disxx::disasm::decoder::abstract::SubDecoder::operator=(std::move(other))};
		return *this;
	}

	std::unique_ptr<disxx::disasm::decoder::abstract::SubDecoder> SubDecoder::Clone(void) const noexcept
	{ return std::make_unique<std::decay_t<decltype(*this)>>(*this); }

	DisassemblyResult SubDecoder::Decode(void) const noexcept
	{
        // +--------+---+-+----+---+--+--+
        // |11011001|opc|1|imm9|op2|Rn|Rt|
        // +--------+---+-+----+---+--+--+

        static constexpr std::array<InstructionIdentifier, 4> insnTable = {
            InstructionIdentifier::ID_STG, InstructionIdentifier::ID_STZG,
            InstructionIdentifier::ID_ST2G, InstructionIdentifier::ID_STZ2G
        };

        unsigned short int opc, op2, Rn, Rt;
        opc = utility::bits::extract<unsigned short int, std::uint32_t, 22, 23>(this->m_Insn);
        op2 = utility::bits::extract<unsigned short int, std::uint32_t, 10, 11>(this->m_Insn);
        Rn = utility::bits::extract<unsigned short int, std::uint32_t, 5, 9>(this->m_Insn);
        Rt = utility::bits::extract<unsigned short int, std::uint32_t, 0, 4>(this->m_Insn);
        disxx::disasm::operand::Immediate<signed short int, 9> imm9
        {
            utility::bits::extract<signed short int, std::uint32_t, 12, 20>(this->m_Insn),
            disxx::disasm::operand::Immediate<signed short int, 9>::Option::OPT_SIGNEXTEND
        }; imm9 <<= static_cast<unsigned short int>(4);

        if (opc != 0b01 && imm9.GetValue() != 0b000000000 && op2 == 0b00) [[unlikely]]
            return std::unexpected{disxx::disasm::DisassemblyError{this->m_Insn}};

        const auto result
        {
            [this, opc, op2, &imm9](void) -> std::expected<InstructionIdentifier, disxx::disasm::DisassemblyError>
            {
                if (op2 != 0b00)
                    return insnTable.at(opc);

                // Return a value or throw an error
                const auto raw{imm9.GetValue()};
                switch (opc)
                {
                  case 0b00:
                    if (raw == 0b000000000) [[likely]]
                        return InstructionIdentifier::ID_STZGM;
                    return std::unexpected{disxx::disasm::DisassemblyError{this->m_Insn}};
    
                  case 0b01:
                    return InstructionIdentifier::ID_LDG;
    
                  case 0b10:
                    if (raw == 0b000000000) [[likely]]
                        return InstructionIdentifier::ID_STGM;
                    return std::unexpected{disxx::disasm::DisassemblyError{this->m_Insn}};
    
                  default:
                    if (raw == 0b000000000) [[likely]]
                        return InstructionIdentifier::ID_LDGM;
                    return std::unexpected{disxx::disasm::DisassemblyError{this->m_Insn}};
                }
            }()
        };

        if (!result) [[unlikely]]
            return std::unexpected{disxx::disasm::DisassemblyError{result.error()}};
        const auto &insn{*result};

        this->m_Operands.emplace_back
		(
			std::make_unique<disxx::disasm::operand::Register>
			(
				disxx::disasm::operand::Register::Type::TYPE_X,
				Rt,
				!imm9.GetValue() && !op2 ? false : true
			)
		);
		this->m_Operands.emplace_back
		(
			std::make_unique<disxx::disasm::operand::LoadsAndStoresAddress>
			(
				disxx::disasm::operand::Register
				{
					disxx::disasm::operand::Register::Type::TYPE_X,
					Rn,
					true
				}
			)
		);
        
        switch (op2)
        {
          case 0b01:
            if (imm9.GetValue())
                this->m_Operands.emplace_back(std::make_unique<disxx::disasm::operand::Immediate<signed short int, 9>>(imm9));
            return std::make_pair(insn, std::move(this->m_Operands));

          case 0b10:
            static_cast<disxx::disasm::operand::LoadsAndStoresAddress *>(this->m_Operands.rbegin()->get())
                ->AddImmediatePreIndexedOffset(imm9, disxx::disasm::operand::LoadsAndStoresAddress::PreIndexedOffsetKind::IDX_REGULAR);
            return std::make_pair(insn, std::move(this->m_Operands));

          case 0b11:
            static_cast<disxx::disasm::operand::LoadsAndStoresAddress *>(this->m_Operands.rbegin()->get())
                ->AddImmediatePreIndexedOffset(imm9, disxx::disasm::operand::LoadsAndStoresAddress::PreIndexedOffsetKind::IDX_ACCUMULATIVE);
            return std::make_pair(insn, std::move(this->m_Operands));

          default:
            static_cast<disxx::disasm::operand::LoadsAndStoresAddress *>(this->m_Operands.rbegin()->get())
                ->AddImmediatePreIndexedOffset(imm9, disxx::disasm::operand::LoadsAndStoresAddress::PreIndexedOffsetKind::IDX_REGULAR);
            return std::make_pair(insn, std::move(this->m_Operands));
        }
	}
} /* disxx::disasm::decoder::LoadsAndStores::MemoryTags */
