// autogenerated
#define GBUS_MEM_RANGE_HOST_INTERFACE_1 0x00010000
#define WRITE_FIFO_RAM_DEPTH_RINGA 856
#define GBUS_MEM_RANGE_XPU_BLOCK 0x00040000
#define GBUS_MEM_RANGE_HOST_INTERFACE_2 0x00010000
#define GBUS_MEM_RANGE_TRANSPORT_DEMUX 0x00100000
#define READ_FIFO_RAM_DEPTH_RINGA 1040
#define WRITE_FIFO_RAM_DEPTH_RINGB 684
#define READ_FIFO_RAM_DEPTH_RINGB 824
#define WRITE_FIFO_RAM_DEPTH_RINGC 0
#define READ_FIFO_RAM_DEPTH_RINGC 0
#define MAX_HUB_IRQ_SOURCES_CNT 32
#define GBUS_MEM_BASE_XPU_BLOCK 0x00800000
#define GBUS_MEM_BASE_BVP 0x01000000
#define WCH_IDS_RINGA {0x29, 0x27, 0x26, 0x06, 0x05, 0x25, 0x33, 0x32, 0x31, 0x30, 0x2B, 0x2A, 0x18, 0x17, 0x13, 0x12, 0x10, 0x0F, 0x0B, 0x0A, 0x23, 0x22, 0x21, 0x20}
#define GBUS_REG_BASE_CPU_BLOCK 0x00111000
#define WCH_IDS_RINGB {0x36, 0x35, 0x28, 0x1F, 0x1E, 0x23, 0x22, 0x21, 0x20, 0x1A, 0x15, 0x06, 0x04, 0x1D, 0x1C, 0x33, 0x32, 0x31, 0x30}
#define NT_RINGA 34
#define GBUS_MEM_BASE_VIDEO_TRANSCODER_0 0x00900000
#define GBUS_REG_BASE_VIDEO_DECODER_0 0x00106000
#define WCH_IDS_RINGC 0x00
#define NT_RINGB 27
#define GBUS_MEM_BASE_VIDEO_TRANSCODER_1 0x00940000
#define GBUS_REG_BASE_VIDEO_DECODER_1 0x00113000
#define NT_RINGC 0
#define GBUS_MEM_BASE_AUDIO_BLOCK 0x02000000
#define GBUS_REG_BASE_GPU_BLOCK 0x00101000
#define GBUS_REG_BASE_TRANSPORT_DEMUX 0x00105000
#define GBUS_REG_BASE_BVP 0x00115000
#define GBUS_REG_RANGE_XPU_BLOCK 0x00001000
#define GBUS_EXT_BASE_HUB 0x30000000
#define GBUS_REG_BASE_AUDIO_BLOCK 0x00114000
#define GBUS_MEM_RANGE_VIDEO_TRANSCODER_0 0x00040000
#define GBUS_MEM_RANGE_VIDEO_TRANSCODER_1 0x00040000
#define GBUS_MEM_BASE_HOST_INTERFACE_1 0x00200000
#define GBUS_MEM_BASE_HUB 0x00400000
#define GBUS_REG_RANGE_HOST_INTERFACE_1 0x00001000
#define GBUS_MEM_BASE_HOST_INTERFACE_2 0x00210000
#define GBUS_REG_RANGE_HOST_INTERFACE_2 0x00001000
#define GBUS_REG_BASE_VIDEO_TRANSCODER_0 0x00104000
#define GBUS_EXT_RANGE_HOST_INTERFACE_1 0x10000000
#define GBUS_REG_BASE_VIDEO_TRANSCODER_1 0x00116000
#define GBUS_REG_RANGE_VIDEO_TRANSCODER_0 0x00001000
#define RING_ID_RINGA 1
#define BLOCK_ID_HOST_INTERFACE_1 0x000000A0
#define GBUS_REG_RANGE_VIDEO_DECODER_0 0x00001000
#define GBUS_REG_RANGE_VIDEO_TRANSCODER_1 0x00001000
#define NW_RINGA 24
#define RING_ID_RINGB 2
#define BLOCK_ID_HOST_INTERFACE_2 0x000000B0
#define GBUS_REG_RANGE_VIDEO_DECODER_1 0x00001000
#define SOFT_IRQ_SOURCES_CNT 24
#define NW_RINGB 19
#define RING_ID_RINGC 3
#define BLOCK_ID_BVP 0x00000050
#define GBUS_REG_BASE_HUB 0x00000000
#define GBUS_REG_BASE_XPU_BLOCK 0x00103000
#define NW_RINGC 0
#define GBUS_EXT_BASE_HOST_INTERFACE_1 0x50000000
#define GBUS_REG_RANGE_TRANSPORT_DEMUX 0x00001000
#define GBUS_REG_RANGE_BVP 0x00001000
#define BLOCK_ID_AUDIO_BLOCK 0x00000060
#define GBUS_MEM_RANGE_BVP 0x00100000
#define GBUS_MEM_BASE_VIDEO_DECODER_0 0x00880000
#define RCH_IDS_RINGA {0x37, 0x29, 0x27, 0x26, 0x06, 0x05, 0x25, 0x33, 0x32, 0x31, 0x30, 0x2B, 0x2A, 0x19, 0x18, 0x17, 0x14, 0x13, 0x12, 0x11, 0x10, 0x0F, 0x0E, 0x0D, 0x0C, 0x0B, 0x0A, 0x09, 0x22, 0x21, 0x20}
#define GBUS_MEM_BASE_VIDEO_DECODER_1 0x008C0000
#define RCH_IDS_RINGB {0x36, 0x35, 0x28, 0x1F, 0x1E, 0x22, 0x21, 0x20, 0x1B, 0x1A, 0x16, 0x15, 0x14, 0x08, 0x07, 0x06, 0x05, 0x04, 0x1D, 0x1C, 0x33, 0x32, 0x31, 0x30}
#define GBUS_REG_RANGE_AUDIO_BLOCK 0x00001000
#define RCH_IDS_RINGC 0x00
#define GBUS_MEM_RANGE_AUDIO_BLOCK 0x00400000
#define GBUS_MEM_BASE_TRANSPORT_DEMUX 0x01100000
#define NR_RINGA 31
#define BLOCK_ID_CPU_BLOCK 0x00000020
#define NR_RINGB 24
#define NR_RINGC 0
#define GBUS_MEM_RANGE_CPU_BLOCK 0x00400000
#define BLOCK_ID_GPU_BLOCK 0x00000030
#define TOTAL_IRQ_SOURCES_CNT 131
#define DL_IDS_RINGA {0x34, 0x24}
#define DL_IDS_RINGB {0x24, 0x34}
#define GBUS_MEM_RANGE_GPU_BLOCK 0x00040000
#define GBUS_REG_RANGE_HUB 0x00100000
#define BLOCK_ID_VIDEO_TRANSCODER_0 0x00000080
#define DL_IDS_RINGC {0x00, 0x00}
#define GBUS_MEM_RANGE_HUB 0x00400000
#define BLOCK_ID_VIDEO_TRANSCODER_1 0x00000081
#define GBUS_MEM_BASE_CPU_BLOCK 0x02400000
#define GBUS_REG_BASE_HOST_INTERFACE_1 0x00102000
#define GBUS_MEM_BASE_GPU_BLOCK 0x00840000
#define GBUS_REG_BASE_HOST_INTERFACE_2 0x00112000
#define BLOCK_ID_VIDEO_DECODER_0 0x00000070
#define BLOCK_ID_VIDEO_DECODER_1 0x00000071
#define TH_IDS_RINGA {0x37, 0x34, 0x33, 0x32, 0x31, 0x30, 0x2B, 0x2A, 0x29, 0x27, 0x26, 0x25, 0x24, 0x23, 0x22, 0x21, 0x20, 0x19, 0x18, 0x17, 0x14, 0x13, 0x12, 0x11, 0x10, 0x0F, 0x0E, 0x0D, 0x0C, 0x0B, 0x0A, 0x09, 0x06, 0x05}
#define GBUS_REG_RANGE_CPU_BLOCK 0x00001000
#define GBUS_EXT_RANGE_HUB 0x10000000
#define TH_IDS_RINGB {0x36, 0x35, 0x34, 0x33, 0x32, 0x31, 0x30, 0x28, 0x24, 0x23, 0x22, 0x21, 0x20, 0x1F, 0x1E, 0x1D, 0x1C, 0x1B, 0x1A, 0x16, 0x15, 0x14, 0x08, 0x07, 0x06, 0x05, 0x04}
#define GBUS_DRAM_MEMORY 0x80000000
#define TH_IDS_RINGC 0x00
#define DLOAD_CACHE_SHARED_RINGA 0
#define GBUS_MEM_RANGE_VIDEO_DECODER_0 0x00040000
#define BLOCK_ID_TRANSPORT_DEMUX 0x00000090
#define BLOCK_ID_XPU_BLOCK 0x00000040
#define DLOAD_CACHE_SHARED_RINGB 0
#define GBUS_MEM_RANGE_VIDEO_DECODER_1 0x00040000
#define DLOAD_CACHE_SHARED_RINGC 1
#define GBUS_REG_RANGE_GPU_BLOCK 0x00001000
