#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_00000241cfd62ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000241cfd62c60 .scope module, "UART_FIFO_SWEEPER_TB" "UART_FIFO_SWEEPER_TB" 3 3;
 .timescale -9 -12;
P_00000241cfd4e5c0 .param/l "BAUD_RATE" 0 3 7, +C4<00000000000000011100001000000000>;
P_00000241cfd4e5f8 .param/l "BIT_PERIOD" 0 3 8, +C4<00000000000000000010000111101000>;
P_00000241cfd4e630 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000010100>;
L_00000241cfd14270 .functor NOT 1, L_00000241cfd463c0, C4<0>, C4<0>, C4<0>;
L_00000241d01274a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000241d01217b0_0 .net *"_ivl_9", 3 0, L_00000241d01274a8;  1 drivers
v00000241d0122e30_0 .net "baud_clk", 0 0, L_00000241d0180a10;  1 drivers
v00000241d0121850_0 .var "clk_50m", 0 0;
v00000241d0122f70_0 .net "dac_data", 7 0, v00000241cfd57df0_0;  1 drivers
v00000241d0121f30_0 .net "data_valid", 0 0, v00000241d011c5a0_0;  1 drivers
v00000241d0122570_0 .net "dds_freq", 31 0, v00000241d011c6e0_0;  1 drivers
v00000241d0122930_0 .net "fifo_data_out", 87 0, v00000241d011f370_0;  1 drivers
v00000241d01226b0_0 .net "fifo_empty", 0 0, L_00000241d0121fd0;  1 drivers
v00000241d0122750_0 .net "fifo_full", 0 0, L_00000241d0121210;  1 drivers
v00000241d0122250_0 .net "fifo_output", 7 0, L_00000241d017f6b0;  1 drivers
v00000241d01218f0_0 .net "frequency_update", 0 0, v00000241d011de00_0;  1 drivers
v00000241d0121d50_0 .net "i_component", 39 0, v00000241d011cd20_0;  1 drivers
v00000241d01213f0_0 .net "output_fifo_empty", 0 0, L_00000241cfd463c0;  1 drivers
v00000241d0122bb0_0 .net "phase_accumulator_reset", 0 0, v00000241cfd58070_0;  1 drivers
v00000241d01222f0_0 .net "q_component", 39 0, v00000241d011d360_0;  1 drivers
v00000241d01227f0_0 .net "q_dac_data", 7 0, v00000241cfd582f0_0;  1 drivers
v00000241d0121990_0 .net "read_fifo_flag", 0 0, v00000241d011cdc0_0;  1 drivers
v00000241d0122430_0 .var "reset", 0 0;
v00000241d01215d0_0 .var "rx", 0 0;
v00000241d01212b0_0 .net "sweep_done", 0 0, v00000241d011e830_0;  1 drivers
v00000241d01221b0_0 .net "sweep_start", 0 0, v00000241d011ec90_0;  1 drivers
L_00000241d0127148 .functor BUFT 1, C4<00000000000000001111111111111111000000000110010000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000241d0121b70_0 .net "sweeper_fifo_data", 79 0, L_00000241d0127148;  1 drivers
v00000241d0121df0_0 .net "sweeper_fifo_rd_en", 0 0, v00000241d011da40_0;  1 drivers
v00000241d0123010_0 .net "tx", 0 0, v00000241d011c1e0_0;  1 drivers
E_00000241cfd4c4f0 .event anyedge, v00000241d011e830_0;
L_00000241d017f890 .concat [ 88 0 0 0], v00000241d011f370_0;
L_00000241d0180970 .concat [ 8 4 0 0], v00000241cfd57df0_0, L_00000241d01274a8;
L_00000241d017fb10 .concat [ 40 40 0 0], v00000241d011cd20_0, v00000241d011d360_0;
S_00000241cfd06d90 .scope module, "br" "Baud_Rate" 3 129, 4 13 0, S_00000241cfd62c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /OUTPUT 1 "rxclk_en";
    .port_info 2 /OUTPUT 1 "txclk_en";
P_00000241cfd564e0 .param/l "BAUD" 0 4 14, +C4<00000000000000011100001000000000>;
P_00000241cfd56518 .param/l "RX_ACC_MAX" 0 4 22, +C4<0000000000000000000000000000000000000000000000000000000000011011>;
P_00000241cfd56550 .param/l "RX_ACC_WIDTH" 0 4 24, +C4<00000000000000000000000000000101>;
P_00000241cfd56588 .param/l "TX_ACC_MAX" 0 4 23, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000>;
P_00000241cfd565c0 .param/l "TX_ACC_WIDTH" 0 4 25, +C4<00000000000000000000000000001001>;
L_00000241d0127778 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000241cfd58cf0_0 .net/2u *"_ivl_0", 4 0, L_00000241d0127778;  1 drivers
L_00000241d01277c0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v00000241cfd596f0_0 .net/2u *"_ivl_4", 8 0, L_00000241d01277c0;  1 drivers
v00000241cfd589d0_0 .net "clk_50m", 0 0, v00000241d0121850_0;  1 drivers
v00000241cfd58b10_0 .var "rx_acc", 4 0;
v00000241cfd57d50_0 .net "rxclk_en", 0 0, L_00000241d0181050;  1 drivers
v00000241cfd57e90_0 .var "tx_acc", 8 0;
v00000241cfd57fd0_0 .net "txclk_en", 0 0, L_00000241d0180a10;  alias, 1 drivers
E_00000241cfd4beb0 .event posedge, v00000241cfd589d0_0;
L_00000241d0181050 .cmp/eq 5, v00000241cfd58b10_0, L_00000241d0127778;
L_00000241d0180a10 .cmp/eq 9, v00000241cfd57e90_0, L_00000241d01277c0;
S_00000241cfd06f20 .scope module, "dds" "dds_sine_generator" 3 77, 5 3 0, S_00000241cfd62c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "freq_tuning_word";
    .port_info 3 /OUTPUT 8 "dac_data";
    .port_info 4 /OUTPUT 8 "q_dac_data";
    .port_info 5 /OUTPUT 1 "phase_accumulator_reset";
v00000241cfd587f0_0 .net "clk", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241cfd57df0_0 .var "dac_data", 7 0;
v00000241cfd57f30_0 .net "freq_tuning_word", 31 0, v00000241d011c6e0_0;  alias, 1 drivers
v00000241cfd58430_0 .var "phase_accumulator", 31 0;
v00000241cfd58070_0 .var "phase_accumulator_reset", 0 0;
v00000241cfd58110_0 .var "pre_freq_tuning_word", 31 0;
v00000241cfd582f0_0 .var "q_dac_data", 7 0;
v00000241cfd59150_0 .net "reset", 0 0, v00000241d0122430_0;  1 drivers
v00000241cfd581b0 .array "sine_rom", 255 0, 7 0;
E_00000241cfd4ccb0 .event posedge, v00000241cfd59150_0, v00000241cfd589d0_0;
S_00000241cfd1c000 .scope begin, "$unm_blk_67" "$unm_blk_67" 5 22, 5 22 0, S_00000241cfd06f20;
 .timescale -9 -12;
v00000241cfd58bb0_0 .var/i "i", 31 0;
S_00000241cfd1c190 .scope module, "fifo_output_module" "fifo_80_to_8" 3 102, 6 1 0, S_00000241cfd62c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 80 "din";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 8 "dout";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 8 "bytes_available";
P_00000241cfd4f010 .param/l "DEPTH" 0 6 4, +C4<00000000000000000000000011111111>;
P_00000241cfd4f048 .param/l "INPUT_WIDTH" 0 6 2, +C4<00000000000000000000000001010000>;
P_00000241cfd4f080 .param/l "OUTPUT_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
L_00000241cfd463c0 .functor AND 1, L_00000241d0180790, L_00000241d017ff70, C4<1>, C4<1>;
L_00000241cfd13f60 .functor AND 1, L_00000241d0180010, v00000241d011cdc0_0, C4<1>, C4<1>;
v00000241cfd598d0_0 .net *"_ivl_0", 31 0, L_00000241d01803d0;  1 drivers
v00000241cfd58d90_0 .net *"_ivl_10", 31 0, L_00000241d01808d0;  1 drivers
v00000241cfd59790_0 .net *"_ivl_14", 0 0, L_00000241d0180790;  1 drivers
v00000241cfd59330_0 .net *"_ivl_17", 0 0, L_00000241d017ff70;  1 drivers
L_00000241d01275c8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v00000241cfd59970_0 .net/2u *"_ivl_20", 3 0, L_00000241d01275c8;  1 drivers
v00000241cfd57ad0_0 .net *"_ivl_22", 0 0, L_00000241d0180010;  1 drivers
v00000241cfd58570_0 .net *"_ivl_26", 8 0, L_00000241d0180150;  1 drivers
L_00000241d0127610 .functor BUFT 1, C4<000001010>, C4<0>, C4<0>, C4<0>;
v00000241cfd593d0_0 .net/2u *"_ivl_28", 8 0, L_00000241d0127610;  1 drivers
L_00000241d01274f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241cfd57b70_0 .net *"_ivl_3", 22 0, L_00000241d01274f0;  1 drivers
v00000241cfd59470_0 .net *"_ivl_31", 8 0, L_00000241d0180c90;  1 drivers
v00000241cfd584d0_0 .net *"_ivl_32", 8 0, L_00000241d017f930;  1 drivers
L_00000241d0127658 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000241cfd57c10_0 .net *"_ivl_35", 4 0, L_00000241d0127658;  1 drivers
v00000241cfd58e30_0 .net *"_ivl_36", 8 0, L_00000241d017f390;  1 drivers
v00000241cfd57cb0_0 .net *"_ivl_4", 31 0, L_00000241d017f250;  1 drivers
v00000241cfd58610_0 .net *"_ivl_40", 31 0, L_00000241d017fed0;  1 drivers
L_00000241d01276a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241cfd58ed0_0 .net *"_ivl_43", 27 0, L_00000241d01276a0;  1 drivers
L_00000241d01276e8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000241cfd586b0_0 .net/2u *"_ivl_44", 31 0, L_00000241d01276e8;  1 drivers
v00000241cfd58890_0 .net *"_ivl_47", 31 0, L_00000241d017f9d0;  1 drivers
L_00000241d0127538 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241cfd58930_0 .net *"_ivl_7", 22 0, L_00000241d0127538;  1 drivers
L_00000241d0127580 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000241cfd58f70_0 .net/2u *"_ivl_8", 31 0, L_00000241d0127580;  1 drivers
v00000241cfd59010_0 .var "byte_pos", 3 0;
v00000241cfd590b0_0 .net "bytes_available", 7 0, L_00000241d017fa70;  1 drivers
v00000241cfd3fad0_0 .net "clk", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241cfd3f5d0_0 .var "current_word", 79 0;
v00000241cfd3edb0_0 .net "din", 79 0, L_00000241d017fb10;  1 drivers
v00000241cfd3f670_0 .net "dout", 7 0, L_00000241d017f6b0;  alias, 1 drivers
v00000241cfd3ee50_0 .net "empty", 0 0, L_00000241cfd463c0;  alias, 1 drivers
v00000241cfd3f030_0 .net "fifo_read", 0 0, L_00000241cfd13f60;  1 drivers
v00000241cfd3f0d0_0 .net "full", 0 0, L_00000241d0180fb0;  1 drivers
v00000241cfd3f7b0 .array "mem", 254 0, 79 0;
v00000241cfd3f850_0 .net "rd_en", 0 0, v00000241d011cdc0_0;  alias, 1 drivers
v00000241d011d0e0_0 .var "rd_ptr", 8 0;
v00000241d011d4a0_0 .net "reset", 0 0, v00000241d0122430_0;  alias, 1 drivers
v00000241d011d860_0 .var "word_valid", 0 0;
v00000241d011d2c0_0 .net "wr_en", 0 0, v00000241d011c5a0_0;  alias, 1 drivers
v00000241d011c820_0 .var "wr_ptr", 8 0;
L_00000241d01803d0 .concat [ 9 23 0 0], v00000241d011c820_0, L_00000241d01274f0;
L_00000241d017f250 .concat [ 9 23 0 0], v00000241d011d0e0_0, L_00000241d0127538;
L_00000241d01808d0 .arith/sum 32, L_00000241d017f250, L_00000241d0127580;
L_00000241d0180fb0 .cmp/eq 32, L_00000241d01803d0, L_00000241d01808d0;
L_00000241d0180790 .cmp/eq 9, v00000241d011c820_0, v00000241d011d0e0_0;
L_00000241d017ff70 .reduce/nor v00000241d011d860_0;
L_00000241d0180010 .cmp/eq 4, v00000241cfd59010_0, L_00000241d01275c8;
L_00000241d0180150 .arith/sub 9, v00000241d011c820_0, v00000241d011d0e0_0;
L_00000241d0180c90 .arith/mult 9, L_00000241d0180150, L_00000241d0127610;
L_00000241d017f930 .concat [ 4 5 0 0], v00000241cfd59010_0, L_00000241d0127658;
L_00000241d017f390 .arith/sum 9, L_00000241d0180c90, L_00000241d017f930;
L_00000241d017fa70 .part L_00000241d017f390, 0, 8;
L_00000241d017fed0 .concat [ 4 28 0 0], v00000241cfd59010_0, L_00000241d01276a0;
L_00000241d017f9d0 .arith/mult 32, L_00000241d017fed0, L_00000241d01276e8;
L_00000241d017f6b0 .part/v v00000241cfd3f5d0_0, L_00000241d017f9d0, 8;
S_00000241cfcd5030 .scope module, "pd" "phase_detector" 3 87, 7 1 0, S_00000241cfd62c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 12 "signal";
    .port_info 4 /INPUT 8 "ref_sig";
    .port_info 5 /INPUT 8 "ref_sig_q";
    .port_info 6 /OUTPUT 40 "q_component";
    .port_info 7 /OUTPUT 40 "i_component";
    .port_info 8 /OUTPUT 1 "data_valid";
P_00000241cfd4f380 .param/l "ACCUMULATE" 0 7 18, C4<01>;
P_00000241cfd4f3b8 .param/l "HOLD" 0 7 19, C4<10>;
P_00000241cfd4f3f0 .param/l "IDLE" 0 7 17, C4<00>;
v00000241d011d900_0 .net "clk", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241d011c5a0_0 .var "data_valid", 0 0;
v00000241d011c780_0 .var/s "i_accum", 39 0;
v00000241d011cd20_0 .var "i_component", 39 0;
v00000241d011d180_0 .var/s "i_product", 23 0;
v00000241d011d540_0 .var/s "q_accum", 39 0;
v00000241d011d360_0 .var "q_component", 39 0;
v00000241d011c140_0 .var/s "q_product", 23 0;
v00000241d011c8c0_0 .net "ref_sig", 7 0, v00000241cfd57df0_0;  alias, 1 drivers
v00000241d011c320_0 .net "ref_sig_q", 7 0, v00000241cfd582f0_0;  alias, 1 drivers
v00000241d011c3c0_0 .net "reset", 0 0, v00000241d0122430_0;  alias, 1 drivers
v00000241d011c960_0 .net "signal", 11 0, L_00000241d0180970;  1 drivers
v00000241d011cb40_0 .var "state", 1 0;
v00000241d011dae0_0 .net "trigger", 0 0, v00000241d011de00_0;  alias, 1 drivers
v00000241d011cf00_0 .var "trigger_delay", 0 0;
v00000241d011d9a0_0 .var "trigger_delay2", 0 0;
S_00000241cfcfd340 .scope task, "send_byte" "send_byte" 3 195, 3 195 0, S_00000241cfd62c60;
 .timescale -9 -12;
v00000241d011d400_0 .var "byte_to_send", 7 0;
TD_UART_FIFO_SWEEPER_TB.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d01215d0_0, 0, 1;
    %delay 8680000, 0;
    %fork t_1, S_00000241cfcfd4d0;
    %jmp t_0;
    .scope S_00000241cfcfd4d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241d011d5e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000241d011d5e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000241d011d400_0;
    %load/vec4 v00000241d011d5e0_0;
    %part/s 1;
    %store/vec4 v00000241d01215d0_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v00000241d011d5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241d011d5e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000241cfcfd340;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241d01215d0_0, 0, 1;
    %delay 8680000, 0;
    %end;
S_00000241cfcfd4d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 206, 3 206 0, S_00000241cfcfd340;
 .timescale -9 -12;
v00000241d011d5e0_0 .var/i "i", 31 0;
S_00000241cfd12a80 .scope module, "send_to_host" "UART_TX" 3 117, 8 13 0, S_00000241cfd62c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "clk_50m";
    .port_info 3 /INPUT 1 "clken";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
    .port_info 6 /OUTPUT 1 "read_fifo_flag";
P_00000241cfcfd660 .param/l "STATE_DATA" 1 8 29, C4<010>;
P_00000241cfcfd698 .param/l "STATE_IDLE" 1 8 27, C4<000>;
P_00000241cfcfd6d0 .param/l "STATE_LOAD" 1 8 31, C4<100>;
P_00000241cfcfd708 .param/l "STATE_START" 1 8 28, C4<001>;
P_00000241cfcfd740 .param/l "STATE_STOP" 1 8 30, C4<011>;
P_00000241cfcfd778 .param/l "STATE_WAIT" 1 8 32, C4<101>;
L_00000241d0127730 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000241d011d680_0 .net/2u *"_ivl_0", 2 0, L_00000241d0127730;  1 drivers
v00000241d011dea0_0 .var "bitpos", 2 0;
v00000241d011ca00_0 .net "clk_50m", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241d011cc80_0 .net "clken", 0 0, L_00000241d0180a10;  alias, 1 drivers
v00000241d011caa0_0 .var "data", 7 0;
v00000241d011db80_0 .net "din", 7 0, L_00000241d017f6b0;  alias, 1 drivers
v00000241d011cdc0_0 .var "read_fifo_flag", 0 0;
v00000241d011dd60_0 .var "state", 2 0;
v00000241d011c1e0_0 .var "tx", 0 0;
v00000241d011d720_0 .net "tx_busy", 0 0, L_00000241d0180330;  1 drivers
v00000241d011ce60_0 .net "wr_en", 0 0, L_00000241cfd14270;  1 drivers
L_00000241d0180330 .cmp/ne 3, v00000241d011dd60_0, L_00000241d0127730;
S_00000241cfd12c10 .scope module, "sweeper" "frequency_sweeper" 3 63, 9 1 0, S_00000241cfd62c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 88 "fifo_data";
    .port_info 3 /INPUT 1 "fifo_empty";
    .port_info 4 /OUTPUT 1 "fifo_rd_en";
    .port_info 5 /OUTPUT 32 "dds_freq";
    .port_info 6 /OUTPUT 1 "sweep_start";
    .port_info 7 /OUTPUT 1 "sweep_done";
    .port_info 8 /OUTPUT 1 "frequency_update";
    .port_info 9 /INPUT 16 "phase_error";
    .port_info 10 /OUTPUT 1 "pll_enable";
P_00000241cfcc70d0 .param/l "DECODE" 1 9 41, C4<111>;
P_00000241cfcc7108 .param/l "IDLE" 1 9 39, C4<000>;
P_00000241cfcc7140 .param/l "LOAD" 1 9 40, C4<001>;
P_00000241cfcc7178 .param/l "PLL_KI" 0 9 27, C4<00000000000000000001000000000000>;
P_00000241cfcc71b0 .param/l "PLL_KP" 0 9 28, C4<00000000000000000010000000000000>;
P_00000241cfcc71e8 .param/l "PLL_LOCK" 1 9 43, C4<011>;
P_00000241cfcc7220 .param/l "PLL_TRACK" 1 9 44, C4<100>;
P_00000241cfcc7258 .param/l "SWEEP" 1 9 42, C4<010>;
v00000241d011cfa0_0 .net "clk", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241d011d040_0 .var "cycle_counter", 15 0;
v00000241d011c280_0 .var "cycles_per_step", 15 0;
v00000241d011c6e0_0 .var "dds_freq", 31 0;
v00000241d011dcc0_0 .var "decode_stage", 2 0;
v00000241d011d220_0 .net "fifo_data", 87 0, L_00000241d017f890;  1 drivers
v00000241d011d7c0_0 .net "fifo_empty", 0 0, L_00000241d0121210;  alias, 1 drivers
v00000241d011da40_0 .var "fifo_rd_en", 0 0;
v00000241d011dc20_0 .var "freq_step", 31 0;
v00000241d011de00_0 .var "frequency_update", 0 0;
v00000241d011df40_0 .var "init_freq", 31 0;
v00000241d011dfe0_0 .var "instr_buffer", 87 0;
v00000241d011c460_0 .var "load_cycles", 2 0;
L_00000241d0127460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241d011c500_0 .net "phase_error", 15 0, L_00000241d0127460;  1 drivers
v00000241d011c640_0 .var "pll_enable", 0 0;
v00000241d011ea10_0 .var "pll_integral", 31 0;
v00000241d011f9b0_0 .var "pll_proportional", 31 0;
v00000241d011e8d0_0 .net "reset", 0 0, v00000241d0122430_0;  alias, 1 drivers
v00000241d011f7d0_0 .var "state", 2 0;
v00000241d011fc30_0 .var "step_counter", 7 0;
v00000241d011e830_0 .var "sweep_done", 0 0;
v00000241d011ec90_0 .var "sweep_start", 0 0;
S_00000241cfcc72a0 .scope module, "uart_fifo" "UART_RX_FIFO" 3 51, 10 1 0, S_00000241cfd62c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 88 "fifo_data_out";
    .port_info 4 /INPUT 1 "fifo_rd_en";
    .port_info 5 /OUTPUT 1 "fifo_empty";
    .port_info 6 /OUTPUT 1 "fifo_full";
    .port_info 7 /OUTPUT 1 "fifo_almost_full";
P_00000241cfd12da0 .param/l "FIFO_DEPTH" 0 10 4, +C4<00000000000000000000000000001011>;
P_00000241cfd12dd8 .param/l "FIFO_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
P_00000241cfd12e10 .param/l "IDLE" 1 10 27, C4<00>;
P_00000241cfd12e48 .param/l "UART_BAUD" 0 10 2, +C4<00000000000000011100001000000000>;
P_00000241cfd12e80 .param/l "WAIT_FOR_FIFO" 1 10 28, C4<01>;
P_00000241cfd12eb8 .param/l "WRITE_TO_FIFO" 1 10 29, C4<10>;
v00000241d0122cf0_0 .net "baud_clken", 0 0, L_00000241d0121a30;  1 drivers
v00000241d0122110_0 .net "clk_50m", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241d0121530_0 .net "fifo_almost_full", 0 0, L_00000241d0122070;  1 drivers
v00000241d0122c50_0 .net "fifo_data_out", 87 0, v00000241d011f370_0;  alias, 1 drivers
v00000241d0122d90_0 .net "fifo_empty", 0 0, L_00000241d0121fd0;  alias, 1 drivers
v00000241d0121670_0 .net "fifo_full", 0 0, L_00000241d0121210;  alias, 1 drivers
v00000241d0121c10_0 .net "fifo_rd_en", 0 0, v00000241d011da40_0;  alias, 1 drivers
v00000241d0122ed0_0 .var "fifo_wr_en", 0 0;
v00000241d0121350_0 .net "reset", 0 0, v00000241d0122430_0;  alias, 1 drivers
v00000241d0121710_0 .net "rx", 0 0, v00000241d01215d0_0;  1 drivers
v00000241d01229d0_0 .var "state", 1 0;
v00000241d0122a70_0 .net "uart_data", 7 0, v00000241d011f5f0_0;  1 drivers
v00000241d0121e90_0 .net "uart_rdy", 0 0, v00000241d011f690_0;  1 drivers
v00000241d0122890_0 .var "uart_rdy_clr", 0 0;
S_00000241cfce3030 .scope module, "baud_gen_inst" "Baud_Rate" 10 44, 4 13 0, S_00000241cfcc72a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /OUTPUT 1 "rxclk_en";
    .port_info 2 /OUTPUT 1 "txclk_en";
P_00000241cfd57020 .param/l "BAUD" 0 4 14, +C4<00000000000000011100001000000000>;
P_00000241cfd57058 .param/l "RX_ACC_MAX" 0 4 22, +C4<0000000000000000000000000000000000000000000000000000000000011011>;
P_00000241cfd57090 .param/l "RX_ACC_WIDTH" 0 4 24, +C4<00000000000000000000000000000101>;
P_00000241cfd570c8 .param/l "TX_ACC_MAX" 0 4 23, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000>;
P_00000241cfd57100 .param/l "TX_ACC_WIDTH" 0 4 25, +C4<00000000000000000000000000001001>;
L_00000241d0127190 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000241d011eab0_0 .net/2u *"_ivl_0", 4 0, L_00000241d0127190;  1 drivers
L_00000241d01271d8 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v00000241d011f870_0 .net/2u *"_ivl_4", 8 0, L_00000241d01271d8;  1 drivers
v00000241d011e970_0 .net "clk_50m", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241d011eb50_0 .var "rx_acc", 4 0;
v00000241d011f910_0 .net "rxclk_en", 0 0, L_00000241d0121a30;  alias, 1 drivers
v00000241d011ebf0_0 .var "tx_acc", 8 0;
v00000241d011ed30_0 .net "txclk_en", 0 0, L_00000241d0122390;  1 drivers
L_00000241d0121a30 .cmp/eq 5, v00000241d011eb50_0, L_00000241d0127190;
L_00000241d0122390 .cmp/eq 9, v00000241d011ebf0_0, L_00000241d01271d8;
S_00000241d0120480 .scope module, "fifo_inst" "fifo" 10 54, 11 1 0, S_00000241cfcc72a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "almost_full";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 88 "dout";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "almost_empty";
    .port_info 10 /OUTPUT 5 "count";
P_00000241cfd55ac0 .param/l "ALMOST_EMPTY_THRESH" 0 11 5, +C4<00000000000000000000000000000010>;
P_00000241cfd55af8 .param/l "ALMOST_FULL_THRESH" 0 11 4, +C4<000000000000000000000000000001001>;
P_00000241cfd55b30 .param/l "DEPTH" 0 11 3, +C4<00000000000000000000000000001011>;
P_00000241cfd55b68 .param/l "READ_SCALAR" 0 11 6, +C4<00000000000000000000000000001011>;
P_00000241cfd55ba0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001000>;
L_00000241cfd46040 .functor BUFZ 5, v00000241d011fd70_0, C4<00000>, C4<00000>, C4<00000>;
v00000241d011fff0_0 .net *"_ivl_0", 31 0, L_00000241d0121170;  1 drivers
L_00000241d01272b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241d011e6f0_0 .net *"_ivl_11", 26 0, L_00000241d01272b0;  1 drivers
L_00000241d01272f8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v00000241d011e5b0_0 .net/2u *"_ivl_12", 31 0, L_00000241d01272f8;  1 drivers
v00000241d011f0f0_0 .net *"_ivl_16", 32 0, L_00000241d0121ad0;  1 drivers
L_00000241d0127340 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241d011edd0_0 .net *"_ivl_19", 27 0, L_00000241d0127340;  1 drivers
L_00000241d0127388 .functor BUFT 1, C4<000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000241d011e150_0 .net/2u *"_ivl_20", 32 0, L_00000241d0127388;  1 drivers
v00000241d011ef10_0 .net *"_ivl_24", 31 0, L_00000241d0121490;  1 drivers
L_00000241d01273d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241d011e790_0 .net *"_ivl_27", 26 0, L_00000241d01273d0;  1 drivers
L_00000241d0127418 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000241d011f190_0 .net/2u *"_ivl_28", 31 0, L_00000241d0127418;  1 drivers
L_00000241d0127220 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241d011e650_0 .net *"_ivl_3", 26 0, L_00000241d0127220;  1 drivers
L_00000241d0127268 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v00000241d011ee70_0 .net/2u *"_ivl_4", 31 0, L_00000241d0127268;  1 drivers
v00000241d011faf0_0 .net *"_ivl_8", 31 0, L_00000241d01224d0;  1 drivers
v00000241d011efb0_0 .net "almost_empty", 0 0, L_00000241d0121cb0;  1 drivers
v00000241d011f050_0 .net "almost_full", 0 0, L_00000241d0122070;  alias, 1 drivers
v00000241d011ff50_0 .net "clk", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241d011f230_0 .net "count", 4 0, L_00000241cfd46040;  1 drivers
v00000241d011f2d0_0 .net "din", 7 0, v00000241d011f5f0_0;  alias, 1 drivers
v00000241d011f370_0 .var "dout", 87 0;
v00000241d011fb90_0 .net "empty", 0 0, L_00000241d0121fd0;  alias, 1 drivers
v00000241d011f410_0 .net "full", 0 0, L_00000241d0121210;  alias, 1 drivers
v00000241d011fcd0 .array "mem", 10 0, 7 0;
v00000241d011fd70_0 .var "ptr_diff", 4 0;
v00000241d011fe10_0 .net "rd_en", 0 0, v00000241d011da40_0;  alias, 1 drivers
v00000241d011f4b0_0 .var "rd_ptr", 3 0;
v00000241d011e470_0 .net "reset", 0 0, v00000241d0122430_0;  alias, 1 drivers
v00000241d011e1f0_0 .net "wr_en", 0 0, v00000241d0122ed0_0;  1 drivers
v00000241d011f550_0 .var "wr_ptr", 3 0;
v00000241d011fcd0_0 .array/port v00000241d011fcd0, 0;
v00000241d011fcd0_1 .array/port v00000241d011fcd0, 1;
v00000241d011fcd0_2 .array/port v00000241d011fcd0, 2;
E_00000241cfd4cef0/0 .event anyedge, v00000241d011f4b0_0, v00000241d011fcd0_0, v00000241d011fcd0_1, v00000241d011fcd0_2;
v00000241d011fcd0_3 .array/port v00000241d011fcd0, 3;
v00000241d011fcd0_4 .array/port v00000241d011fcd0, 4;
v00000241d011fcd0_5 .array/port v00000241d011fcd0, 5;
v00000241d011fcd0_6 .array/port v00000241d011fcd0, 6;
E_00000241cfd4cef0/1 .event anyedge, v00000241d011fcd0_3, v00000241d011fcd0_4, v00000241d011fcd0_5, v00000241d011fcd0_6;
v00000241d011fcd0_7 .array/port v00000241d011fcd0, 7;
v00000241d011fcd0_8 .array/port v00000241d011fcd0, 8;
v00000241d011fcd0_9 .array/port v00000241d011fcd0, 9;
v00000241d011fcd0_10 .array/port v00000241d011fcd0, 10;
E_00000241cfd4cef0/2 .event anyedge, v00000241d011fcd0_7, v00000241d011fcd0_8, v00000241d011fcd0_9, v00000241d011fcd0_10;
E_00000241cfd4cef0 .event/or E_00000241cfd4cef0/0, E_00000241cfd4cef0/1, E_00000241cfd4cef0/2;
L_00000241d0121170 .concat [ 5 27 0 0], v00000241d011fd70_0, L_00000241d0127220;
L_00000241d0121210 .cmp/eq 32, L_00000241d0121170, L_00000241d0127268;
L_00000241d01224d0 .concat [ 5 27 0 0], v00000241d011fd70_0, L_00000241d01272b0;
L_00000241d0121fd0 .cmp/gt 32, L_00000241d01272f8, L_00000241d01224d0;
L_00000241d0121ad0 .concat [ 5 28 0 0], v00000241d011fd70_0, L_00000241d0127340;
L_00000241d0122070 .cmp/ge 33, L_00000241d0121ad0, L_00000241d0127388;
L_00000241d0121490 .concat [ 5 27 0 0], v00000241d011fd70_0, L_00000241d01273d0;
L_00000241d0121cb0 .cmp/ge 32, L_00000241d0127418, L_00000241d0121490;
S_00000241d0120de0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 32, 11 32 0, S_00000241d0120480;
 .timescale -9 -12;
v00000241d011fa50_0 .var/2s "i", 31 0;
S_00000241d01207a0 .scope module, "uart_rx_inst" "UART_RX" 10 32, 12 13 0, S_00000241cfcc72a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rx";
    .port_info 1 /OUTPUT 1 "rdy";
    .port_info 2 /INPUT 1 "rdy_clr";
    .port_info 3 /INPUT 1 "clk_50m";
    .port_info 4 /INPUT 1 "clken";
    .port_info 5 /OUTPUT 8 "data";
P_00000241cfd4ef60 .param/l "RX_STATE_DATA" 0 12 28, C4<01>;
P_00000241cfd4ef98 .param/l "RX_STATE_START" 0 12 27, C4<00>;
P_00000241cfd4efd0 .param/l "RX_STATE_STOP" 0 12 29, C4<10>;
v00000241d011e290_0 .var "bitpos", 3 0;
v00000241d011feb0_0 .net "clk_50m", 0 0, v00000241d0121850_0;  alias, 1 drivers
v00000241d011e330_0 .net "clken", 0 0, L_00000241d0121a30;  alias, 1 drivers
v00000241d011f5f0_0 .var "data", 7 0;
v00000241d011f690_0 .var "rdy", 0 0;
v00000241d011f730_0 .net "rdy_clr", 0 0, v00000241d0122890_0;  1 drivers
v00000241d011e3d0_0 .net "rx", 0 0, v00000241d01215d0_0;  alias, 1 drivers
v00000241d011e510_0 .var "sample", 3 0;
v00000241d0122610_0 .var "scratch", 7 0;
v00000241d0122b10_0 .var "state", 1 0;
    .scope S_00000241d01207a0;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241d0122b10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241d011e510_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241d011e290_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d0122610_0, 0, 8;
    %end;
    .thread T_1, $init;
    .scope S_00000241d01207a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d011f690_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011f5f0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_00000241d01207a0;
T_3 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241d011f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011f690_0, 0;
T_3.0 ;
    %load/vec4 v00000241d011e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000241d0122b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d0122b10_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v00000241d011e3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_3.11, 8;
    %load/vec4 v00000241d011e510_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 8, 4;
T_3.11;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v00000241d011e510_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000241d011e510_0, 0;
T_3.9 ;
    %load/vec4 v00000241d011e510_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241d0122b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241d011e290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241d011e510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000241d0122610_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v00000241d011e510_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000241d011e510_0, 0;
    %load/vec4 v00000241d011e510_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v00000241d011e3d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000241d011e290_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v00000241d0122610_0, 4, 5;
    %load/vec4 v00000241d011e290_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000241d011e290_0, 0;
T_3.14 ;
    %load/vec4 v00000241d011e290_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.18, 4;
    %load/vec4 v00000241d011e510_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000241d0122b10_0, 0;
T_3.16 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v00000241d011e510_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/1 T_3.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241d011e510_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.22, 5;
    %load/vec4 v00000241d011e3d0_0;
    %nor/r;
    %and;
T_3.22;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_3.21;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d0122b10_0, 0;
    %load/vec4 v00000241d0122610_0;
    %assign/vec4 v00000241d011f5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011f690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241d011e510_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v00000241d011e510_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000241d011e510_0, 0;
T_3.20 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000241cfce3030;
T_4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000241d011eb50_0, 0, 5;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v00000241d011ebf0_0, 0, 9;
    %end;
    .thread T_4, $init;
    .scope S_00000241cfce3030;
T_5 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241d011eb50_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241d011eb50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000241d011eb50_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000241d011eb50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000241cfce3030;
T_6 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241d011ebf0_0;
    %cmpi/e 432, 0, 9;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000241d011ebf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000241d011ebf0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000241d011ebf0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000241d0120480;
T_7 ;
Ewait_0 .event/or E_00000241cfd4cef0, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_00000241d0120de0;
    %jmp t_2;
    .scope S_00000241d0120de0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241d011fa50_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000241d011fa50_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v00000241d011f4b0_0;
    %pad/u 32;
    %load/vec4 v00000241d011fa50_0;
    %add;
    %pushi/vec4 11, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v00000241d011fcd0, 4;
    %load/vec4 v00000241d011fa50_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v00000241d011f370_0, 4, 8;
    %load/vec4 v00000241d011fa50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000241d011fa50_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_00000241d0120480;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000241d0120480;
T_8 ;
    %wait E_00000241cfd4ccb0;
    %load/vec4 v00000241d011e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241d011f550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241d011f4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241d011fd70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000241d011e1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v00000241d011f410_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000241d011f2d0_0;
    %load/vec4 v00000241d011f550_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241d011fcd0, 0, 4;
    %load/vec4 v00000241d011f550_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_8.6, 8;
T_8.5 ; End of true expr.
    %load/vec4 v00000241d011f550_0;
    %addi 1, 0, 4;
    %jmp/0 T_8.6, 8;
 ; End of false expr.
    %blend;
T_8.6;
    %assign/vec4 v00000241d011f550_0, 0;
T_8.2 ;
    %load/vec4 v00000241d011fe10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v00000241d011fb90_0;
    %nor/r;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v00000241d011f4b0_0;
    %pad/u 32;
    %addi 11, 0, 32;
    %pushi/vec4 11, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v00000241d011f4b0_0, 0;
T_8.7 ;
    %load/vec4 v00000241d011e1f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.15, 8;
    %load/vec4 v00000241d011f410_0;
    %nor/r;
    %and;
T_8.15;
    %load/vec4 v00000241d011fe10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.16, 8;
    %load/vec4 v00000241d011fb90_0;
    %nor/r;
    %and;
T_8.16;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v00000241d011fd70_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.17, 8;
    %load/vec4 v00000241d011fd70_0;
    %pad/u 32;
    %subi 11, 0, 32;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %pad/u 5;
    %assign/vec4 v00000241d011fd70_0, 0;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v00000241d011fd70_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000241d011fd70_0, 0;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v00000241d011fd70_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.19, 8;
    %load/vec4 v00000241d011fd70_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %pad/u 5;
    %assign/vec4 v00000241d011fd70_0, 0;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000241d0120480;
T_9 ;
    %end;
    .thread T_9;
    .scope S_00000241cfcc72a0;
T_10 ;
    %wait E_00000241cfd4ccb0;
    %load/vec4 v00000241d0121350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d01229d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d0122ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d0122890_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d0122ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d0122890_0, 0;
    %load/vec4 v00000241d01229d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d01229d0_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v00000241d0121e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241d01229d0_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v00000241d0121670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000241d01229d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d0122ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d0122890_0, 0;
T_10.9 ;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d0122ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d0122890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d01229d0_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000241cfd12c10;
T_11 ;
    %wait E_00000241cfd4ccb0;
    %load/vec4 v00000241d011e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241d011f7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011da40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011ec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011e830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011c640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241d011c6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241d011ea10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241d011f9b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000241d011f7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011e830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011c640_0, 0;
    %load/vec4 v00000241d011d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011da40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000241d011f7d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241d011c460_0, 0;
T_11.9 ;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011da40_0, 0;
    %load/vec4 v00000241d011d220_0;
    %assign/vec4 v00000241d011dfe0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241d011dcc0_0, 0;
    %load/vec4 v00000241d011c460_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_11.11, 5;
    %load/vec4 v00000241d011c460_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000241d011c460_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241d011c460_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000241d011f7d0_0, 0;
T_11.12 ;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v00000241d011dcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %jmp T_11.17;
T_11.13 ;
    %load/vec4 v00000241d011dfe0_0;
    %parti/s 32, 48, 7;
    %assign/vec4 v00000241d011df40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000241d011dcc0_0, 0;
    %jmp T_11.17;
T_11.14 ;
    %load/vec4 v00000241d011dfe0_0;
    %parti/s 16, 32, 7;
    %assign/vec4 v00000241d011c280_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241d011dcc0_0, 0;
    %jmp T_11.17;
T_11.15 ;
    %load/vec4 v00000241d011dfe0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000241d011dc20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000241d011dcc0_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v00000241d011df40_0;
    %assign/vec4 v00000241d011c6e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000241d011d040_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000241d011fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011de00_0, 0;
    %load/vec4 v00000241d011dfe0_0;
    %parti/s 1, 87, 8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241d011ea10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000241d011f7d0_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011ec90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241d011f7d0_0, 0;
T_11.19 ;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011ec90_0, 0;
    %load/vec4 v00000241d011d040_0;
    %load/vec4 v00000241d011c280_0;
    %cmp/u;
    %jmp/0xz  T_11.20, 5;
    %load/vec4 v00000241d011d040_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000241d011d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011de00_0, 0;
    %jmp T_11.21;
T_11.20 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000241d011d040_0, 0;
    %load/vec4 v00000241d011fc30_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_11.22, 5;
    %load/vec4 v00000241d011fc30_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000241d011fc30_0, 0;
    %load/vec4 v00000241d011c6e0_0;
    %load/vec4 v00000241d011dc20_0;
    %add;
    %assign/vec4 v00000241d011c6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011de00_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011e830_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241d011f7d0_0, 0;
T_11.23 ;
T_11.21 ;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011c640_0, 0;
    %load/vec4 v00000241d011d040_0;
    %pad/u 32;
    %cmpi/u 1023, 0, 32;
    %jmp/0xz  T_11.24, 5;
    %load/vec4 v00000241d011d040_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000241d011d040_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000241d011f7d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000241d011d040_0, 0;
T_11.25 ;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v00000241d011d040_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_11.26, 5;
    %load/vec4 v00000241d011d040_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000241d011d040_0, 0;
    %jmp T_11.27;
T_11.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000241d011d040_0, 0;
    %load/vec4 v00000241d011c500_0;
    %pad/s 32;
    %muli 8192, 0, 32;
    %assign/vec4 v00000241d011f9b0_0, 0;
    %load/vec4 v00000241d011ea10_0;
    %load/vec4 v00000241d011c500_0;
    %pad/u 32;
    %muli 4096, 0, 32;
    %add;
    %assign/vec4 v00000241d011ea10_0, 0;
    %load/vec4 v00000241d011df40_0;
    %load/vec4 v00000241d011f9b0_0;
    %add;
    %load/vec4 v00000241d011ea10_0;
    %add;
    %assign/vec4 v00000241d011c6e0_0, 0;
T_11.27 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000241cfd06f20;
T_12 ;
    %fork t_5, S_00000241cfd1c000;
    %jmp t_4;
    .scope S_00000241cfd1c000;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241cfd58bb0_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000241cfd58bb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 128, 0, 32;
    %cvt/rv/s;
    %pushi/real 2130706432, 4072; load=127.000
    %pushi/real 1686629713, 4068; load=6.28319
    %pushi/real 273688, 4046; load=6.28319
    %add/wr;
    %load/vec4 v00000241cfd58bb0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 5 25 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func/r 5 25 "$floor", W<0,r> {0 1 0};
    %add/wr;
    %cvt/vr 8;
    %ix/getv/s 4, v00000241cfd58bb0_0;
    %store/vec4a v00000241cfd581b0, 4, 0;
    %load/vec4 v00000241cfd58bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241cfd58bb0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_00000241cfd06f20;
t_4 %join;
    %end;
    .thread T_12;
    .scope S_00000241cfd06f20;
T_13 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241cfd59150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241cfd58110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241cfd58070_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000241cfd57f30_0;
    %assign/vec4 v00000241cfd58110_0, 0;
    %load/vec4 v00000241cfd58110_0;
    %load/vec4 v00000241cfd57f30_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241cfd58070_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241cfd58070_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000241cfd06f20;
T_14 ;
    %wait E_00000241cfd4ccb0;
    %load/vec4 v00000241cfd59150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241cfd58430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000241cfd57df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000241cfd582f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000241cfd58430_0;
    %load/vec4 v00000241cfd57f30_0;
    %add;
    %assign/vec4 v00000241cfd58430_0, 0;
    %load/vec4 v00000241cfd58430_0;
    %parti/s 8, 24, 6;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000241cfd581b0, 4;
    %assign/vec4 v00000241cfd57df0_0, 0;
    %load/vec4 v00000241cfd58430_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000241cfd581b0, 4;
    %assign/vec4 v00000241cfd582f0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000241cfcd5030;
T_15 ;
    %wait E_00000241cfd4ccb0;
    %load/vec4 v00000241d011c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d011cb40_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000241d011c780_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000241d011d540_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000241d011d360_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000241d011cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011c5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011cf00_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000241d011d180_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000241d011c140_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000241d011dae0_0;
    %assign/vec4 v00000241d011d9a0_0, 0;
    %load/vec4 v00000241d011d9a0_0;
    %assign/vec4 v00000241d011cf00_0, 0;
    %load/vec4 v00000241d011cb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011c5a0_0, 0;
    %load/vec4 v00000241d011dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000241d011c780_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000241d011d540_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241d011cb40_0, 0;
T_15.6 ;
    %jmp T_15.5;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011c5a0_0, 0;
    %load/vec4 v00000241d011c960_0;
    %pad/s 24;
    %load/vec4 v00000241d011c8c0_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v00000241d011d180_0, 0;
    %load/vec4 v00000241d011c960_0;
    %pad/s 24;
    %load/vec4 v00000241d011c320_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v00000241d011c140_0, 0;
    %load/vec4 v00000241d011c780_0;
    %load/vec4 v00000241d011d180_0;
    %pad/s 40;
    %add;
    %assign/vec4 v00000241d011c780_0, 0;
    %load/vec4 v00000241d011d540_0;
    %load/vec4 v00000241d011c140_0;
    %pad/s 40;
    %add;
    %assign/vec4 v00000241d011d540_0, 0;
    %load/vec4 v00000241d011dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000241d011cb40_0, 0;
T_15.8 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v00000241d011d540_0;
    %assign/vec4 v00000241d011d360_0, 0;
    %load/vec4 v00000241d011c780_0;
    %assign/vec4 v00000241d011cd20_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000241d011d540_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000241d011c780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011c5a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241d011cb40_0, 0;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000241cfd1c190;
T_16 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241d011d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000241d011c820_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000241d011d0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241cfd59010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011d860_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000241d011d2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v00000241cfd3f0d0_0;
    %nor/r;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000241cfd3edb0_0;
    %load/vec4 v00000241d011c820_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241cfd3f7b0, 0, 4;
    %load/vec4 v00000241d011c820_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000241d011c820_0, 0;
T_16.2 ;
    %load/vec4 v00000241cfd3f850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.7, 9;
    %load/vec4 v00000241cfd3ee50_0;
    %nor/r;
    %and;
T_16.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %load/vec4 v00000241cfd59010_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_16.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241cfd59010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011d860_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v00000241cfd59010_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000241cfd59010_0, 0;
T_16.9 ;
T_16.5 ;
    %load/vec4 v00000241cfd3f030_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.12, 8;
    %load/vec4 v00000241d011d860_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.12;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v00000241d011c820_0;
    %load/vec4 v00000241d011d0e0_0;
    %cmp/ne;
    %jmp/0xz  T_16.13, 4;
    %load/vec4 v00000241d011d0e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000241cfd3f7b0, 4;
    %assign/vec4 v00000241cfd3f5d0_0, 0;
    %load/vec4 v00000241d011d0e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000241d011d0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011d860_0, 0;
T_16.13 ;
T_16.10 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000241cfd12a80;
T_17 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011caa0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000241d011dea0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000241d011dd60_0, 0, 3;
    %end;
    .thread T_17, $init;
    .scope S_00000241cfd12a80;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241d011c1e0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000241cfd12a80;
T_19 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241d011dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011c1e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241d011dd60_0, 0;
    %jmp T_19.7;
T_19.0 ;
    %load/vec4 v00000241d011ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241d011dea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011cdc0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000241d011dd60_0, 0;
T_19.8 ;
    %jmp T_19.7;
T_19.1 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000241d011dd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011cdc0_0, 0;
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v00000241d011db80_0;
    %assign/vec4 v00000241d011caa0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000241d011dd60_0, 0;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v00000241d011cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d011c1e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241d011dd60_0, 0;
T_19.10 ;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v00000241d011cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v00000241d011dea0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_19.14, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000241d011dd60_0, 0;
    %jmp T_19.15;
T_19.14 ;
    %load/vec4 v00000241d011dea0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000241d011dea0_0, 0;
T_19.15 ;
    %load/vec4 v00000241d011caa0_0;
    %load/vec4 v00000241d011dea0_0;
    %part/u 1;
    %assign/vec4 v00000241d011c1e0_0, 0;
T_19.12 ;
    %jmp T_19.7;
T_19.5 ;
    %load/vec4 v00000241d011cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d011c1e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241d011dd60_0, 0;
T_19.16 ;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_00000241cfd06d90;
T_20 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000241cfd58b10_0, 0, 5;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v00000241cfd57e90_0, 0, 9;
    %end;
    .thread T_20, $init;
    .scope S_00000241cfd06d90;
T_21 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241cfd58b10_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241cfd58b10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000241cfd58b10_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000241cfd58b10_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000241cfd06d90;
T_22 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241cfd57e90_0;
    %cmpi/e 432, 0, 9;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000241cfd57e90_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000241cfd57e90_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000241cfd57e90_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000241cfd62c60;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d0121850_0, 0, 1;
T_23.0 ;
    %delay 10000, 0;
    %load/vec4 v00000241d0121850_0;
    %inv;
    %store/vec4 v00000241d0121850_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_00000241cfd62c60;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241d01215d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241d0122430_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d0122430_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 157 "$display", "=== Sending Sweep Command ===" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
T_24.0 ;
    %load/vec4 v00000241d01212b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.1, 6;
    %wait E_00000241cfd4c4f0;
    %jmp T_24.0;
T_24.1 ;
    %vpi_call/w 3 173 "$display", "=== Sweep Complete ===" {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 177 "$display", "=== Sending PLL Command ===" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000241d011d400_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000241cfcfd340;
    %join;
    %delay 5000000, 0;
    %vpi_call/w 3 191 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_00000241cfd62c60;
T_25 ;
    %wait E_00000241cfd4beb0;
    %load/vec4 v00000241d0122ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call/w 3 221 "$display", "Time: %t, UART Received: 0x%h", $time, v00000241d0122a70_0 {0 0 0};
T_25.0 ;
    %load/vec4 v00000241d01221b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %vpi_call/w 3 226 "$display", "Time: %t, Sweep Started", $time {0 0 0};
T_25.2 ;
    %load/vec4 v00000241d0121df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call/w 3 230 "$display", "Time: %t, Sweeper Read FIFO", $time {0 0 0};
T_25.4 ;
    %load/vec4 v00000241d011f7d0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_25.8, 4;
    %load/vec4 v00000241d011d040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %vpi_call/w 3 235 "$display", "Time: %t, Frequency Updated: 0x%h", $time, v00000241d0122570_0 {0 0 0};
T_25.6 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000241cfd62c60;
T_26 ;
    %vpi_call/w 3 241 "$dumpfile", "uart_fifo_sweeper_tb.vcd" {0 0 0};
    %vpi_call/w 3 242 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000241cfd62c60 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "uart_fifo_sweeper_tb.sv";
    "Baud_Rate.sv";
    "dds_sine_generator.sv";
    "fifo_80_to_8.v";
    "phase_detector.v";
    "UART_TX.v";
    "frequency_sweeper.v";
    "uart_rx_fifo.sv";
    "fifo.sv";
    "UART_RX.v";
