Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Sun May  1 18:15:41 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:          1.72
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.90
  Total Negative Slack:         -0.00
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              14473
  Buf/Inv Cell Count:            1220
  Buf Cell Count:                 441
  Inv Cell Count:                 779
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     13977
  Sequential Cell Count:          496
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    25026.926269
  Noncombinational Area:  1840.028431
  Buf/Inv Area:           1061.575233
  Total Buffer Area:           603.11
  Total Inverter Area:         458.46
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      109154.64
  Net YLength        :      115762.34
  -----------------------------------
  Cell Area:             26866.954701
  Design Area:           26866.954701
  Net Length        :       224916.97


  Design Rules
  -----------------------------------
  Total Number of Nets:         17714
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-101

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               27.92
  -----------------------------------------
  Overall Compile Time:               28.66
  Overall Compile Wall Clock Time:    28.78

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
