{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511939751508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511939751512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 02:15:51 2017 " "Processing started: Wed Nov 29 02:15:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511939751512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939751512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939751512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1511939752030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_programmer.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_programmer.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_programmer " "Found entity 1: I2C_programmer" {  } { { "I2C_programmer.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_av_cfg " "Found entity 1: i2c_av_cfg" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "camera.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalProject.v(129) " "Verilog HDL information at finalProject.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511939761265 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "finalProject.v(161) " "Verilog HDL Module Instantiation warning at finalProject.v(161): ignored dangling comma in List of Port Connections" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 161 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1511939761265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 finalProject.v(36) " "Verilog HDL Declaration information at finalProject.v(36): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511939761265 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "finalProject finalProject.v(26) " "Verilog Module Declaration warning at finalProject.v(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"finalProject\"" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 26 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761265 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "control finalProject.v(471) " "Verilog Module Declaration warning at finalProject.v(471): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"control\"" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 471 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761266 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalProject.v(781) " "Verilog HDL information at finalProject.v(781): always construct contains both blocking and non-blocking assignments" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 781 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511939761267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 22 22 " "Found 22 design units, including 22 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "3 dataPath " "Found entity 3: dataPath" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "4 imageLoad " "Found entity 4: imageLoad" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "5 imgRAM_readOnly " "Found entity 5: imgRAM_readOnly" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "6 weightRAM_layer1 " "Found entity 6: weightRAM_layer1" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "7 resultRAM_layer1 " "Found entity 7: resultRAM_layer1" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "8 weightRAM_layer2 " "Found entity 8: weightRAM_layer2" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "9 resultRAM_layer2 " "Found entity 9: resultRAM_layer2" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "10 weightRAM_outputLayer " "Found entity 10: weightRAM_outputLayer" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "11 resultRAM_outputLayer " "Found entity 11: resultRAM_outputLayer" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "12 imageRAM0 " "Found entity 12: imageRAM0" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "13 imageRAM1 " "Found entity 13: imageRAM1" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "14 imageRAM2 " "Found entity 14: imageRAM2" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "15 imageRAM3 " "Found entity 15: imageRAM3" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "16 imageRAM4 " "Found entity 16: imageRAM4" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "17 imageRAM5 " "Found entity 17: imageRAM5" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "18 imageRAM6 " "Found entity 18: imageRAM6" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "19 imageRAM7 " "Found entity 19: imageRAM7" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "20 imageRAM8 " "Found entity 20: imageRAM8" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "21 imageRAM9 " "Found entity 21: imageRAM9" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""} { "Info" "ISGN_ENTITY_NAME" "22 hex_decoder " "Found entity 22: hex_decoder" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1768 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalProject " "Elaborating entity \"finalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511939761418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 finalProject.v(140) " "Verilog HDL assignment warning at finalProject.v(140): truncated value with size 32 to match size of target (5)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761419 "|finalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageLoad imageLoad:img " "Elaborating entity \"imageLoad\" for hierarchy \"imageLoad:img\"" {  } { { "finalProject.v" "img" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 finalProject.v(1278) " "Verilog HDL assignment warning at finalProject.v(1278): truncated value with size 32 to match size of target (5)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761460 "|finalProject|imageLoad:img"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 finalProject.v(1333) " "Verilog HDL assignment warning at finalProject.v(1333): truncated value with size 32 to match size of target (10)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761461 "|finalProject|imageLoad:img"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera imageLoad:img\|camera:cam_0 " "Elaborating entity \"camera\" for hierarchy \"imageLoad:img\|camera:cam_0\"" {  } { { "finalProject.v" "cam_0" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 camera.v(100) " "Verilog HDL assignment warning at camera.v(100): truncated value with size 32 to match size of target (18)" {  } { { "camera.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761488 "|finalProject|imageLoad:img|camera:cam_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 camera.v(111) " "Verilog HDL assignment warning at camera.v(111): truncated value with size 32 to match size of target (3)" {  } { { "camera.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761488 "|finalProject|imageLoad:img|camera:cam_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 camera.v(126) " "Verilog HDL assignment warning at camera.v(126): truncated value with size 32 to match size of target (11)" {  } { { "camera.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761488 "|finalProject|imageLoad:img|camera:cam_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 camera.v(148) " "Verilog HDL assignment warning at camera.v(148): truncated value with size 32 to match size of target (18)" {  } { { "camera.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761489 "|finalProject|imageLoad:img|camera:cam_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_programmer I2C_programmer:i2cprog_0 " "Elaborating entity \"I2C_programmer\" for hierarchy \"I2C_programmer:i2cprog_0\"" {  } { { "finalProject.v" "i2cprog_0" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_programmer.v(64) " "Verilog HDL assignment warning at I2C_programmer.v(64): truncated value with size 32 to match size of target (1)" {  } { { "I2C_programmer.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761491 "|finalProject|I2C_programmer:i2cprog_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_programmer.v(96) " "Verilog HDL assignment warning at I2C_programmer.v(96): truncated value with size 32 to match size of target (16)" {  } { { "I2C_programmer.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761491 "|finalProject|I2C_programmer:i2cprog_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_programmer.v(112) " "Verilog HDL assignment warning at I2C_programmer.v(112): truncated value with size 32 to match size of target (7)" {  } { { "I2C_programmer.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761491 "|finalProject|I2C_programmer:i2cprog_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_av_cfg I2C_programmer:i2cprog_0\|i2c_av_cfg:u0 " "Elaborating entity \"i2c_av_cfg\" for hierarchy \"I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\"" {  } { { "I2C_programmer.v" "u0" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_av_cfg.v(110) " "Verilog HDL assignment warning at i2c_av_cfg.v(110): truncated value with size 32 to match size of target (6)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761493 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_av_cfg.v(126) " "Verilog HDL Case Statement warning at i2c_av_cfg.v(126): incomplete case statement has no default case item" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_data i2c_av_cfg.v(126) " "Verilog HDL Always Construct warning at i2c_av_cfg.v(126): inferring latch(es) for variable \"LUT_data\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[0\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[0\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[1\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[1\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[2\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[2\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[3\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[3\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[4\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[4\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[5\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[5\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[6\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[6\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[7\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[7\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[8\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[8\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[9\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[9\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[10\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[10\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[11\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[11\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[12\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[12\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[13\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[13\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[14\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[14\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[15\] i2c_av_cfg.v(126) " "Inferred latch for \"LUT_data\[15\]\" at i2c_av_cfg.v(126)" {  } { { "i2c_av_cfg.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761494 "|finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:C0 " "Elaborating entity \"control\" for hierarchy \"control:C0\"" {  } { { "finalProject.v" "C0" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:D0 " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:D0\"" {  } { { "finalProject.v" "D0" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 finalProject.v(832) " "Verilog HDL assignment warning at finalProject.v(832): truncated value with size 32 to match size of target (16)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761515 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 finalProject.v(838) " "Verilog HDL assignment warning at finalProject.v(838): truncated value with size 32 to match size of target (6)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761515 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 finalProject.v(873) " "Verilog HDL assignment warning at finalProject.v(873): truncated value with size 32 to match size of target (16)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761516 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 finalProject.v(875) " "Verilog HDL assignment warning at finalProject.v(875): truncated value with size 32 to match size of target (10)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761516 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 finalProject.v(897) " "Verilog HDL assignment warning at finalProject.v(897): truncated value with size 32 to match size of target (11)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761518 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 finalProject.v(903) " "Verilog HDL assignment warning at finalProject.v(903): truncated value with size 32 to match size of target (5)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761518 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 finalProject.v(938) " "Verilog HDL assignment warning at finalProject.v(938): truncated value with size 32 to match size of target (11)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761518 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 finalProject.v(940) " "Verilog HDL assignment warning at finalProject.v(940): truncated value with size 32 to match size of target (6)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761518 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 finalProject.v(962) " "Verilog HDL assignment warning at finalProject.v(962): truncated value with size 32 to match size of target (9)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761520 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 finalProject.v(968) " "Verilog HDL assignment warning at finalProject.v(968): truncated value with size 32 to match size of target (4)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761520 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 finalProject.v(1004) " "Verilog HDL assignment warning at finalProject.v(1004): truncated value with size 32 to match size of target (9)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761520 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 finalProject.v(1006) " "Verilog HDL assignment warning at finalProject.v(1006): truncated value with size 32 to match size of target (5)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761520 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalProject.v(1041) " "Verilog HDL assignment warning at finalProject.v(1041): truncated value with size 32 to match size of target (7)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761522 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalProject.v(1044) " "Verilog HDL assignment warning at finalProject.v(1044): truncated value with size 32 to match size of target (8)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761522 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 finalProject.v(1046) " "Verilog HDL assignment warning at finalProject.v(1046): truncated value with size 32 to match size of target (10)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761522 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 finalProject.v(1097) " "Verilog HDL assignment warning at finalProject.v(1097): truncated value with size 32 to match size of target (4)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761523 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalProject.v(1121) " "Verilog HDL assignment warning at finalProject.v(1121): truncated value with size 32 to match size of target (7)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761523 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalProject.v(1124) " "Verilog HDL assignment warning at finalProject.v(1124): truncated value with size 32 to match size of target (8)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761523 "|finalProject|dataPath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 finalProject.v(1126) " "Verilog HDL assignment warning at finalProject.v(1126): truncated value with size 32 to match size of target (10)" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511939761524 "|finalProject|dataPath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "finalProject.v" "VGA" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761752 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511939761752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9m1 " "Found entity 1: altsyncram_s9m1" {  } { { "db/altsyncram_s9m1.tdf" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s9m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated " "Elaborating entity \"altsyncram_s9m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_s9m1.tdf" "decode2" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_s9m1.tdf" "rden_decode_b" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939761959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939761959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s9m1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_s9m1.tdf" "mux3" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939761998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511939761998 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511939761998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511939762053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939762053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939762053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939762057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imgRAM_readOnly imgRAM_readOnly:imgRAM " "Elaborating entity \"imgRAM_readOnly\" for hierarchy \"imgRAM_readOnly:imgRAM\"" {  } { { "finalProject.v" "imgRAM" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939762059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weightRAM_layer1 weightRAM_layer1:weightRAM_1 " "Elaborating entity \"weightRAM_layer1\" for hierarchy \"weightRAM_layer1:weightRAM_1\"" {  } { { "finalProject.v" "weightRAM_1" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939762107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resultRAM_layer1 resultRAM_layer1:resultRAM_1 " "Elaborating entity \"resultRAM_layer1\" for hierarchy \"resultRAM_layer1:resultRAM_1\"" {  } { { "finalProject.v" "resultRAM_1" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939897808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weightRAM_layer2 weightRAM_layer2:weightRAM_2 " "Elaborating entity \"weightRAM_layer2\" for hierarchy \"weightRAM_layer2:weightRAM_2\"" {  } { { "finalProject.v" "weightRAM_2" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939897828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resultRAM_layer2 resultRAM_layer2:resultRAM_2 " "Elaborating entity \"resultRAM_layer2\" for hierarchy \"resultRAM_layer2:resultRAM_2\"" {  } { { "finalProject.v" "resultRAM_2" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939897942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weightRAM_outputLayer weightRAM_outputLayer:weightRAM_output " "Elaborating entity \"weightRAM_outputLayer\" for hierarchy \"weightRAM_outputLayer:weightRAM_output\"" {  } { { "finalProject.v" "weightRAM_output" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939897958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resultRAM_outputLayer resultRAM_outputLayer:resultRAM_output " "Elaborating entity \"resultRAM_outputLayer\" for hierarchy \"resultRAM_outputLayer:resultRAM_output\"" {  } { { "finalProject.v" "resultRAM_output" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939897984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageRAM0 imageRAM0:imageram0 " "Elaborating entity \"imageRAM0\" for hierarchy \"imageRAM0:imageram0\"" {  } { { "finalProject.v" "imageram0" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939897998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageRAM1 imageRAM1:imageram1 " "Elaborating entity \"imageRAM1\" for hierarchy \"imageRAM1:imageram1\"" {  } { { "finalProject.v" "imageram1" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939898022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageRAM2 imageRAM2:imageram2 " "Elaborating entity \"imageRAM2\" for hierarchy \"imageRAM2:imageram2\"" {  } { { "finalProject.v" "imageram2" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939898048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageRAM3 imageRAM3:imageram3 " "Elaborating entity \"imageRAM3\" for hierarchy \"imageRAM3:imageram3\"" {  } { { "finalProject.v" "imageram3" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939898076 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "3.hex finalProject.v(1623) " "Verilog HDL File I/O error at finalProject.v(1623): can't open Verilog Design File \"3.hex\"" {  } { { "finalProject.v" "" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 1623 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939898079 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "imageRAM3:imageram3 " "Can't elaborate user hierarchy \"imageRAM3:imageram3\"" {  } { { "finalProject.v" "imageram3" { Text "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v" 389 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511939898080 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/output_files/finalProject.map.smsg " "Generated suppressed messages file C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/output_files/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939898137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1198 " "Peak virtual memory: 1198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511939898234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 29 02:18:18 2017 " "Processing ended: Wed Nov 29 02:18:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511939898234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511939898234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511939898234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939898234 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511939898869 ""}
