Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: fpga_download.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga_download.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga_download"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : fpga_download
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vmware-host/shared folders/Desktop/Adept/samples/depp/DeppDemo/logic/dpimref.vhd" in Library work.
Architecture behavioral of Entity dpimref is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/fpga_connection/eight_bit_register.vhd" in Library work.
Architecture behavioral of Entity eight_bit_register is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/fpga_connection/fpga_download.vhd" in Library work.
Entity <fpga_download> compiled.
Entity <fpga_download> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fpga_download> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dpimref> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eight_bit_register> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga_download> in library <work> (Architecture <behavioral>).
Entity <fpga_download> analyzed. Unit <fpga_download> generated.

Analyzing Entity <dpimref> in library <work> (Architecture <behavioral>).
Entity <dpimref> analyzed. Unit <dpimref> generated.

Analyzing Entity <eight_bit_register> in library <work> (Architecture <behavioral>).
Entity <eight_bit_register> analyzed. Unit <eight_bit_register> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dpimref>.
    Related source file is "//vmware-host/shared folders/Desktop/Adept/samples/depp/DeppDemo/logic/dpimref.vhd".
    Register <regData1> equivalent to <data_output> has been removed
    Found finite state machine <FSM_0> for signal <stEppCur>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clkMain                   (rising_edge)        |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <DB>.
    Found 1-bit register for signal <ready>.
    Found 8-bit register for signal <data_output>.
    Found 8-bit register for signal <regData0>.
    Found 8-bit register for signal <regData2>.
    Found 8-bit register for signal <regData3>.
    Found 8-bit register for signal <regData4>.
    Found 8-bit register for signal <regData5>.
    Found 8-bit register for signal <regData6>.
    Found 8-bit register for signal <regData7>.
    Found 4-bit register for signal <regEppAdr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  69 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <dpimref> synthesized.


Synthesizing Unit <eight_bit_register>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/fpga_connection/eight_bit_register.vhd".
    Found 8-bit register for signal <output>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eight_bit_register> synthesized.


Synthesizing Unit <fpga_download>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/fpga_connection/fpga_download.vhd".
    Found 1-bit register for signal <data_ready_sig>.
    Found 8-bit up counter for signal <ram_addr_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <fpga_download> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 10
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <EPP/stEppCur/FSM> on signal <stEppCur[1:4]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 0000
 00010100 | 0001
 00110010 | 0011
 01011000 | 0010
 01110010 | 0110
 00100001 | 0111
 01000011 | 0101
 01100001 | 0100
 10000011 | 1100
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga_download> ...

Optimizing unit <eight_bit_register> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_download, actual ratio is 1.
FlipFlop EPP/regEppAdr_0 has been replicated 1 time(s)
FlipFlop EPP/stEppCur_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga_download.ngr
Top Level Output File Name         : fpga_download
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 113
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 5
#      LUT2_D                      : 1
#      LUT3                        : 6
#      LUT4                        : 61
#      LUT4_L                      : 10
#      MUXCY                       : 7
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 100
#      FD                          : 4
#      FDE                         : 77
#      FDR                         : 1
#      FDRE                        : 17
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 26
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                       72  out of   3584     2%  
 Number of Slice Flip Flops:            100  out of   7168     1%  
 Number of 4 input LUTs:                 91  out of   7168     1%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    173    21%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 100   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.967ns (Maximum Frequency: 167.588MHz)
   Minimum input arrival time before clock: 5.027ns
   Maximum output required time after clock: 14.604ns
   Maximum combinational path delay: 9.319ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.967ns (frequency: 167.588MHz)
  Total number of paths / destination ports: 654 / 142
-------------------------------------------------------------------------
Delay:               5.967ns (Levels of Logic = 2)
  Source:            EPP/stEppCur_FSM_FFd3 (FF)
  Destination:       Address_register/output_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: EPP/stEppCur_FSM_FFd3 to Address_register/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.720   1.756  EPP/stEppCur_FSM_FFd3 (EPP/stEppCur_FSM_FFd3)
     LUT2_D:I0->LO         1   0.551   0.126  EPP/ctlEppWait11 (N104)
     LUT4:I3->O           16   0.551   1.237  reset_and00001 (reset)
     FDRE:R                    1.026          Address_register/output_0
    ----------------------------------------
    Total                      5.967ns (2.848ns logic, 3.119ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 79 / 75
-------------------------------------------------------------------------
Offset:              5.027ns (Levels of Logic = 4)
  Source:            EppASTB (PAD)
  Destination:       EPP/stEppCur_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: EppASTB to EPP/stEppCur_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.821   1.313  EppASTB_IBUF (EppASTB_IBUF)
     LUT2:I1->O            1   0.551   0.869  EPP/stEppCur_FSM_FFd2-In19 (EPP/stEppCur_FSM_FFd2-In19)
     LUT4_L:I2->LO         1   0.551   0.168  EPP/stEppCur_FSM_FFd2-In29 (EPP/stEppCur_FSM_FFd2-In29)
     LUT4:I2->O            1   0.551   0.000  EPP/stEppCur_FSM_FFd2-In451 (EPP/stEppCur_FSM_FFd2-In45)
     FDS:D                     0.203          EPP/stEppCur_FSM_FFd2
    ----------------------------------------
    Total                      5.027ns (2.677ns logic, 2.350ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 228 / 34
-------------------------------------------------------------------------
Offset:              14.604ns (Levels of Logic = 5)
  Source:            EPP/regEppAdr_2 (FF)
  Destination:       PDB<2> (PAD)
  Source Clock:      clk rising

  Data Path: EPP/regEppAdr_2 to PDB<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.720   1.884  EPP/regEppAdr_2 (EPP/regEppAdr_2)
     LUT2:I0->O            6   0.551   1.342  EPP/busEppData_cmp_eq000411 (N20)
     LUT4:I0->O            1   0.551   1.140  EPP/busEppOut<2>21 (EPP/busEppOut<2>21)
     LUT4:I0->O            1   0.551   0.869  EPP/busEppOut<2>60_SW0 (N84)
     LUT4:I2->O            1   0.551   0.801  EPP/busEppOut<2>60 (EPP/busEppOut<2>)
     IOBUF:I->IO               5.644          PDB_2_IOBUF (PDB<2>)
    ----------------------------------------
    Total                     14.604ns (8.568ns logic, 6.036ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               9.319ns (Levels of Logic = 3)
  Source:            EppWRITE (PAD)
  Destination:       PDB<7> (PAD)

  Data Path: EppWRITE to PDB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  EppWRITE_IBUF (EppWRITE_IBUF)
     MUXF5:S->O            8   0.621   1.083  EPP/DB_and0000_inv_f5 (EPP/DB_and0000_inv)
     IOBUF:T->IO               5.887          PDB_7_IOBUF (PDB<7>)
    ----------------------------------------
    Total                      9.319ns (7.329ns logic, 1.990ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.02 secs
 
--> 

Total memory usage is 204692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

