Timing Analyzer report for toolflow
Mon Dec  6 14:50:36 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.8%      ;
;     Processor 3            ;  12.4%      ;
;     Processor 4            ;   9.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Mon Dec  6 14:50:34 2021 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 57.8 MHz ; 57.8 MHz        ; iCLK       ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 2.698 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.278 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.976 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.453 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.631 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.698 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 17.220     ;
; 2.704 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 17.214     ;
; 2.855 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.065     ;
; 2.861 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.059     ;
; 2.924 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 16.961     ;
; 3.047 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.871     ;
; 3.057 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.861     ;
; 3.063 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.855     ;
; 3.081 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 16.806     ;
; 3.092 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.825     ;
; 3.104 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.814     ;
; 3.204 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.716     ;
; 3.239 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.679     ;
; 3.249 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.670     ;
; 3.253 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.662     ;
; 3.261 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.659     ;
; 3.283 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 16.602     ;
; 3.320 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.598     ;
; 3.396 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.524     ;
; 3.406 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.512     ;
; 3.451 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.466     ;
; 3.462 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.458     ;
; 3.463 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.455     ;
; 3.524 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.391     ;
; 3.551 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.364     ;
; 3.557 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.363     ;
; 3.563 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.357     ;
; 3.585 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.333     ;
; 3.598 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.320     ;
; 3.603 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.314     ;
; 3.609 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.308     ;
; 3.647 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.268     ;
; 3.652 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.266     ;
; 3.679 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.239     ;
; 3.742 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.178     ;
; 3.783 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 16.104     ;
; 3.794 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.126     ;
; 3.829 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 16.055     ;
; 3.831 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 16.050     ;
; 3.837 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 16.044     ;
; 3.906 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.014     ;
; 3.918 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.997     ;
; 3.944 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.974     ;
; 3.945 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.970     ;
; 3.951 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.968     ;
; 3.952 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.965     ;
; 3.963 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.957     ;
; 3.966 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.952     ;
; 3.988 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.927     ;
; 3.997 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.919     ;
; 4.009 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.908     ;
; 4.011 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.907     ;
; 4.048 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.871     ;
; 4.078 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.837     ;
; 4.081 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 15.791     ;
; 4.098 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.822     ;
; 4.121 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.794     ;
; 4.123 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.797     ;
; 4.144 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.773     ;
; 4.164 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.753     ;
; 4.170 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.750     ;
; 4.170 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.747     ;
; 4.180 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.701     ;
; 4.205 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.716     ;
; 4.225 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.655     ;
; 4.237 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.644     ;
; 4.246 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.671     ;
; 4.325 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.593     ;
; 4.349 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.566     ;
; 4.372 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.509     ;
; 4.376 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.539     ;
; 4.382 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.533     ;
; 4.390 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 15.494     ;
; 4.407 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.512     ;
; 4.444 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.476     ;
; 4.463 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.418     ;
; 4.490 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.427     ;
; 4.498 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.417     ;
; 4.502 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.418     ;
; 4.513 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.404     ;
; 4.515 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.400     ;
; 4.554 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.326     ;
; 4.558 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.358     ;
; 4.560 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.320     ;
; 4.570 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.347     ;
; 4.571 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 15.311     ;
; 4.578 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.339     ;
; 4.584 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.331     ;
; 4.622 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.293     ;
; 4.643 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.273     ;
; 4.705 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.212     ;
; 4.718 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.163     ;
; 4.745 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 15.169     ;
; 4.786 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.131     ;
; 4.788 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.129     ;
; 4.795 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 15.086     ;
; 4.804 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.127     ; 15.067     ;
; 4.813 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.102     ;
; 4.825 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.095     ;
; 4.855 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.060     ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 0.940      ;
; 0.342 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.007      ;
; 0.348 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.012      ;
; 0.362 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                              ; iCLK         ; iCLK        ; 0.000        ; 0.481      ; 1.065      ;
; 0.362 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.026      ;
; 0.382 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.052      ;
; 0.391 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.056      ;
; 0.396 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.059      ;
; 0.402 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.674      ;
; 0.426 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.693      ;
; 0.428 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                  ; fetchLogic:fetch|pc:pc1|s_Q[8]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.698      ;
; 0.430 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.435 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.703      ;
; 0.437 ; fetchLogic:fetch|pc:pc1|s_Q[31]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; fetchLogic:fetch|pc:pc1|s_Q[30]                                                                                 ; registerFile:regFile|register_N:\G_reg:31:reg_N|dffg:\G_NBit_MUX:30:Dflipflop|s_Q                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.705      ;
; 0.440 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.708      ;
; 0.442 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.710      ;
; 0.442 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.710      ;
; 0.442 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.710      ;
; 0.442 ; fetchLogic:fetch|pc:pc1|s_Q[29]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.711      ;
; 0.444 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.712      ;
; 0.444 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.711      ;
; 0.445 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.712      ;
; 0.449 ; fetchLogic:fetch|pc:pc1|s_Q[30]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; fetchLogic:fetch|pc:pc1|s_Q[25]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.718      ;
; 0.452 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.720      ;
; 0.452 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.720      ;
; 0.453 ; fetchLogic:fetch|pc:pc1|s_Q[11]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.720      ;
; 0.455 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.722      ;
; 0.457 ; fetchLogic:fetch|pc:pc1|s_Q[4]                                                                                  ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.725      ;
; 0.458 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.726      ;
; 0.460 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.727      ;
; 0.461 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.728      ;
; 0.465 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.732      ;
; 0.467 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.734      ;
; 0.472 ; ID_EX_reg:IDEX|dffg_N:x4|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.739      ;
; 0.474 ; ID_EX_reg:IDEX|dffg_N:x6|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.741      ;
; 0.477 ; fetchLogic:fetch|pc:pc1|s_Q[24]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.745      ;
; 0.507 ; mem:IMem|ram~43                                                                                                 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.775      ;
; 0.509 ; mem:IMem|ram~43                                                                                                 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.777      ;
; 0.533 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.473      ; 1.228      ;
; 0.548 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.815      ;
; 0.549 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.817      ;
; 0.552 ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                    ; fetchLogic:fetch|pc:pc1|s_Q[5]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.820      ;
; 0.558 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.826      ;
; 0.559 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.826      ;
; 0.565 ; fetchLogic:fetch|pc:pc1|s_Q[22]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.832      ;
; 0.574 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; fetchLogic:fetch|pc:pc1|s_Q[2]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.841      ;
; 0.577 ; fetchLogic:fetch|pc:pc1|s_Q[27]                                                                                 ; registerFile:regFile|register_N:\G_reg:31:reg_N|dffg:\G_NBit_MUX:27:Dflipflop|s_Q                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.844      ;
; 0.594 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.477      ; 1.293      ;
; 0.594 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.861      ;
; 0.595 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                             ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.250      ;
; 0.598 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.866      ;
; 0.598 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.866      ;
; 0.599 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.867      ;
; 0.599 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.867      ;
; 0.599 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                   ; MEM_WB_reg:MEMWB|dffg_N:x2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.867      ;
; 0.600 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.868      ;
; 0.600 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.868      ;
; 0.600 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; ID_EX_reg:IDEX|dffg:x9|s_Q                                                                                      ; EX_MEM_reg:EXMEM|dffg:x8|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.869      ;
; 0.602 ; fetchLogic:fetch|pc:pc1|s_Q[5]                                                                                  ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.870      ;
; 0.602 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.604 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.871      ;
; 0.605 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.872      ;
; 0.606 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.268      ;
; 0.606 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.874      ;
; 0.611 ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:14:ONESCOMPI|s_Q                                                   ; fetchLogic:fetch|pc:pc1|s_Q[14]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.879      ;
; 0.612 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.879      ;
; 0.614 ; fetchLogic:fetch|pc:pc1|s_Q[26]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.882      ;
; 0.619 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.886      ;
; 0.620 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.888      ;
; 0.620 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.888      ;
; 0.622 ; fetchLogic:fetch|pc:pc1|s_Q[20]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.890      ;
; 0.622 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.890      ;
; 0.623 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.479      ; 1.324      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
; 17.976 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.247      ; 2.193      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
; 1.453 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 2.043      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 62.91 MHz ; 62.91 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 4.105 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.281 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.148 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.311 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.648 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                        ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.105 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.822     ;
; 4.150 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.777     ;
; 4.230 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.698     ;
; 4.251 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 15.648     ;
; 4.275 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.653     ;
; 4.376 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 15.524     ;
; 4.407 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.519     ;
; 4.423 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.504     ;
; 4.436 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.491     ;
; 4.481 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.446     ;
; 4.517 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.410     ;
; 4.532 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.395     ;
; 4.548 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.380     ;
; 4.582 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 15.317     ;
; 4.619 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.308     ;
; 4.635 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.290     ;
; 4.642 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.286     ;
; 4.657 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.270     ;
; 4.738 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.188     ;
; 4.744 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.184     ;
; 4.754 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.173     ;
; 4.782 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.146     ;
; 4.848 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.079     ;
; 4.854 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.071     ;
; 4.883 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.045     ;
; 4.918 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.009     ;
; 4.923 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.002     ;
; 4.928 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.000     ;
; 4.930 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.995     ;
; 4.950 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.977     ;
; 4.965 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.960     ;
; 4.967 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.960     ;
; 4.988 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.939     ;
; 5.010 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.915     ;
; 5.029 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 14.871     ;
; 5.043 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.885     ;
; 5.092 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.836     ;
; 5.111 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 14.786     ;
; 5.142 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.783     ;
; 5.161 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.731     ;
; 5.185 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.742     ;
; 5.201 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.727     ;
; 5.206 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.686     ;
; 5.218 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.707     ;
; 5.246 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.679     ;
; 5.249 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.678     ;
; 5.267 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 14.657     ;
; 5.283 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.642     ;
; 5.287 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.640     ;
; 5.295 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.633     ;
; 5.298 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.629     ;
; 5.322 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.606     ;
; 5.328 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 14.557     ;
; 5.377 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.548     ;
; 5.386 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 14.540     ;
; 5.397 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.531     ;
; 5.412 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.516     ;
; 5.435 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.493     ;
; 5.447 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 14.482     ;
; 5.463 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 14.428     ;
; 5.465 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.460     ;
; 5.467 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.458     ;
; 5.479 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.413     ;
; 5.479 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.446     ;
; 5.493 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 14.433     ;
; 5.512 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.413     ;
; 5.517 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.408     ;
; 5.541 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.384     ;
; 5.573 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.319     ;
; 5.613 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 14.284     ;
; 5.618 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 14.309     ;
; 5.653 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.275     ;
; 5.674 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 14.252     ;
; 5.675 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.217     ;
; 5.695 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.230     ;
; 5.696 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.232     ;
; 5.713 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.179     ;
; 5.745 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 14.183     ;
; 5.761 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 14.136     ;
; 5.769 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 14.155     ;
; 5.773 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.152     ;
; 5.778 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.147     ;
; 5.781 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 14.145     ;
; 5.785 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.140     ;
; 5.827 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.098     ;
; 5.831 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.061     ;
; 5.837 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.088     ;
; 5.867 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 14.057     ;
; 5.876 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.016     ;
; 5.879 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.046     ;
; 5.914 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 14.011     ;
; 5.974 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 13.918     ;
; 5.980 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 13.946     ;
; 5.981 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 13.944     ;
; 5.990 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 13.935     ;
; 5.997 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 13.929     ;
; 5.998 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 13.887     ;
; 6.011 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 13.917     ;
; 6.019 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 13.906     ;
; 6.023 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 13.869     ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.875      ;
; 0.352 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.948      ;
; 0.354 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.951      ;
; 0.365 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                              ; iCLK         ; iCLK        ; 0.000        ; 0.429      ; 0.996      ;
; 0.367 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.963      ;
; 0.369 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.965      ;
; 0.374 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.975      ;
; 0.386 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.630      ;
; 0.393 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.987      ;
; 0.395 ; fetchLogic:fetch|pc:pc1|s_Q[30]                                                                                 ; registerFile:regFile|register_N:\G_reg:31:reg_N|dffg:\G_NBit_MUX:30:Dflipflop|s_Q                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                  ; fetchLogic:fetch|pc:pc1|s_Q[8]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.641      ;
; 0.401 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; fetchLogic:fetch|pc:pc1|s_Q[31]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.646      ;
; 0.406 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.650      ;
; 0.407 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.651      ;
; 0.407 ; fetchLogic:fetch|pc:pc1|s_Q[29]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.651      ;
; 0.408 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.652      ;
; 0.408 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.652      ;
; 0.410 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.654      ;
; 0.410 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.653      ;
; 0.411 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.654      ;
; 0.413 ; fetchLogic:fetch|pc:pc1|s_Q[30]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.657      ;
; 0.415 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; fetchLogic:fetch|pc:pc1|s_Q[11]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.663      ;
; 0.419 ; fetchLogic:fetch|pc:pc1|s_Q[25]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.662      ;
; 0.422 ; fetchLogic:fetch|pc:pc1|s_Q[4]                                                                                  ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.665      ;
; 0.423 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.667      ;
; 0.424 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.667      ;
; 0.424 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.668      ;
; 0.428 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.671      ;
; 0.431 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.674      ;
; 0.434 ; ID_EX_reg:IDEX|dffg_N:x4|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.677      ;
; 0.436 ; ID_EX_reg:IDEX|dffg_N:x6|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.679      ;
; 0.440 ; fetchLogic:fetch|pc:pc1|s_Q[24]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.683      ;
; 0.465 ; mem:IMem|ram~43                                                                                                 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.709      ;
; 0.466 ; mem:IMem|ram~43                                                                                                 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.710      ;
; 0.495 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.421      ; 1.117      ;
; 0.496 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.740      ;
; 0.498 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.742      ;
; 0.508 ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                    ; fetchLogic:fetch|pc:pc1|s_Q[5]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.752      ;
; 0.512 ; fetchLogic:fetch|pc:pc1|s_Q[22]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.756      ;
; 0.512 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.756      ;
; 0.523 ; fetchLogic:fetch|pc:pc1|s_Q[27]                                                                                 ; registerFile:regFile|register_N:\G_reg:31:reg_N|dffg:\G_NBit_MUX:27:Dflipflop|s_Q                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.767      ;
; 0.527 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; fetchLogic:fetch|pc:pc1|s_Q[2]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.770      ;
; 0.546 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.790      ;
; 0.546 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.790      ;
; 0.547 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                   ; MEM_WB_reg:MEMWB|dffg_N:x2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; ID_EX_reg:IDEX|dffg:x9|s_Q                                                                                      ; EX_MEM_reg:EXMEM|dffg:x8|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.550 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.794      ;
; 0.554 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.798      ;
; 0.558 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.802      ;
; 0.560 ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:14:ONESCOMPI|s_Q                                                   ; fetchLogic:fetch|pc:pc1|s_Q[14]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.804      ;
; 0.561 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.804      ;
; 0.562 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.805      ;
; 0.562 ; fetchLogic:fetch|pc:pc1|s_Q[5]                                                                                  ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.805      ;
; 0.562 ; fetchLogic:fetch|pc:pc1|s_Q[26]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.805      ;
; 0.563 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                             ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.150      ;
; 0.566 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.810      ;
; 0.568 ; fetchLogic:fetch|pc:pc1|s_Q[20]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.812      ;
; 0.568 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.812      ;
; 0.569 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.426      ; 1.196      ;
; 0.569 ; fetchLogic:fetch|pc:pc1|s_Q[16]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.164      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
; 18.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.215      ; 1.998      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
; 1.311 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 1.840      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 11.388 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.097 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 19.000 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.692 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.374 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                         ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.388 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.556      ;
; 11.510 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.434      ;
; 11.517 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.427      ;
; 11.565 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.381      ;
; 11.577 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.367      ;
; 11.598 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.348      ;
; 11.627 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 8.298      ;
; 11.629 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.317      ;
; 11.662 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.284      ;
; 11.691 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 8.234      ;
; 11.699 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.245      ;
; 11.706 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.238      ;
; 11.732 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.213      ;
; 11.734 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.212      ;
; 11.736 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.210      ;
; 11.766 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.180      ;
; 11.769 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.177      ;
; 11.792 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.152      ;
; 11.794 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.151      ;
; 11.796 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.149      ;
; 11.798 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 8.127      ;
; 11.798 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.148      ;
; 11.830 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.116      ;
; 11.854 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.092      ;
; 11.868 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.077      ;
; 11.903 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.042      ;
; 11.905 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.041      ;
; 11.914 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.030      ;
; 11.918 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.028      ;
; 11.921 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.023      ;
; 11.937 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.009      ;
; 11.939 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.007      ;
; 11.963 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.983      ;
; 11.983 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.962      ;
; 11.992 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.952      ;
; 11.996 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.950      ;
; 12.003 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.943      ;
; 12.022 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.923      ;
; 12.025 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 7.900      ;
; 12.025 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.921      ;
; 12.032 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.914      ;
; 12.034 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.910      ;
; 12.055 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.890      ;
; 12.057 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.888      ;
; 12.066 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.878      ;
; 12.084 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 7.840      ;
; 12.096 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.850      ;
; 12.099 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 7.823      ;
; 12.110 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.836      ;
; 12.112 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.834      ;
; 12.122 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 7.826      ;
; 12.130 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.815      ;
; 12.132 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.814      ;
; 12.132 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 7.790      ;
; 12.156 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.788      ;
; 12.163 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.781      ;
; 12.164 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.782      ;
; 12.176 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 7.740      ;
; 12.176 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.770      ;
; 12.181 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.763      ;
; 12.184 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.762      ;
; 12.188 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.756      ;
; 12.189 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.755      ;
; 12.191 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.754      ;
; 12.195 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.749      ;
; 12.198 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.747      ;
; 12.203 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.743      ;
; 12.210 ; ID_EX_reg:IDEX|dffg_N:x4|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 7.712      ;
; 12.211 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.735      ;
; 12.220 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.724      ;
; 12.223 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.722      ;
; 12.226 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.718      ;
; 12.248 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.698      ;
; 12.252 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.694      ;
; 12.266 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 7.655      ;
; 12.268 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 7.654      ;
; 12.272 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.673      ;
; 12.275 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.671      ;
; 12.283 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.663      ;
; 12.292 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.653      ;
; 12.300 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 7.622      ;
; 12.311 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 7.637      ;
; 12.311 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.634      ;
; 12.325 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.620      ;
; 12.337 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.609      ;
; 12.342 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.602      ;
; 12.348 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.596      ;
; 12.349 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.595      ;
; 12.354 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 7.570      ;
; 12.355 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.591      ;
; 12.355 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.589      ;
; 12.370 ; ID_EX_reg:IDEX|dffg:x13|s_Q                                 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.574      ;
; 12.382 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.564      ;
; 12.385 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 7.539      ;
; 12.388 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 7.534      ;
; 12.396 ; ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 7.548      ;
; 12.396 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.549      ;
; 12.399 ; ID_EX_reg:IDEX|dffg_N:x4|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 7.523      ;
; 12.430 ; ID_EX_reg:IDEX|dffg_N:x7|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.516      ;
; 12.440 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q  ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.505      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.097 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.428      ;
; 0.137 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                              ; iCLK         ; iCLK        ; 0.000        ; 0.251      ; 0.492      ;
; 0.141 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.475      ;
; 0.148 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.480      ;
; 0.152 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.484      ;
; 0.156 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.489      ;
; 0.159 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.489      ;
; 0.180 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.515      ;
; 0.187 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                  ; fetchLogic:fetch|pc:pc1|s_Q[8]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; fetchLogic:fetch|pc:pc1|s_Q[31]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; fetchLogic:fetch|pc:pc1|s_Q[29]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:27:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:13:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.321      ;
; 0.196 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; fetchLogic:fetch|pc:pc1|s_Q[30]                                                                                 ; registerFile:regFile|register_N:\G_reg:31:reg_N|dffg:\G_NBit_MUX:30:Dflipflop|s_Q                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; fetchLogic:fetch|pc:pc1|s_Q[30]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; fetchLogic:fetch|pc:pc1|s_Q[25]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:25:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.328      ;
; 0.201 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; fetchLogic:fetch|pc:pc1|s_Q[11]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.328      ;
; 0.204 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; fetchLogic:fetch|pc:pc1|s_Q[4]                                                                                  ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:29:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.333      ;
; 0.209 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.336      ;
; 0.210 ; ID_EX_reg:IDEX|dffg_N:x4|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.336      ;
; 0.212 ; ID_EX_reg:IDEX|dffg_N:x6|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:15:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.338      ;
; 0.213 ; fetchLogic:fetch|pc:pc1|s_Q[24]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:24:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.340      ;
; 0.215 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.565      ;
; 0.231 ; mem:IMem|ram~43                                                                                                 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.357      ;
; 0.232 ; mem:IMem|ram~43                                                                                                 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.358      ;
; 0.246 ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                    ; fetchLogic:fetch|pc:pc1|s_Q[5]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.372      ;
; 0.250 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.376      ;
; 0.251 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x4|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 0.606      ;
; 0.254 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.586      ;
; 0.257 ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; ID_EX_reg:IDEX|dffg_N:x2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; fetchLogic:fetch|pc:pc1|s_Q[2]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                             ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.585      ;
; 0.259 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:10:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; fetchLogic:fetch|pc:pc1|s_Q[22]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:28:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:8:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:23:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                   ; MEM_WB_reg:MEMWB|dffg_N:x2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:9:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:22:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:14:ONESCOMPI|s_Q                                                   ; fetchLogic:fetch|pc:pc1|s_Q[14]                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:11:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:4:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:18:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:3:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; fetchLogic:fetch|pc:pc1|s_Q[5]                                                                                  ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                  ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:5:ONESCOMPI|s_Q                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; ID_EX_reg:IDEX|dffg:x9|s_Q                                                                                      ; EX_MEM_reg:EXMEM|dffg:x8|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:21:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                 ; MEM_WB_reg:MEMWB|dffg_N:x1_1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                      ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:6:ONESCOMPI|s_Q                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                     ; ID_EX_reg:IDEX|dffg_N:x1|dffg:\G_NBit_DFFG:12:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.390      ;
; 0.266 ; fetchLogic:fetch|pc:pc1|s_Q[27]                                                                                 ; registerFile:regFile|register_N:\G_reg:31:reg_N|dffg:\G_NBit_MUX:27:Dflipflop|s_Q                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.616      ;
; 0.266 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:2:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.393      ;
; 0.270 ; fetchLogic:fetch|pc:pc1|s_Q[26]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:26:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.397      ;
; 0.270 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.397      ;
; 0.271 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.398      ;
; 0.272 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                     ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:17:ONESCOMPI|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; ID_EX_reg:IDEX|dffg_N:x3|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:7:ONESCOMPI|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.274 ; EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:16:ONESCOMPI|s_Q                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                               ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 0.628      ;
; 0.274 ; ID_EX_reg:IDEX|dffg_N:x5|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q                                                      ; EX_MEM_reg:EXMEM|dffg_N:x1_2|dffg:\G_NBit_DFFG:19:ONESCOMPI|s_Q                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; fetchLogic:fetch|pc:pc1|s_Q[20]                                                                                 ; IF_ID_reg:IFID|dffg_N:x1|dffg:\G_NBit_DFFG:20:ONESCOMPI|s_Q                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.400      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
; 19.000 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.118      ; 1.073      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
; 0.692 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.993      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.698 ; 0.097 ; 17.976   ; 0.692   ; 9.374               ;
;  iCLK            ; 2.698 ; 0.097 ; 17.976   ; 0.692   ; 9.374               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 64333    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 64333    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1444  ; 1444 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Dec  6 14:50:33 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.698               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.976
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.976               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.453               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.631               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.698
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.698 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q
    Info (332115): To Node      : EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.101      3.101  R        clock network delay
    Info (332115):      3.333      0.232     uTco  ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q
    Info (332115):      3.333      0.000 FF  CELL  IDEX|x22|\G_NBit_DFFG:1:ONESCOMPI|s_Q|q
    Info (332115):      3.764      0.431 FF    IC  alu_control|Mux1~0|dataa
    Info (332115):      4.168      0.404 FF  CELL  alu_control|Mux1~0|combout
    Info (332115):      4.595      0.427 FF    IC  alu_control|Mux5~0|dataa
    Info (332115):      4.999      0.404 FF  CELL  alu_control|Mux5~0|combout
    Info (332115):      5.231      0.232 FF    IC  alu_control|Mux5~1|datac
    Info (332115):      5.511      0.280 FF  CELL  alu_control|Mux5~1|combout
    Info (332115):      5.830      0.319 FF    IC  alu0|mux0|and1|o_F|datab
    Info (332115):      6.234      0.404 FF  CELL  alu0|mux0|and1|o_F|combout
    Info (332115):      6.813      0.579 FF    IC  alu0|addSub|\G_adders:1:adderN|or1|o_F~0|datad
    Info (332115):      6.938      0.125 FF  CELL  alu0|addSub|\G_adders:1:adderN|or1|o_F~0|combout
    Info (332115):      7.205      0.267 FF    IC  alu0|addSub|\G_adders:2:adderN|or1|o_F~0|datad
    Info (332115):      7.330      0.125 FF  CELL  alu0|addSub|\G_adders:2:adderN|or1|o_F~0|combout
    Info (332115):      7.585      0.255 FF    IC  alu0|addSub|\G_adders:3:adderN|or1|o_F~0|datac
    Info (332115):      7.866      0.281 FF  CELL  alu0|addSub|\G_adders:3:adderN|or1|o_F~0|combout
    Info (332115):      8.117      0.251 FF    IC  alu0|addSub|\G_adders:4:adderN|or1|o_F~0|datad
    Info (332115):      8.242      0.125 FF  CELL  alu0|addSub|\G_adders:4:adderN|or1|o_F~0|combout
    Info (332115):      8.490      0.248 FF    IC  alu0|addSub|\G_adders:5:adderN|or1|o_F~0|datad
    Info (332115):      8.615      0.125 FF  CELL  alu0|addSub|\G_adders:5:adderN|or1|o_F~0|combout
    Info (332115):      8.872      0.257 FF    IC  alu0|addSub|\G_adders:6:adderN|or1|o_F~0|datac
    Info (332115):      9.153      0.281 FF  CELL  alu0|addSub|\G_adders:6:adderN|or1|o_F~0|combout
    Info (332115):      9.408      0.255 FF    IC  alu0|addSub|\G_adders:7:adderN|or1|o_F~0|datac
    Info (332115):      9.689      0.281 FF  CELL  alu0|addSub|\G_adders:7:adderN|or1|o_F~0|combout
    Info (332115):      9.938      0.249 FF    IC  alu0|addSub|\G_adders:8:adderN|or1|o_F~0|datad
    Info (332115):     10.063      0.125 FF  CELL  alu0|addSub|\G_adders:8:adderN|or1|o_F~0|combout
    Info (332115):     10.318      0.255 FF    IC  alu0|addSub|\G_adders:9:adderN|or1|o_F~0|datac
    Info (332115):     10.599      0.281 FF  CELL  alu0|addSub|\G_adders:9:adderN|or1|o_F~0|combout
    Info (332115):     10.850      0.251 FF    IC  alu0|addSub|\G_adders:10:adderN|or1|o_F~0|datad
    Info (332115):     10.975      0.125 FF  CELL  alu0|addSub|\G_adders:10:adderN|or1|o_F~0|combout
    Info (332115):     11.224      0.249 FF    IC  alu0|addSub|\G_adders:11:adderN|or1|o_F~0|datad
    Info (332115):     11.349      0.125 FF  CELL  alu0|addSub|\G_adders:11:adderN|or1|o_F~0|combout
    Info (332115):     11.600      0.251 FF    IC  alu0|addSub|\G_adders:12:adderN|or1|o_F~0|datad
    Info (332115):     11.725      0.125 FF  CELL  alu0|addSub|\G_adders:12:adderN|or1|o_F~0|combout
    Info (332115):     11.975      0.250 FF    IC  alu0|addSub|\G_adders:13:adderN|or1|o_F~0|datad
    Info (332115):     12.100      0.125 FF  CELL  alu0|addSub|\G_adders:13:adderN|or1|o_F~0|combout
    Info (332115):     12.350      0.250 FF    IC  alu0|addSub|\G_adders:14:adderN|or1|o_F~0|datad
    Info (332115):     12.475      0.125 FF  CELL  alu0|addSub|\G_adders:14:adderN|or1|o_F~0|combout
    Info (332115):     13.162      0.687 FF    IC  alu0|addSub|\G_adders:15:adderN|or1|o_F~0|datad
    Info (332115):     13.287      0.125 FF  CELL  alu0|addSub|\G_adders:15:adderN|or1|o_F~0|combout
    Info (332115):     13.542      0.255 FF    IC  alu0|addSub|\G_adders:16:adderN|or1|o_F~0|datac
    Info (332115):     13.823      0.281 FF  CELL  alu0|addSub|\G_adders:16:adderN|or1|o_F~0|combout
    Info (332115):     14.073      0.250 FF    IC  alu0|addSub|\G_adders:17:adderN|or1|o_F~0|datad
    Info (332115):     14.198      0.125 FF  CELL  alu0|addSub|\G_adders:17:adderN|or1|o_F~0|combout
    Info (332115):     14.452      0.254 FF    IC  alu0|addSub|\G_adders:18:adderN|or1|o_F~0|datac
    Info (332115):     14.733      0.281 FF  CELL  alu0|addSub|\G_adders:18:adderN|or1|o_F~0|combout
    Info (332115):     14.984      0.251 FF    IC  alu0|addSub|\G_adders:19:adderN|or1|o_F~0|datad
    Info (332115):     15.109      0.125 FF  CELL  alu0|addSub|\G_adders:19:adderN|or1|o_F~0|combout
    Info (332115):     15.361      0.252 FF    IC  alu0|addSub|\G_adders:20:adderN|or1|o_F~0|datad
    Info (332115):     15.486      0.125 FF  CELL  alu0|addSub|\G_adders:20:adderN|or1|o_F~0|combout
    Info (332115):     15.735      0.249 FF    IC  alu0|addSub|\G_adders:21:adderN|or1|o_F~0|datad
    Info (332115):     15.860      0.125 FF  CELL  alu0|addSub|\G_adders:21:adderN|or1|o_F~0|combout
    Info (332115):     16.117      0.257 FF    IC  alu0|addSub|\G_adders:22:adderN|or1|o_F~0|datac
    Info (332115):     16.398      0.281 FF  CELL  alu0|addSub|\G_adders:22:adderN|or1|o_F~0|combout
    Info (332115):     16.653      0.255 FF    IC  alu0|addSub|\G_adders:23:adderN|or1|o_F~0|datac
    Info (332115):     16.934      0.281 FF  CELL  alu0|addSub|\G_adders:23:adderN|or1|o_F~0|combout
    Info (332115):     17.183      0.249 FF    IC  alu0|addSub|\G_adders:24:adderN|or1|o_F~0|datad
    Info (332115):     17.308      0.125 FF  CELL  alu0|addSub|\G_adders:24:adderN|or1|o_F~0|combout
    Info (332115):     17.558      0.250 FF    IC  alu0|addSub|\G_adders:25:adderN|or1|o_F~0|datad
    Info (332115):     17.683      0.125 FF  CELL  alu0|addSub|\G_adders:25:adderN|or1|o_F~0|combout
    Info (332115):     17.932      0.249 FF    IC  alu0|addSub|\G_adders:26:adderN|or1|o_F~0|datad
    Info (332115):     18.057      0.125 FF  CELL  alu0|addSub|\G_adders:26:adderN|or1|o_F~0|combout
    Info (332115):     18.308      0.251 FF    IC  alu0|addSub|\G_adders:27:adderN|or1|o_F~0|datad
    Info (332115):     18.433      0.125 FF  CELL  alu0|addSub|\G_adders:27:adderN|or1|o_F~0|combout
    Info (332115):     18.684      0.251 FF    IC  alu0|addSub|\G_adders:28:adderN|or1|o_F~0|datad
    Info (332115):     18.809      0.125 FF  CELL  alu0|addSub|\G_adders:28:adderN|or1|o_F~0|combout
    Info (332115):     19.064      0.255 FF    IC  alu0|addSub|\G_adders:29:adderN|or1|o_F~0|datac
    Info (332115):     19.345      0.281 FF  CELL  alu0|addSub|\G_adders:29:adderN|or1|o_F~0|combout
    Info (332115):     19.725      0.380 FF    IC  alu0|muxB|mux8|mux2|\G_NBit_MUX:31:MUXI|or1|o_F~2|datad
    Info (332115):     19.875      0.150 FR  CELL  alu0|muxB|mux8|mux2|\G_NBit_MUX:31:MUXI|or1|o_F~2|combout
    Info (332115):     20.078      0.203 RR    IC  alu0|muxB|mux8|mux2|\G_NBit_MUX:31:MUXI|or1|o_F~11|datad
    Info (332115):     20.217      0.139 RF  CELL  alu0|muxB|mux8|mux2|\G_NBit_MUX:31:MUXI|or1|o_F~11|combout
    Info (332115):     20.217      0.000 FF    IC  EXMEM|x3|\G_NBit_DFFG:31:ONESCOMPI|s_Q|d
    Info (332115):     20.321      0.104 FF  CELL  EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.989      2.989  R        clock network delay
    Info (332115):     23.021      0.032           clock pessimism removed
    Info (332115):     23.001     -0.020           clock uncertainty
    Info (332115):     23.019      0.018     uTsu  EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.321
    Info (332115): Data Required Time :    23.019
    Info (332115): Slack              :     2.698 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.278 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.996      2.996  R        clock network delay
    Info (332115):      3.228      0.232     uTco  EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q
    Info (332115):      3.228      0.000 RR  CELL  EXMEM|x2|\G_NBit_DFFG:30:ONESCOMPI|s_Q|q
    Info (332115):      3.864      0.636 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      3.936      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.468      3.468  R        clock network delay
    Info (332115):      3.436     -0.032           clock pessimism removed
    Info (332115):      3.436      0.000           clock uncertainty
    Info (332115):      3.658      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.936
    Info (332115): Data Required Time :     3.658
    Info (332115): Slack              :     0.278 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.976
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.976 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.101      3.101  R        clock network delay
    Info (332115):      3.333      0.232     uTco  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.333      0.000 RR  CELL  IDEX|x11|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.014      0.681 RR    IC  IDEX|x11|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.294      1.280 RF  CELL  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.316      3.316  R        clock network delay
    Info (332115):     23.348      0.032           clock pessimism removed
    Info (332115):     23.328     -0.020           clock uncertainty
    Info (332115):     23.270     -0.058     uTsu  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.294
    Info (332115): Data Required Time :    23.270
    Info (332115): Slack              :    17.976 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.453
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.453 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.988      2.988  R        clock network delay
    Info (332115):      3.220      0.232     uTco  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.220      0.000 FF  CELL  IDEX|x11|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.865      0.645 FF    IC  IDEX|x11|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.031      1.166 FR  CELL  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.424      3.424  R        clock network delay
    Info (332115):      3.392     -0.032           clock pessimism removed
    Info (332115):      3.392      0.000           clock uncertainty
    Info (332115):      3.578      0.186      uTh  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.031
    Info (332115): Data Required Time :     3.578
    Info (332115): Slack              :     1.453 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 4.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.105               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.148               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.311               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.648               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.105
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.105 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q
    Info (332115): To Node      : EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.818      2.818  R        clock network delay
    Info (332115):      3.031      0.213     uTco  ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:0:ONESCOMPI|s_Q
    Info (332115):      3.031      0.000 FF  CELL  IDEX|x22|\G_NBit_DFFG:0:ONESCOMPI|s_Q|q
    Info (332115):      3.420      0.389 FF    IC  alu_control|Mux1~0|datab
    Info (332115):      3.811      0.391 FR  CELL  alu_control|Mux1~0|combout
    Info (332115):      4.202      0.391 RR    IC  alu_control|Mux5~0|dataa
    Info (332115):      4.582      0.380 RR  CELL  alu_control|Mux5~0|combout
    Info (332115):      4.766      0.184 RR    IC  alu_control|Mux5~1|datac
    Info (332115):      5.031      0.265 RR  CELL  alu_control|Mux5~1|combout
    Info (332115):      5.293      0.262 RR    IC  alu0|mux0|and1|o_F|datab
    Info (332115):      5.674      0.381 RR  CELL  alu0|mux0|and1|o_F|combout
    Info (332115):      6.177      0.503 RR    IC  alu0|addSub|\G_adders:1:adderN|or1|o_F~0|datad
    Info (332115):      6.321      0.144 RR  CELL  alu0|addSub|\G_adders:1:adderN|or1|o_F~0|combout
    Info (332115):      6.541      0.220 RR    IC  alu0|addSub|\G_adders:2:adderN|or1|o_F~0|datad
    Info (332115):      6.685      0.144 RR  CELL  alu0|addSub|\G_adders:2:adderN|or1|o_F~0|combout
    Info (332115):      6.891      0.206 RR    IC  alu0|addSub|\G_adders:3:adderN|or1|o_F~0|datac
    Info (332115):      7.156      0.265 RR  CELL  alu0|addSub|\G_adders:3:adderN|or1|o_F~0|combout
    Info (332115):      7.366      0.210 RR    IC  alu0|addSub|\G_adders:4:adderN|or1|o_F~0|datad
    Info (332115):      7.510      0.144 RR  CELL  alu0|addSub|\G_adders:4:adderN|or1|o_F~0|combout
    Info (332115):      7.718      0.208 RR    IC  alu0|addSub|\G_adders:5:adderN|or1|o_F~0|datad
    Info (332115):      7.862      0.144 RR  CELL  alu0|addSub|\G_adders:5:adderN|or1|o_F~0|combout
    Info (332115):      8.070      0.208 RR    IC  alu0|addSub|\G_adders:6:adderN|or1|o_F~0|datac
    Info (332115):      8.335      0.265 RR  CELL  alu0|addSub|\G_adders:6:adderN|or1|o_F~0|combout
    Info (332115):      8.541      0.206 RR    IC  alu0|addSub|\G_adders:7:adderN|or1|o_F~0|datac
    Info (332115):      8.806      0.265 RR  CELL  alu0|addSub|\G_adders:7:adderN|or1|o_F~0|combout
    Info (332115):      9.015      0.209 RR    IC  alu0|addSub|\G_adders:8:adderN|or1|o_F~0|datad
    Info (332115):      9.159      0.144 RR  CELL  alu0|addSub|\G_adders:8:adderN|or1|o_F~0|combout
    Info (332115):      9.365      0.206 RR    IC  alu0|addSub|\G_adders:9:adderN|or1|o_F~0|datac
    Info (332115):      9.630      0.265 RR  CELL  alu0|addSub|\G_adders:9:adderN|or1|o_F~0|combout
    Info (332115):      9.840      0.210 RR    IC  alu0|addSub|\G_adders:10:adderN|or1|o_F~0|datad
    Info (332115):      9.984      0.144 RR  CELL  alu0|addSub|\G_adders:10:adderN|or1|o_F~0|combout
    Info (332115):     10.192      0.208 RR    IC  alu0|addSub|\G_adders:11:adderN|or1|o_F~0|datad
    Info (332115):     10.336      0.144 RR  CELL  alu0|addSub|\G_adders:11:adderN|or1|o_F~0|combout
    Info (332115):     10.546      0.210 RR    IC  alu0|addSub|\G_adders:12:adderN|or1|o_F~0|datad
    Info (332115):     10.690      0.144 RR  CELL  alu0|addSub|\G_adders:12:adderN|or1|o_F~0|combout
    Info (332115):     10.900      0.210 RR    IC  alu0|addSub|\G_adders:13:adderN|or1|o_F~0|datad
    Info (332115):     11.044      0.144 RR  CELL  alu0|addSub|\G_adders:13:adderN|or1|o_F~0|combout
    Info (332115):     11.253      0.209 RR    IC  alu0|addSub|\G_adders:14:adderN|or1|o_F~0|datad
    Info (332115):     11.397      0.144 RR  CELL  alu0|addSub|\G_adders:14:adderN|or1|o_F~0|combout
    Info (332115):     12.040      0.643 RR    IC  alu0|addSub|\G_adders:15:adderN|or1|o_F~0|datad
    Info (332115):     12.184      0.144 RR  CELL  alu0|addSub|\G_adders:15:adderN|or1|o_F~0|combout
    Info (332115):     12.390      0.206 RR    IC  alu0|addSub|\G_adders:16:adderN|or1|o_F~0|datac
    Info (332115):     12.655      0.265 RR  CELL  alu0|addSub|\G_adders:16:adderN|or1|o_F~0|combout
    Info (332115):     12.864      0.209 RR    IC  alu0|addSub|\G_adders:17:adderN|or1|o_F~0|datad
    Info (332115):     13.008      0.144 RR  CELL  alu0|addSub|\G_adders:17:adderN|or1|o_F~0|combout
    Info (332115):     13.213      0.205 RR    IC  alu0|addSub|\G_adders:18:adderN|or1|o_F~0|datac
    Info (332115):     13.478      0.265 RR  CELL  alu0|addSub|\G_adders:18:adderN|or1|o_F~0|combout
    Info (332115):     13.688      0.210 RR    IC  alu0|addSub|\G_adders:19:adderN|or1|o_F~0|datad
    Info (332115):     13.832      0.144 RR  CELL  alu0|addSub|\G_adders:19:adderN|or1|o_F~0|combout
    Info (332115):     14.043      0.211 RR    IC  alu0|addSub|\G_adders:20:adderN|or1|o_F~0|datad
    Info (332115):     14.187      0.144 RR  CELL  alu0|addSub|\G_adders:20:adderN|or1|o_F~0|combout
    Info (332115):     14.396      0.209 RR    IC  alu0|addSub|\G_adders:21:adderN|or1|o_F~0|datad
    Info (332115):     14.540      0.144 RR  CELL  alu0|addSub|\G_adders:21:adderN|or1|o_F~0|combout
    Info (332115):     14.747      0.207 RR    IC  alu0|addSub|\G_adders:22:adderN|or1|o_F~0|datac
    Info (332115):     15.012      0.265 RR  CELL  alu0|addSub|\G_adders:22:adderN|or1|o_F~0|combout
    Info (332115):     15.218      0.206 RR    IC  alu0|addSub|\G_adders:23:adderN|or1|o_F~0|datac
    Info (332115):     15.483      0.265 RR  CELL  alu0|addSub|\G_adders:23:adderN|or1|o_F~0|combout
    Info (332115):     15.692      0.209 RR    IC  alu0|addSub|\G_adders:24:adderN|or1|o_F~0|datad
    Info (332115):     15.836      0.144 RR  CELL  alu0|addSub|\G_adders:24:adderN|or1|o_F~0|combout
    Info (332115):     16.045      0.209 RR    IC  alu0|addSub|\G_adders:25:adderN|or1|o_F~0|datad
    Info (332115):     16.189      0.144 RR  CELL  alu0|addSub|\G_adders:25:adderN|or1|o_F~0|combout
    Info (332115):     16.397      0.208 RR    IC  alu0|addSub|\G_adders:26:adderN|or1|o_F~0|datad
    Info (332115):     16.541      0.144 RR  CELL  alu0|addSub|\G_adders:26:adderN|or1|o_F~0|combout
    Info (332115):     16.751      0.210 RR    IC  alu0|addSub|\G_adders:27:adderN|or1|o_F~0|datad
    Info (332115):     16.895      0.144 RR  CELL  alu0|addSub|\G_adders:27:adderN|or1|o_F~0|combout
    Info (332115):     17.105      0.210 RR    IC  alu0|addSub|\G_adders:28:adderN|or1|o_F~0|datad
    Info (332115):     17.249      0.144 RR  CELL  alu0|addSub|\G_adders:28:adderN|or1|o_F~0|combout
    Info (332115):     17.455      0.206 RR    IC  alu0|addSub|\G_adders:29:adderN|or1|o_F~0|datac
    Info (332115):     17.720      0.265 RR  CELL  alu0|addSub|\G_adders:29:adderN|or1|o_F~0|combout
    Info (332115):     18.085      0.365 RR    IC  alu0|muxB|mux8|mux2|\G_NBit_MUX:31:MUXI|or1|o_F~2|datad
    Info (332115):     18.229      0.144 RR  CELL  alu0|muxB|mux8|mux2|\G_NBit_MUX:31:MUXI|or1|o_F~2|combout
    Info (332115):     18.416      0.187 RR    IC  alu0|muxB|mux8|mux2|\G_NBit_MUX:31:MUXI|or1|o_F~11|datad
    Info (332115):     18.560      0.144 RR  CELL  alu0|muxB|mux8|mux2|\G_NBit_MUX:31:MUXI|or1|o_F~11|combout
    Info (332115):     18.560      0.000 RR    IC  EXMEM|x3|\G_NBit_DFFG:31:ONESCOMPI|s_Q|d
    Info (332115):     18.640      0.080 RR  CELL  EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.718      2.718  R        clock network delay
    Info (332115):     22.746      0.028           clock pessimism removed
    Info (332115):     22.726     -0.020           clock uncertainty
    Info (332115):     22.745      0.019     uTsu  EX_MEM_reg:EXMEM|dffg_N:x3|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.640
    Info (332115): Data Required Time :    22.745
    Info (332115): Slack              :     4.105 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.281
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.281 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.725      2.725  R        clock network delay
    Info (332115):      2.938      0.213     uTco  EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q
    Info (332115):      2.938      0.000 FF  CELL  EXMEM|x2|\G_NBit_DFFG:30:ONESCOMPI|s_Q|q
    Info (332115):      3.521      0.583 FF    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      3.600      0.079 FF  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.146      3.146  R        clock network delay
    Info (332115):      3.118     -0.028           clock pessimism removed
    Info (332115):      3.118      0.000           clock uncertainty
    Info (332115):      3.319      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.600
    Info (332115): Data Required Time :     3.319
    Info (332115): Slack              :     0.281 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.148
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.148 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.817      2.817  R        clock network delay
    Info (332115):      3.030      0.213     uTco  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.030      0.000 RR  CELL  IDEX|x11|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.667      0.637 RR    IC  IDEX|x11|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.815      1.148 RF  CELL  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.004      3.004  R        clock network delay
    Info (332115):     23.032      0.028           clock pessimism removed
    Info (332115):     23.012     -0.020           clock uncertainty
    Info (332115):     22.963     -0.049     uTsu  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.815
    Info (332115): Data Required Time :    22.963
    Info (332115): Slack              :    18.148 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.311
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.311 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.717      2.717  R        clock network delay
    Info (332115):      2.930      0.213     uTco  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      2.930      0.000 FF  CELL  IDEX|x11|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.508      0.578 FF    IC  IDEX|x11|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.557      1.049 FR  CELL  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.106      3.106  R        clock network delay
    Info (332115):      3.078     -0.028           clock pessimism removed
    Info (332115):      3.078      0.000           clock uncertainty
    Info (332115):      3.246      0.168      uTh  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.557
    Info (332115): Data Required Time :     3.246
    Info (332115): Slack              :     1.311 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 11.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.388               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.097               0.000 iCLK 
Info (332146): Worst-case recovery slack is 19.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.000               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.388
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.388 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q
    Info (332115): To Node      : EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.667      1.667  R        clock network delay
    Info (332115):      1.772      0.105     uTco  ID_EX_reg:IDEX|dffg_N:x22|dffg:\G_NBit_DFFG:1:ONESCOMPI|s_Q
    Info (332115):      1.772      0.000 FF  CELL  IDEX|x22|\G_NBit_DFFG:1:ONESCOMPI|s_Q|q
    Info (332115):      2.356      0.584 FF    IC  addBranch2|\G_NBit_Adder:3:adderN|or1|o_F~0|datab
    Info (332115):      2.549      0.193 FF  CELL  addBranch2|\G_NBit_Adder:3:adderN|or1|o_F~0|combout
    Info (332115):      2.762      0.213 FF    IC  addBranch2|\G_NBit_Adder:4:adderN|or1|o_F~0|datac
    Info (332115):      2.895      0.133 FF  CELL  addBranch2|\G_NBit_Adder:4:adderN|or1|o_F~0|combout
    Info (332115):      3.011      0.116 FF    IC  addBranch2|\G_NBit_Adder:5:adderN|or1|o_F~0|datac
    Info (332115):      3.144      0.133 FF  CELL  addBranch2|\G_NBit_Adder:5:adderN|or1|o_F~0|combout
    Info (332115):      3.379      0.235 FF    IC  addBranch2|\G_NBit_Adder:6:adderN|or1|o_F~0|datad
    Info (332115):      3.442      0.063 FF  CELL  addBranch2|\G_NBit_Adder:6:adderN|or1|o_F~0|combout
    Info (332115):      3.666      0.224 FF    IC  addBranch2|\G_NBit_Adder:7:adderN|or1|o_F~0|datad
    Info (332115):      3.729      0.063 FF  CELL  addBranch2|\G_NBit_Adder:7:adderN|or1|o_F~0|combout
    Info (332115):      3.846      0.117 FF    IC  addBranch2|\G_NBit_Adder:8:adderN|or1|o_F~0|datad
    Info (332115):      3.909      0.063 FF  CELL  addBranch2|\G_NBit_Adder:8:adderN|or1|o_F~0|combout
    Info (332115):      4.025      0.116 FF    IC  addBranch2|\G_NBit_Adder:9:adderN|or1|o_F~0|datad
    Info (332115):      4.088      0.063 FF  CELL  addBranch2|\G_NBit_Adder:9:adderN|or1|o_F~0|combout
    Info (332115):      4.644      0.556 FF    IC  addBranch2|\G_NBit_Adder:10:adderN|or1|o_F~0|dataa
    Info (332115):      4.837      0.193 FF  CELL  addBranch2|\G_NBit_Adder:10:adderN|or1|o_F~0|combout
    Info (332115):      4.949      0.112 FF    IC  addBranch2|\G_NBit_Adder:11:adderN|or1|o_F~0|datad
    Info (332115):      5.012      0.063 FF  CELL  addBranch2|\G_NBit_Adder:11:adderN|or1|o_F~0|combout
    Info (332115):      5.125      0.113 FF    IC  addBranch2|\G_NBit_Adder:12:adderN|or1|o_F~0|datad
    Info (332115):      5.188      0.063 FF  CELL  addBranch2|\G_NBit_Adder:12:adderN|or1|o_F~0|combout
    Info (332115):      6.226      1.038 FF    IC  addBranch2|\G_NBit_Adder:13:adderN|or1|o_F~0|datad
    Info (332115):      6.289      0.063 FF  CELL  addBranch2|\G_NBit_Adder:13:adderN|or1|o_F~0|combout
    Info (332115):      6.425      0.136 FF    IC  addBranch2|\G_NBit_Adder:16:adderN|or1|o_F~1|datab
    Info (332115):      6.632      0.207 FF  CELL  addBranch2|\G_NBit_Adder:16:adderN|or1|o_F~1|combout
    Info (332115):      7.017      0.385 FF    IC  addBranch2|\G_NBit_Adder:16:adderN|or1|o_F~2|datad
    Info (332115):      7.080      0.063 FF  CELL  addBranch2|\G_NBit_Adder:16:adderN|or1|o_F~2|combout
    Info (332115):      7.270      0.190 FF    IC  addBranch2|\G_NBit_Adder:16:adderN|or1|o_F~3|datac
    Info (332115):      7.403      0.133 FF  CELL  addBranch2|\G_NBit_Adder:16:adderN|or1|o_F~3|combout
    Info (332115):      7.547      0.144 FF    IC  addBranch2|\G_NBit_Adder:17:adderN|or1|o_F~0|datab
    Info (332115):      7.754      0.207 FF  CELL  addBranch2|\G_NBit_Adder:17:adderN|or1|o_F~0|combout
    Info (332115):      8.137      0.383 FF    IC  addBranch2|\G_NBit_Adder:20:adderN|or1|o_F~1|datad
    Info (332115):      8.200      0.063 FF  CELL  addBranch2|\G_NBit_Adder:20:adderN|or1|o_F~1|combout
    Info (332115):      8.758      0.558 FF    IC  addBranch2|\G_NBit_Adder:22:adderN|or1|o_F~0|datad
    Info (332115):      8.821      0.063 FF  CELL  addBranch2|\G_NBit_Adder:22:adderN|or1|o_F~0|combout
    Info (332115):      8.959      0.138 FF    IC  addBranch2|\G_NBit_Adder:24:adderN|or1|o_F~0|dataa
    Info (332115):      9.152      0.193 FF  CELL  addBranch2|\G_NBit_Adder:24:adderN|or1|o_F~0|combout
    Info (332115):      9.382      0.230 FF    IC  addBranch2|\G_NBit_Adder:26:adderN|or1|o_F~0|datab
    Info (332115):      9.575      0.193 FF  CELL  addBranch2|\G_NBit_Adder:26:adderN|or1|o_F~0|combout
    Info (332115):      9.800      0.225 FF    IC  addBranch2|\G_NBit_Adder:28:adderN|or1|o_F~0|dataa
    Info (332115):     10.004      0.204 FF  CELL  addBranch2|\G_NBit_Adder:28:adderN|or1|o_F~0|combout
    Info (332115):     10.110      0.106 FF    IC  addBranch2|\G_NBit_Adder:31:adderN|xor2|o_F~1|datad
    Info (332115):     10.173      0.063 FF  CELL  addBranch2|\G_NBit_Adder:31:adderN|xor2|o_F~1|combout
    Info (332115):     10.173      0.000 FF    IC  EXMEM|x1|\G_NBit_DFFG:31:ONESCOMPI|s_Q|d
    Info (332115):     10.223      0.050 FF  CELL  EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.604      1.604  R        clock network delay
    Info (332115):     21.624      0.020           clock pessimism removed
    Info (332115):     21.604     -0.020           clock uncertainty
    Info (332115):     21.611      0.007     uTsu  EX_MEM_reg:EXMEM|dffg_N:x1|dffg:\G_NBit_DFFG:31:ONESCOMPI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.223
    Info (332115): Data Required Time :    21.611
    Info (332115): Slack              :    11.388 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.097
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.097 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.610      1.610  R        clock network delay
    Info (332115):      1.715      0.105     uTco  EX_MEM_reg:EXMEM|dffg_N:x2|dffg:\G_NBit_DFFG:30:ONESCOMPI|s_Q
    Info (332115):      1.715      0.000 RR  CELL  EXMEM|x2|\G_NBit_DFFG:30:ONESCOMPI|s_Q|q
    Info (332115):      2.002      0.287 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      2.038      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.857      1.857  R        clock network delay
    Info (332115):      1.837     -0.020           clock pessimism removed
    Info (332115):      1.837      0.000           clock uncertainty
    Info (332115):      1.941      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.038
    Info (332115): Data Required Time :     1.941
    Info (332115): Slack              :     0.097 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.000
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.000 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.669      1.669  R        clock network delay
    Info (332115):      1.774      0.105     uTco  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.774      0.000 FF  CELL  IDEX|x11|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.131      0.357 FF    IC  IDEX|x11|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.742      0.611 FR  CELL  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.767      1.767  R        clock network delay
    Info (332115):     21.787      0.020           clock pessimism removed
    Info (332115):     21.767     -0.020           clock uncertainty
    Info (332115):     21.742     -0.025     uTsu  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.742
    Info (332115): Data Required Time :    21.742
    Info (332115): Slack              :    19.000 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.692
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.692 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.606      1.606  R        clock network delay
    Info (332115):      1.711      0.105     uTco  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.711      0.000 RR  CELL  IDEX|x11|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.019      0.308 RR    IC  IDEX|x11|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.599      0.580 RF  CELL  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.837      1.837  R        clock network delay
    Info (332115):      1.817     -0.020           clock pessimism removed
    Info (332115):      1.817      0.000           clock uncertainty
    Info (332115):      1.907      0.090      uTh  ID_EX_reg:IDEX|dffg:x11|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.599
    Info (332115): Data Required Time :     1.907
    Info (332115): Slack              :     0.692 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 751 megabytes
    Info: Processing ended: Mon Dec  6 14:50:36 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


