Marnix Arnold , Henk Corporaal, Designing domain-specific processors, Proceedings of the ninth international symposium on Hardware/software codesign, p.61-66, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371677]
Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775897]
Biswas, P., Banerjee, S., Dutt, N., Pozzi, L., and Ienne, P. 2005. ISEGEN: Generation of high-quality instruction set extensions by iterative improvement. In Proceedings of the 42nd Design Automation Conference (DAC).
Philip Brisk , Adam Kaplan , Ryan Kastner , Majid Sarrafzadeh, Instruction generation and regularity extraction for reconfigurable processors, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581672]
Philip Brisk , Adam Kaplan , Majid Sarrafzadeh, Area-efficient instruction set synthesis for reconfigurable system-on-chip designs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996679]
Hoon Choi , Ju Hwan Yi , Jong-Yeol Lee , In-Cheol Park , Chong-Min Kyung, Exploiting intellectual properties in ASIP designs for embedded DSP software, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.939-944, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310103]
Nathan Clark , Hongtao Zhong , Scott Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.129, December 03-05, 2003
Jason Cong , Wei Jiang, Pattern-based behavior synthesis for FPGA resource reduction, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344688]
M. R. Corazao , M. A. Khalaf , L. M. Guerra , M. Potkonjak , J. M. Rabaey, Performance optimization using template mapping for datapath-intensive high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.8, p.877-888, November 2006[doi>10.1109/43.511568]
Luigi P. Cordella , Pasquale Foggia , Carlo Sansone , Mario Vento, A (Sub)Graph Isomorphism Algorithm for Matching Large Graphs, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.26 n.10, p.1367-1372, October 2004[doi>10.1109/TPAMI.2004.75]
David Goodwin , Darin Petkov, Automatic generation of application specific processors, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951730]
Guo, Y. 2006. Mapping applications to a coarse-grained reconfigurable architecture. PhD Thesis, University of Twent, Eindhoven, Netherlands.
Yuanqing Guo , Gerard J.M. Smit , Hajo Broersma , Paul M. Heysters, A graph covering algorithm for a coarse grain reconfigurable system, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780760]
Hopcroft, J. E. and Karp, R. M. 1973. An n<sub>5/2</sub> algorithm for maximum matchings in bipartite graphs. SIAM J. Comput. 2, 4, 225--231.
Zhining Huang , Sharad Malik , Nahri Moreano , Guido Araujo, The design of dynamically reconfigurable datapath coprocessors, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.361-384, May 2004[doi>10.1145/993396.993403]
R. Kastner , A. Kaplan , S. Ogrenci Memik , E. Bozorgzadeh, Instruction generation for hybrid reconfigurable systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.605-627, October 2002[doi>10.1145/605440.605446]
Apostolos A. Kountouris , Christophe Wolinski, Efficient scheduling of conditional behaviors for high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.380-412, July 2002[doi>10.1145/567270.567272]
Krzysztof Kuchcinski, Constraints-driven scheduling and resource assignment, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.355-383, July 2003[doi>10.1145/785411.785416]
Javier Larrosa , Gabriel Valiente, Constraint satisfaction algorithms for graph pattern matching, Mathematical Structures in Computer Science, v.12 n.4, p.403-422, August 2002[doi>10.1017/S0960129501003577]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
R. Leupers , K. Karuri , S. Kraemer , M. Pandey, A design flow for configurable embedded processors based on optimized instruction set extension synthesis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
McKay, B. D. 2004. The nauty page. http://cs.anu.edu.au/~bdm/nauty/.
N. Moreano , E. Borin , Cid de Souza , G. Araujo, Efficient datapath merging for partially reconfigurable architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.7, p.969-980, November 2006[doi>10.1109/TCAD.2005.850844]
Peymandoust, A., Pozzi, L., Ienne, P., and De Micheli, G. 2003. Automatic instruction set extension and utilization for embedded processors. In Proceedings of the IEEE International Conference on Application Specific Systems, Architecture, and Processes (ASAP).
Francesca Rossi , Peter van Beek , Toby Walsh, Handbook of Constraint Programming (Foundations of Artificial Intelligence), Elsevier Science Inc., New York, NY, 2006
Sorlin, S. and Solnon, C. 2004. A global constraint for graph isomorphism problems. In Proceedings of the 1st International Conference on Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems (CPAIOR'04).
Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of custom processors based on extensible platforms, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.641-648, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774667]
J. R. Ullmann, An Algorithm for Subgraph Isomorphism, Journal of the ACM (JACM), v.23 n.1, p.31-42, Jan. 1976[doi>10.1145/321921.321925]
Wang, G., Gong, W., and Kastner, R. 2004. System level partitioning for programmable platforms using the ant colony optimization. In Proceedings of the International Workshop on Logic & Synthesis (IWLS'04).
Wolinski, C. and Kuchcinski, K. 2007a. Computation patterns identification for instruction set extensions implemented as reconfigurable hardware. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms.
Wolinski, C. and Kuchcinski, K. 2007b. Identification of application specific instructions based on sub-graph isomorphism constraints. In Proceedings of the IEEE 18th International Conference on Application-Specific Systems, Architectures and Processors.
Christophe Wolinski , Krzysztof Kuchcinski, Automatic selection of application-specific reconfigurable processor extensions, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403670]
Wolinski, C., Kuchcinski, K., and Postula, A. 2007. UPaK: Abstract unified pattern based synthesis kernel for hardware and software systems. Materials of the University Booth at DATE.
Christophe Wolinski , Krzysztof Kuchcinski , Erwan Raffin , Francois Charot, Architecture-Driven Synthesis of Reconfigurable Cells, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.531-538, August 27-29, 2009[doi>10.1109/DSD.2009.183]
