// Seed: 2520019450
`timescale 1ps / 1 ps
`define pp_0 0
module module_0;
  logic id_0, id_1;
  type_3(
      1, 1
  );
endmodule
