// Seed: 3391151627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output uwire id_1;
  wire id_10;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5,
      id_2,
      id_2,
      id_5,
      id_6,
      id_6,
      id_7
  );
  input wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  output wand id_1;
  assign id_1 = 1'h0;
  assign id_1 = 1'h0;
  assign id_3[-1'b0] = -1;
  assign id_4 = 1 == id_2;
  wire id_9;
  assign id_1 = id_9;
  parameter id_10 = 1;
endmodule
