0.7
2020.2
May  7 2023
15:10:42
/home/kanish/System_Design_through_FPGA/Vivado/uart_my_code/uart_my_code.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/uart_my_code/uart_my_code.srcs/sources_1/new/uart_clk_gen.v,1695305803,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/uart_my_code/uart_my_code.srcs/sources_1/new/uart_top.v,,uart_clk_gen,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/uart_my_code/uart_my_code.srcs/sources_1/new/uart_top.v,1695304523,verilog,,,,uart_top,,,,,,,,
