<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::kernel::xetla_mha_core_attn_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.2</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="mha__core__attn_8hpp_source.html">mha_core_attn.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html">arguments_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arguments for xetla_softmax_fwd_t::run.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:af097a8e6c2ba0a8855467c217a82db21"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a> = dtype_bin_</td></tr>
<tr class="separator:af097a8e6c2ba0a8855467c217a82db21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc3ea2d4900f7fa0488e80cdbdcd3fb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">dtype_bot</a> = dtype_bot_</td></tr>
<tr class="separator:a6fc3ea2d4900f7fa0488e80cdbdcd3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ace19e82679a244741b912a540b0885"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a> = dtype_sfx_</td></tr>
<tr class="separator:a8ace19e82679a244741b912a540b0885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71621078eb608495fcfa2abc35c07fb5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a71621078eb608495fcfa2abc35c07fb5">dtype_acc</a> = dtype_acc_</td></tr>
<tr class="separator:a71621078eb608495fcfa2abc35c07fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31977e17fd6033d19875fcc7034ed76c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">bgm_perf_tuning_knob</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#adc84e360ae81492cb3c2f72aead6aec0">prefetch_distance</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5f1df553d13b0e55d211f64a6124b347">periodic_sync_interval</a> &gt;</td></tr>
<tr class="separator:a31977e17fd6033d19875fcc7034ed76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79081ce4c6e75ee5b29a3e1965e3f73"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa79081ce4c6e75ee5b29a3e1965e3f73">tile_attr_128x128</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 128, 128, 32, 16 &gt;</td></tr>
<tr class="separator:aa79081ce4c6e75ee5b29a3e1965e3f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34ca008d04177069ca9d365ca387481"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ac34ca008d04177069ca9d365ca387481">tile_attr_128x256</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 256, 128, 32, 32 &gt;</td></tr>
<tr class="separator:ac34ca008d04177069ca9d365ca387481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc917b62533124729bd60c175175cecb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">tile_attr_128x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 64, 128, 16, 16 &gt;</td></tr>
<tr class="separator:afc917b62533124729bd60c175175cecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545fea10e93262a2f213d77ba659cb7a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">mem_desc_a_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a499f6fe898df9b9dedb92704f7bd54e0">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5fb17e6cd804aa5e0216fc479bcd15a5">brgemm_mem_space_a</a> &gt;</td></tr>
<tr class="separator:a545fea10e93262a2f213d77ba659cb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c564f31dc2ec6c73afa15a58d230515"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">mem_desc_b_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6a38991fc93aa30f00df8c8b2bed77b7">brgemm_mem_layout_QKT_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">brgemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:a4c564f31dc2ec6c73afa15a58d230515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5f9461b800073c660ed07e93db589a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">compute_policy_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a71621078eb608495fcfa2abc35c07fb5">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a3c5f9461b800073c660ed07e93db589a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb3d6ab7fea46597482e53fdfb9d254"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3cb3d6ab7fea46597482e53fdfb9d254">mem_desc_a_out</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a499f6fe898df9b9dedb92704f7bd54e0">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5fb17e6cd804aa5e0216fc479bcd15a5">brgemm_mem_space_a</a> &gt;</td></tr>
<tr class="separator:a3cb3d6ab7fea46597482e53fdfb9d254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776a65d5546ebae21e9b1b836896096d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a776a65d5546ebae21e9b1b836896096d">mem_desc_b_out</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ace53b41acfe3e18fc6c98e297a5d693e">brgemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">brgemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:a776a65d5546ebae21e9b1b836896096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896c1dd2a94bff8c0b7dc0e1a20854f3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a896c1dd2a94bff8c0b7dc0e1a20854f3">compute_policy_out</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a71621078eb608495fcfa2abc35c07fb5">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a896c1dd2a94bff8c0b7dc0e1a20854f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210ce0e225a44adec0c17728ad939abc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a210ce0e225a44adec0c17728ad939abc">arch_attr</a> = <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt; <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a210ce0e225a44adec0c17728ad939abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf9fe67a15dfdf4378cf7ef594a032b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf9fe67a15dfdf4378cf7ef594a032b">work_group_t</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf9fe67a15dfdf4378cf7ef594a032b">work_group_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a9185e00a6176526c16c6e578b2bcaad6">ThreadNum</a> &gt;</td></tr>
<tr class="separator:a6cf9fe67a15dfdf4378cf7ef594a032b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf2589bd9b8e25f3cfdd4a97af10a0f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf2589bd9b8e25f3cfdd4a97af10a0f">pre_processing_128x128</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa79081ce4c6e75ee5b29a3e1965e3f73">tile_attr_128x128</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a6cf2589bd9b8e25f3cfdd4a97af10a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecdc7062a264de222178fcb717dcfa6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0ecdc7062a264de222178fcb717dcfa6">pre_processing_128x256</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ac34ca008d04177069ca9d365ca387481">tile_attr_128x256</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a0ecdc7062a264de222178fcb717dcfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8751476e58bd347fb2cf6e127bba1918"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8751476e58bd347fb2cf6e127bba1918">pre_processing_128x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">tile_attr_128x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a8751476e58bd347fb2cf6e127bba1918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f8f1806b9e8f7ade7f2011ff9d37ed"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a07f8f1806b9e8f7ade7f2011ff9d37ed">brgemm_op_128x128_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa79081ce4c6e75ee5b29a3e1965e3f73">tile_attr_128x128</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf2589bd9b8e25f3cfdd4a97af10a0f">pre_processing_128x128</a> &gt;</td></tr>
<tr class="separator:a07f8f1806b9e8f7ade7f2011ff9d37ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e6851b4a04ed51cd2ed698f586676f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a45e6851b4a04ed51cd2ed698f586676f">brgemm_op_128x256_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ac34ca008d04177069ca9d365ca387481">tile_attr_128x256</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0ecdc7062a264de222178fcb717dcfa6">pre_processing_128x256</a> &gt;</td></tr>
<tr class="separator:a45e6851b4a04ed51cd2ed698f586676f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75228ec987d975579526248aba52e57f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a75228ec987d975579526248aba52e57f">brgemm_op_128x64_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a896c1dd2a94bff8c0b7dc0e1a20854f3">compute_policy_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3cb3d6ab7fea46597482e53fdfb9d254">mem_desc_a_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a776a65d5546ebae21e9b1b836896096d">mem_desc_b_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8751476e58bd347fb2cf6e127bba1918">pre_processing_128x64</a> &gt;</td></tr>
<tr class="separator:a75228ec987d975579526248aba52e57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89bac46ac12149264d560d8e86a1372b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a89bac46ac12149264d560d8e86a1372b">brgemm_arguments_128x128</a> = typename brgemm_op_128x128_t::arguments_t</td></tr>
<tr class="separator:a89bac46ac12149264d560d8e86a1372b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094aa943d27bc92a7bef88ad3a28b891"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a094aa943d27bc92a7bef88ad3a28b891">brgemm_arguments_128x256</a> = typename brgemm_op_128x256_t::arguments_t</td></tr>
<tr class="separator:a094aa943d27bc92a7bef88ad3a28b891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f58635054c009d43936992194d7391"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a64f58635054c009d43936992194d7391">brgemm_arguments_128x64</a> = typename brgemm_op_128x64_t::arguments_t</td></tr>
<tr class="separator:a64f58635054c009d43936992194d7391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e004f7216057da97de05fbd93f503cc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0e004f7216057da97de05fbd93f503cc">matAcc_128x128_t</a> = typename brgemm_op_128x128_t::matAcc_t</td></tr>
<tr class="separator:a0e004f7216057da97de05fbd93f503cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73dda5cba5f5dbded3953589a71820c1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a73dda5cba5f5dbded3953589a71820c1">matAcc_128x256_t</a> = typename brgemm_op_128x256_t::matAcc_t</td></tr>
<tr class="separator:a73dda5cba5f5dbded3953589a71820c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0e31e0b091a81d136f14b53420d854"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1a0e31e0b091a81d136f14b53420d854">matAcc_128x64_t</a> = typename brgemm_op_128x64_t::matAcc_t</td></tr>
<tr class="separator:a1a0e31e0b091a81d136f14b53420d854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39af93236d674a91366093dd5b09fb33"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a39af93236d674a91366093dd5b09fb33">matC_128x128_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a39af93236d674a91366093dd5b09fb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb263e6ce71c1c4a09b0fcdf0bda62d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aecb263e6ce71c1c4a09b0fcdf0bda62d">matC_128x256_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:aecb263e6ce71c1c4a09b0fcdf0bda62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ba22f467e7ebcaf145c4c07b18dc3c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a00ba22f467e7ebcaf145c4c07b18dc3c">matC_128x64_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a00ba22f467e7ebcaf145c4c07b18dc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cdb2faa13baeac56ec26a306eafe15"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a02cdb2faa13baeac56ec26a306eafe15">matC_128x128_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a39af93236d674a91366093dd5b09fb33">matC_128x128_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a02cdb2faa13baeac56ec26a306eafe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95cb16f69870fba46cd95bf658ad7eda"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a95cb16f69870fba46cd95bf658ad7eda">matC_128x256_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aecb263e6ce71c1c4a09b0fcdf0bda62d">matC_128x256_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a95cb16f69870fba46cd95bf658ad7eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c381fe6971a072eba88066d49696a4a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8c381fe6971a072eba88066d49696a4a">matC_128x64_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a00ba22f467e7ebcaf145c4c07b18dc3c">matC_128x64_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a8c381fe6971a072eba88066d49696a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15d37326528997fbc8535605095c1d4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa15d37326528997fbc8535605095c1d4">matC_128x128_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a39af93236d674a91366093dd5b09fb33">matC_128x128_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aa15d37326528997fbc8535605095c1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b5cfefa048bfb29cb05555e3f51896"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af3b5cfefa048bfb29cb05555e3f51896">matC_128x256_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aecb263e6ce71c1c4a09b0fcdf0bda62d">matC_128x256_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:af3b5cfefa048bfb29cb05555e3f51896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492b9622bb6f48725ce6bd86e39bba30"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a492b9622bb6f48725ce6bd86e39bba30">matC_128x64_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a00ba22f467e7ebcaf145c4c07b18dc3c">matC_128x64_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a492b9622bb6f48725ce6bd86e39bba30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa130c3080f136069af139381840c1ec9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt; 64/<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, 8 *<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, 64/<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, 8 *<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:aa130c3080f136069af139381840c1ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6843f2537525d4e8fd515aa416e07fe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ae6843f2537525d4e8fd515aa416e07fe">matElem_ld_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:ae6843f2537525d4e8fd515aa416e07fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6111e91c9bd2a90b6bc0c66ffc6f2fda"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6111e91c9bd2a90b6bc0c66ffc6f2fda">matElem_ld_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a6111e91c9bd2a90b6bc0c66ffc6f2fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd863dd763f7b31e9f25033eab7d168"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abbd863dd763f7b31e9f25033eab7d168">matElem_st_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:abbd863dd763f7b31e9f25033eab7d168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162433e0bbfb018d8c40992f51e8624a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a162433e0bbfb018d8c40992f51e8624a">matElem_st_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a162433e0bbfb018d8c40992f51e8624a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53f1bf95989e8b1e63af8afdb8bb0c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa53f1bf95989e8b1e63af8afdb8bb0c7">matElem_reg_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt; float, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt; 32, 16, 32, 16, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt; &gt;</td></tr>
<tr class="separator:aa53f1bf95989e8b1e63af8afdb8bb0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a7c3e4d3ef76f00a414bf7244a127dfdf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a7c3e4d3ef76f00a414bf7244a127dfdf">call</a> (<a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;ei, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html">arguments_t</a> *args)</td></tr>
<tr class="memdesc:a7c3e4d3ef76f00a414bf7244a127dfdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main execution function for fused mha softmax.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a7c3e4d3ef76f00a414bf7244a127dfdf">More...</a><br /></td></tr>
<tr class="separator:a7c3e4d3ef76f00a414bf7244a127dfdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a9185e00a6176526c16c6e578b2bcaad6"><td class="memItemLeft" align="right" valign="top">static constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a9185e00a6176526c16c6e578b2bcaad6">ThreadNum</a> = HWThreadNum</td></tr>
<tr class="separator:a9185e00a6176526c16c6e578b2bcaad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f6800effa33fceedc9144968a13ba3"><td class="memItemLeft" align="right" valign="top">static constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a> = Max_SeqLen</td></tr>
<tr class="separator:a05f6800effa33fceedc9144968a13ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda4efad1db51978f7ad13c3b020e652"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afda4efad1db51978f7ad13c3b020e652">mem_space_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:afda4efad1db51978f7ad13c3b020e652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d90651f832776fd2741a7c0f79fc80"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a60d90651f832776fd2741a7c0f79fc80">mem_space_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:a60d90651f832776fd2741a7c0f79fc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8ba05e18433781eddce006d2b320a1"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:aea8ba05e18433781eddce006d2b320a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0fd9b89e83677c5993720c0c88406a"><td class="memItemLeft" align="right" valign="top">static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1e0fd9b89e83677c5993720c0c88406a">Rand_SIMD</a> = RandSIMD</td></tr>
<tr class="separator:a1e0fd9b89e83677c5993720c0c88406a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94417137a9bc63ac9277c22d895a71e3"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a94417137a9bc63ac9277c22d895a71e3">mem_layout_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:a94417137a9bc63ac9277c22d895a71e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289c7e896a0b9354c9ed3691aa427065"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a289c7e896a0b9354c9ed3691aa427065">mem_layout_QKT_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td></tr>
<tr class="separator:a289c7e896a0b9354c9ed3691aa427065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bf3d74a3e7f5bcc7478052b9c79303"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a22bf3d74a3e7f5bcc7478052b9c79303">mem_layout_out_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:a22bf3d74a3e7f5bcc7478052b9c79303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba1c623e9bcd68edbd8f9b46500d898"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:aeba1c623e9bcd68edbd8f9b46500d898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb17e6cd804aa5e0216fc479bcd15a5"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5fb17e6cd804aa5e0216fc479bcd15a5">brgemm_mem_space_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afda4efad1db51978f7ad13c3b020e652">mem_space_a</a></td></tr>
<tr class="separator:a5fb17e6cd804aa5e0216fc479bcd15a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499f6fe898df9b9dedb92704f7bd54e0"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a499f6fe898df9b9dedb92704f7bd54e0">brgemm_mem_layout_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a94417137a9bc63ac9277c22d895a71e3">mem_layout_a</a></td></tr>
<tr class="separator:a499f6fe898df9b9dedb92704f7bd54e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfa08a757795a6dd1524c370b691467"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">brgemm_mem_space_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a60d90651f832776fd2741a7c0f79fc80">mem_space_b</a></td></tr>
<tr class="separator:abcfa08a757795a6dd1524c370b691467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a38991fc93aa30f00df8c8b2bed77b7"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6a38991fc93aa30f00df8c8b2bed77b7">brgemm_mem_layout_QKT_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a289c7e896a0b9354c9ed3691aa427065">mem_layout_QKT_b</a></td></tr>
<tr class="separator:a6a38991fc93aa30f00df8c8b2bed77b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace53b41acfe3e18fc6c98e297a5d693e"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ace53b41acfe3e18fc6c98e297a5d693e">brgemm_mem_layout_out_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a22bf3d74a3e7f5bcc7478052b9c79303">mem_layout_out_b</a></td></tr>
<tr class="separator:ace53b41acfe3e18fc6c98e297a5d693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1df553d13b0e55d211f64a6124b347"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5f1df553d13b0e55d211f64a6124b347">periodic_sync_interval</a> = 0</td></tr>
<tr class="separator:a5f1df553d13b0e55d211f64a6124b347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc84e360ae81492cb3c2f72aead6aec0"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#adc84e360ae81492cb3c2f72aead6aec0">prefetch_distance</a> = 3</td></tr>
<tr class="separator:adc84e360ae81492cb3c2f72aead6aec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bc59e6f7b615194ef09413291eab85"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a> = 32 / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>)</td></tr>
<tr class="separator:a77bc59e6f7b615194ef09413291eab85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe018b6129ea40bdf8fed299b709760"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> = 1</td></tr>
<tr class="separator:a8fe018b6129ea40bdf8fed299b709760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7d8ad45da97cbeb10e57e4a10aa08c"><td class="memItemLeft" align="right" valign="top">static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> = sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>)</td></tr>
<tr class="separator:abd7d8ad45da97cbeb10e57e4a10aa08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename dtype_bin_, typename dtype_bot_, typename dtype_sfx_, typename dtype_acc_, int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt;<br />
struct gpu::xetla::kernel::xetla_mha_core_attn_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</div><dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">dtype_bin_</td><td></td></tr>
    <tr><td class="paramname">dtype_bot_</td><td></td></tr>
    <tr><td class="paramname">dtype_sfx_</td><td></td></tr>
    <tr><td class="paramname">dtype_acc_</td><td></td></tr>
    <tr><td class="paramname">HWThreadNum</td><td></td></tr>
    <tr><td class="paramname">Dopt_RandGenflag</td><td></td></tr>
    <tr><td class="paramname">RandSIMD</td><td></td></tr>
    <tr><td class="paramname">Max_SeqLen</td><td></td></tr>
  </table>
  </dd>
</dl>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a210ce0e225a44adec0c17728ad939abc" name="a210ce0e225a44adec0c17728ad939abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210ce0e225a44adec0c17728ad939abc">&#9670;&#160;</a></span>arch_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::arch_attr =  <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt;<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31977e17fd6033d19875fcc7034ed76c" name="a31977e17fd6033d19875fcc7034ed76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31977e17fd6033d19875fcc7034ed76c">&#9670;&#160;</a></span>bgm_perf_tuning_knob</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::bgm_perf_tuning_knob =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#adc84e360ae81492cb3c2f72aead6aec0">prefetch_distance</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5f1df553d13b0e55d211f64a6124b347">periodic_sync_interval</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89bac46ac12149264d560d8e86a1372b" name="a89bac46ac12149264d560d8e86a1372b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89bac46ac12149264d560d8e86a1372b">&#9670;&#160;</a></span>brgemm_arguments_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_128x128 =  typename brgemm_op_128x128_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a094aa943d27bc92a7bef88ad3a28b891" name="a094aa943d27bc92a7bef88ad3a28b891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094aa943d27bc92a7bef88ad3a28b891">&#9670;&#160;</a></span>brgemm_arguments_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_128x256 =  typename brgemm_op_128x256_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64f58635054c009d43936992194d7391" name="a64f58635054c009d43936992194d7391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f58635054c009d43936992194d7391">&#9670;&#160;</a></span>brgemm_arguments_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_arguments_128x64 =  typename brgemm_op_128x64_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07f8f1806b9e8f7ade7f2011ff9d37ed" name="a07f8f1806b9e8f7ade7f2011ff9d37ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f8f1806b9e8f7ade7f2011ff9d37ed">&#9670;&#160;</a></span>brgemm_op_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_128x128_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa79081ce4c6e75ee5b29a3e1965e3f73">tile_attr_128x128</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf2589bd9b8e25f3cfdd4a97af10a0f">pre_processing_128x128</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45e6851b4a04ed51cd2ed698f586676f" name="a45e6851b4a04ed51cd2ed698f586676f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e6851b4a04ed51cd2ed698f586676f">&#9670;&#160;</a></span>brgemm_op_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_128x256_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ac34ca008d04177069ca9d365ca387481">tile_attr_128x256</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0ecdc7062a264de222178fcb717dcfa6">pre_processing_128x256</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75228ec987d975579526248aba52e57f" name="a75228ec987d975579526248aba52e57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75228ec987d975579526248aba52e57f">&#9670;&#160;</a></span>brgemm_op_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_op_128x64_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a896c1dd2a94bff8c0b7dc0e1a20854f3">compute_policy_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3cb3d6ab7fea46597482e53fdfb9d254">mem_desc_a_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a776a65d5546ebae21e9b1b836896096d">mem_desc_b_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8751476e58bd347fb2cf6e127bba1918">pre_processing_128x64</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a896c1dd2a94bff8c0b7dc0e1a20854f3" name="a896c1dd2a94bff8c0b7dc0e1a20854f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896c1dd2a94bff8c0b7dc0e1a20854f3">&#9670;&#160;</a></span>compute_policy_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::compute_policy_out =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a71621078eb608495fcfa2abc35c07fb5">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c5f9461b800073c660ed07e93db589a" name="a3c5f9461b800073c660ed07e93db589a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5f9461b800073c660ed07e93db589a">&#9670;&#160;</a></span>compute_policy_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::compute_policy_QKT =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a71621078eb608495fcfa2abc35c07fb5">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71621078eb608495fcfa2abc35c07fb5" name="a71621078eb608495fcfa2abc35c07fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71621078eb608495fcfa2abc35c07fb5">&#9670;&#160;</a></span>dtype_acc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::dtype_acc =  dtype_acc_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af097a8e6c2ba0a8855467c217a82db21" name="af097a8e6c2ba0a8855467c217a82db21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af097a8e6c2ba0a8855467c217a82db21">&#9670;&#160;</a></span>dtype_bin</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::dtype_bin =  dtype_bin_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fc3ea2d4900f7fa0488e80cdbdcd3fb" name="a6fc3ea2d4900f7fa0488e80cdbdcd3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">&#9670;&#160;</a></span>dtype_bot</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::dtype_bot =  dtype_bot_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ace19e82679a244741b912a540b0885" name="a8ace19e82679a244741b912a540b0885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ace19e82679a244741b912a540b0885">&#9670;&#160;</a></span>dtype_sfx</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::dtype_sfx =  dtype_sfx_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e004f7216057da97de05fbd93f503cc" name="a0e004f7216057da97de05fbd93f503cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e004f7216057da97de05fbd93f503cc">&#9670;&#160;</a></span>matAcc_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_128x128_t =  typename brgemm_op_128x128_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73dda5cba5f5dbded3953589a71820c1" name="a73dda5cba5f5dbded3953589a71820c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73dda5cba5f5dbded3953589a71820c1">&#9670;&#160;</a></span>matAcc_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_128x256_t =  typename brgemm_op_128x256_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a0e31e0b091a81d136f14b53420d854" name="a1a0e31e0b091a81d136f14b53420d854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a0e31e0b091a81d136f14b53420d854">&#9670;&#160;</a></span>matAcc_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matAcc_128x64_t =  typename brgemm_op_128x64_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa15d37326528997fbc8535605095c1d4" name="aa15d37326528997fbc8535605095c1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa15d37326528997fbc8535605095c1d4">&#9670;&#160;</a></span>matC_128x128_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x128_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a39af93236d674a91366093dd5b09fb33">matC_128x128_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02cdb2faa13baeac56ec26a306eafe15" name="a02cdb2faa13baeac56ec26a306eafe15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02cdb2faa13baeac56ec26a306eafe15">&#9670;&#160;</a></span>matC_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x128_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a39af93236d674a91366093dd5b09fb33">matC_128x128_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39af93236d674a91366093dd5b09fb33" name="a39af93236d674a91366093dd5b09fb33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39af93236d674a91366093dd5b09fb33">&#9670;&#160;</a></span>matC_128x128_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x128_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3b5cfefa048bfb29cb05555e3f51896" name="af3b5cfefa048bfb29cb05555e3f51896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b5cfefa048bfb29cb05555e3f51896">&#9670;&#160;</a></span>matC_128x256_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x256_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aecb263e6ce71c1c4a09b0fcdf0bda62d">matC_128x256_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95cb16f69870fba46cd95bf658ad7eda" name="a95cb16f69870fba46cd95bf658ad7eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95cb16f69870fba46cd95bf658ad7eda">&#9670;&#160;</a></span>matC_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x256_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aecb263e6ce71c1c4a09b0fcdf0bda62d">matC_128x256_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecb263e6ce71c1c4a09b0fcdf0bda62d" name="aecb263e6ce71c1c4a09b0fcdf0bda62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb263e6ce71c1c4a09b0fcdf0bda62d">&#9670;&#160;</a></span>matC_128x256_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x256_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a492b9622bb6f48725ce6bd86e39bba30" name="a492b9622bb6f48725ce6bd86e39bba30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492b9622bb6f48725ce6bd86e39bba30">&#9670;&#160;</a></span>matC_128x64_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x64_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a00ba22f467e7ebcaf145c4c07b18dc3c">matC_128x64_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c381fe6971a072eba88066d49696a4a" name="a8c381fe6971a072eba88066d49696a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c381fe6971a072eba88066d49696a4a">&#9670;&#160;</a></span>matC_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x64_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a00ba22f467e7ebcaf145c4c07b18dc3c">matC_128x64_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00ba22f467e7ebcaf145c4c07b18dc3c" name="a00ba22f467e7ebcaf145c4c07b18dc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ba22f467e7ebcaf145c4c07b18dc3c">&#9670;&#160;</a></span>matC_128x64_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matC_128x64_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6111e91c9bd2a90b6bc0c66ffc6f2fda" name="a6111e91c9bd2a90b6bc0c66ffc6f2fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6111e91c9bd2a90b6bc0c66ffc6f2fda">&#9670;&#160;</a></span>matElem_ld_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matElem_ld_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6843f2537525d4e8fd515aa416e07fe" name="ae6843f2537525d4e8fd515aa416e07fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6843f2537525d4e8fd515aa416e07fe">&#9670;&#160;</a></span>matElem_ld_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matElem_ld_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53f1bf95989e8b1e63af8afdb8bb0c7" name="aa53f1bf95989e8b1e63af8afdb8bb0c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53f1bf95989e8b1e63af8afdb8bb0c7">&#9670;&#160;</a></span>matElem_reg_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matElem_reg_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;float, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;32, 16, 32, 16, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a162433e0bbfb018d8c40992f51e8624a" name="a162433e0bbfb018d8c40992f51e8624a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162433e0bbfb018d8c40992f51e8624a">&#9670;&#160;</a></span>matElem_st_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matElem_st_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbd863dd763f7b31e9f25033eab7d168" name="abbd863dd763f7b31e9f25033eab7d168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbd863dd763f7b31e9f25033eab7d168">&#9670;&#160;</a></span>matElem_st_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matElem_st_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa130c3080f136069af139381840c1ec9" name="aa130c3080f136069af139381840c1ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa130c3080f136069af139381840c1ec9">&#9670;&#160;</a></span>matElem_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::matElem_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;64 / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, 8 * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, 64 / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, 8 * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb3d6ab7fea46597482e53fdfb9d254" name="a3cb3d6ab7fea46597482e53fdfb9d254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb3d6ab7fea46597482e53fdfb9d254">&#9670;&#160;</a></span>mem_desc_a_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_desc_a_out =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a499f6fe898df9b9dedb92704f7bd54e0">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5fb17e6cd804aa5e0216fc479bcd15a5">brgemm_mem_space_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a545fea10e93262a2f213d77ba659cb7a" name="a545fea10e93262a2f213d77ba659cb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545fea10e93262a2f213d77ba659cb7a">&#9670;&#160;</a></span>mem_desc_a_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_desc_a_QKT =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a499f6fe898df9b9dedb92704f7bd54e0">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5fb17e6cd804aa5e0216fc479bcd15a5">brgemm_mem_space_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a776a65d5546ebae21e9b1b836896096d" name="a776a65d5546ebae21e9b1b836896096d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776a65d5546ebae21e9b1b836896096d">&#9670;&#160;</a></span>mem_desc_b_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_desc_b_out =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ace53b41acfe3e18fc6c98e297a5d693e">brgemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">brgemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c564f31dc2ec6c73afa15a58d230515" name="a4c564f31dc2ec6c73afa15a58d230515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c564f31dc2ec6c73afa15a58d230515">&#9670;&#160;</a></span>mem_desc_b_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_desc_b_QKT =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6a38991fc93aa30f00df8c8b2bed77b7">brgemm_mem_layout_QKT_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">brgemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cf2589bd9b8e25f3cfdd4a97af10a0f" name="a6cf2589bd9b8e25f3cfdd4a97af10a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf2589bd9b8e25f3cfdd4a97af10a0f">&#9670;&#160;</a></span>pre_processing_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_128x128 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa79081ce4c6e75ee5b29a3e1965e3f73">tile_attr_128x128</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ecdc7062a264de222178fcb717dcfa6" name="a0ecdc7062a264de222178fcb717dcfa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ecdc7062a264de222178fcb717dcfa6">&#9670;&#160;</a></span>pre_processing_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_128x256 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ac34ca008d04177069ca9d365ca387481">tile_attr_128x256</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8751476e58bd347fb2cf6e127bba1918" name="a8751476e58bd347fb2cf6e127bba1918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8751476e58bd347fb2cf6e127bba1918">&#9670;&#160;</a></span>pre_processing_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::pre_processing_128x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">tile_attr_128x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa79081ce4c6e75ee5b29a3e1965e3f73" name="aa79081ce4c6e75ee5b29a3e1965e3f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79081ce4c6e75ee5b29a3e1965e3f73">&#9670;&#160;</a></span>tile_attr_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_128x128 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;128, 128, 32, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac34ca008d04177069ca9d365ca387481" name="ac34ca008d04177069ca9d365ca387481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34ca008d04177069ca9d365ca387481">&#9670;&#160;</a></span>tile_attr_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_128x256 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;256, 128, 32, 32&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc917b62533124729bd60c175175cecb" name="afc917b62533124729bd60c175175cecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc917b62533124729bd60c175175cecb">&#9670;&#160;</a></span>tile_attr_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::tile_attr_128x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;64, 128, 16, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cf9fe67a15dfdf4378cf7ef594a032b" name="a6cf9fe67a15dfdf4378cf7ef594a032b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf9fe67a15dfdf4378cf7ef594a032b">&#9670;&#160;</a></span>work_group_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::work_group_t =  <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf9fe67a15dfdf4378cf7ef594a032b">work_group_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a9185e00a6176526c16c6e578b2bcaad6">ThreadNum</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7c3e4d3ef76f00a414bf7244a127dfdf" name="a7c3e4d3ef76f00a414bf7244a127dfdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3e4d3ef76f00a414bf7244a127dfdf">&#9670;&#160;</a></span>call()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::call </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;&#160;</td>
          <td class="paramname"><em>ei</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html">arguments_t</a> *&#160;</td>
          <td class="paramname"><em>args</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Main execution function for fused mha softmax. </p>
<p >The basic process is BRGEMM -&gt; Softmax -&gt; BRGEMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ei</td><td></td></tr>
    <tr><td class="paramname">args</td><td>Includes base descriptors and tid info. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a499f6fe898df9b9dedb92704f7bd54e0" name="a499f6fe898df9b9dedb92704f7bd54e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499f6fe898df9b9dedb92704f7bd54e0">&#9670;&#160;</a></span>brgemm_mem_layout_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_layout_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a94417137a9bc63ac9277c22d895a71e3">mem_layout_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ace53b41acfe3e18fc6c98e297a5d693e" name="ace53b41acfe3e18fc6c98e297a5d693e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace53b41acfe3e18fc6c98e297a5d693e">&#9670;&#160;</a></span>brgemm_mem_layout_out_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_layout_out_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a22bf3d74a3e7f5bcc7478052b9c79303">mem_layout_out_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a38991fc93aa30f00df8c8b2bed77b7" name="a6a38991fc93aa30f00df8c8b2bed77b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a38991fc93aa30f00df8c8b2bed77b7">&#9670;&#160;</a></span>brgemm_mem_layout_QKT_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_layout_QKT_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a289c7e896a0b9354c9ed3691aa427065">mem_layout_QKT_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fb17e6cd804aa5e0216fc479bcd15a5" name="a5fb17e6cd804aa5e0216fc479bcd15a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb17e6cd804aa5e0216fc479bcd15a5">&#9670;&#160;</a></span>brgemm_mem_space_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_space_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afda4efad1db51978f7ad13c3b020e652">mem_space_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abcfa08a757795a6dd1524c370b691467" name="abcfa08a757795a6dd1524c370b691467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfa08a757795a6dd1524c370b691467">&#9670;&#160;</a></span>brgemm_mem_space_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::brgemm_mem_space_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a60d90651f832776fd2741a7c0f79fc80">mem_space_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a77bc59e6f7b615194ef09413291eab85" name="a77bc59e6f7b615194ef09413291eab85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77bc59e6f7b615194ef09413291eab85">&#9670;&#160;</a></span>k_stride</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::k_stride = 32 / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fe018b6129ea40bdf8fed299b709760" name="a8fe018b6129ea40bdf8fed299b709760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe018b6129ea40bdf8fed299b709760">&#9670;&#160;</a></span>l3_kslicing</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::l3_kslicing = 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a05f6800effa33fceedc9144968a13ba3" name="a05f6800effa33fceedc9144968a13ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f6800effa33fceedc9144968a13ba3">&#9670;&#160;</a></span>max_seqlen</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::max_seqlen = Max_SeqLen</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a94417137a9bc63ac9277c22d895a71e3" name="a94417137a9bc63ac9277c22d895a71e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94417137a9bc63ac9277c22d895a71e3">&#9670;&#160;</a></span>mem_layout_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_layout_a = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aeba1c623e9bcd68edbd8f9b46500d898" name="aeba1c623e9bcd68edbd8f9b46500d898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba1c623e9bcd68edbd8f9b46500d898">&#9670;&#160;</a></span>mem_layout_c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_layout_c = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a22bf3d74a3e7f5bcc7478052b9c79303" name="a22bf3d74a3e7f5bcc7478052b9c79303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bf3d74a3e7f5bcc7478052b9c79303">&#9670;&#160;</a></span>mem_layout_out_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_layout_out_b = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a289c7e896a0b9354c9ed3691aa427065" name="a289c7e896a0b9354c9ed3691aa427065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289c7e896a0b9354c9ed3691aa427065">&#9670;&#160;</a></span>mem_layout_QKT_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_layout_QKT_b = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afda4efad1db51978f7ad13c3b020e652" name="afda4efad1db51978f7ad13c3b020e652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda4efad1db51978f7ad13c3b020e652">&#9670;&#160;</a></span>mem_space_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_space_a = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a60d90651f832776fd2741a7c0f79fc80" name="a60d90651f832776fd2741a7c0f79fc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d90651f832776fd2741a7c0f79fc80">&#9670;&#160;</a></span>mem_space_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_space_b = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aea8ba05e18433781eddce006d2b320a1" name="aea8ba05e18433781eddce006d2b320a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8ba05e18433781eddce006d2b320a1">&#9670;&#160;</a></span>mem_space_c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::mem_space_c = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f1df553d13b0e55d211f64a6124b347" name="a5f1df553d13b0e55d211f64a6124b347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1df553d13b0e55d211f64a6124b347">&#9670;&#160;</a></span>periodic_sync_interval</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::periodic_sync_interval = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adc84e360ae81492cb3c2f72aead6aec0" name="adc84e360ae81492cb3c2f72aead6aec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc84e360ae81492cb3c2f72aead6aec0">&#9670;&#160;</a></span>prefetch_distance</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::prefetch_distance = 3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e0fd9b89e83677c5993720c0c88406a" name="a1e0fd9b89e83677c5993720c0c88406a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0fd9b89e83677c5993720c0c88406a">&#9670;&#160;</a></span>Rand_SIMD</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint16_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::Rand_SIMD = RandSIMD</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abd7d8ad45da97cbeb10e57e4a10aa08c" name="abd7d8ad45da97cbeb10e57e4a10aa08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7d8ad45da97cbeb10e57e4a10aa08c">&#9670;&#160;</a></span>sfx_type_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint16_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::sfx_type_size = sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9185e00a6176526c16c6e578b2bcaad6" name="a9185e00a6176526c16c6e578b2bcaad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9185e00a6176526c16c6e578b2bcaad6">&#9670;&#160;</a></span>ThreadNum</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bin_ , typename dtype_bot_ , typename dtype_sfx_ , typename dtype_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, uint16_t RandSIMD = 16, int Max_SeqLen = 512&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a>&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;::ThreadNum = HWThreadNum</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">kernel</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">xetla_mha_core_attn_fwd_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
