<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3628" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3628{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3628{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3628{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3628{left:69px;bottom:344px;letter-spacing:-0.1px;}
#t5_3628{left:154px;bottom:344px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t6_3628{left:69px;bottom:314px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t7_3628{left:69px;bottom:297px;letter-spacing:-0.14px;}
#t8_3628{left:69px;bottom:280px;letter-spacing:-0.18px;word-spacing:-0.57px;}
#t9_3628{left:69px;bottom:263px;letter-spacing:-0.15px;word-spacing:0.02px;}
#ta_3628{left:69px;bottom:247px;letter-spacing:-0.16px;word-spacing:0.04px;}
#tb_3628{left:69px;bottom:230px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tc_3628{left:287px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#td_3628{left:383px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.06px;}
#te_3628{left:75px;bottom:1048px;letter-spacing:-0.14px;word-spacing:0.07px;}
#tf_3628{left:186px;bottom:1048px;letter-spacing:-0.11px;}
#tg_3628{left:244px;bottom:1048px;letter-spacing:-0.14px;}
#th_3628{left:75px;bottom:1025px;letter-spacing:-0.13px;}
#ti_3628{left:186px;bottom:1025px;letter-spacing:-0.13px;}
#tj_3628{left:244px;bottom:1025px;letter-spacing:-0.11px;}
#tk_3628{left:244px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#tl_3628{left:244px;bottom:991px;letter-spacing:-0.11px;}
#tm_3628{left:75px;bottom:969px;letter-spacing:-0.12px;}
#tn_3628{left:75px;bottom:952px;letter-spacing:-0.12px;}
#to_3628{left:186px;bottom:969px;letter-spacing:-0.13px;}
#tp_3628{left:244px;bottom:969px;letter-spacing:-0.11px;}
#tq_3628{left:244px;bottom:952px;letter-spacing:-0.11px;}
#tr_3628{left:244px;bottom:935px;letter-spacing:-0.11px;}
#ts_3628{left:75px;bottom:912px;letter-spacing:-0.12px;}
#tt_3628{left:186px;bottom:912px;letter-spacing:-0.13px;}
#tu_3628{left:244px;bottom:912px;letter-spacing:-0.11px;}
#tv_3628{left:244px;bottom:895px;letter-spacing:-0.11px;}
#tw_3628{left:244px;bottom:878px;letter-spacing:-0.1px;}
#tx_3628{left:75px;bottom:855px;letter-spacing:-0.15px;}
#ty_3628{left:186px;bottom:855px;letter-spacing:-0.21px;}
#tz_3628{left:244px;bottom:855px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t10_3628{left:244px;bottom:839px;letter-spacing:-0.11px;}
#t11_3628{left:244px;bottom:822px;letter-spacing:-0.1px;word-spacing:-0.26px;}
#t12_3628{left:244px;bottom:805px;letter-spacing:-0.11px;}
#t13_3628{left:75px;bottom:782px;letter-spacing:-0.15px;}
#t14_3628{left:186px;bottom:782px;letter-spacing:-0.21px;}
#t15_3628{left:244px;bottom:782px;letter-spacing:-0.12px;}
#t16_3628{left:244px;bottom:765px;letter-spacing:-0.11px;}
#t17_3628{left:244px;bottom:749px;letter-spacing:-0.12px;}
#t18_3628{left:75px;bottom:726px;letter-spacing:-0.13px;}
#t19_3628{left:186px;bottom:726px;letter-spacing:-0.21px;}
#t1a_3628{left:244px;bottom:726px;letter-spacing:-0.11px;}
#t1b_3628{left:244px;bottom:709px;letter-spacing:-0.11px;}
#t1c_3628{left:244px;bottom:692px;letter-spacing:-0.11px;}
#t1d_3628{left:244px;bottom:675px;letter-spacing:-0.09px;}
#t1e_3628{left:75px;bottom:652px;letter-spacing:-0.12px;}
#t1f_3628{left:186px;bottom:652px;letter-spacing:-0.19px;}
#t1g_3628{left:244px;bottom:652px;letter-spacing:-0.11px;}
#t1h_3628{left:244px;bottom:635px;letter-spacing:-0.11px;}
#t1i_3628{left:244px;bottom:619px;letter-spacing:-0.11px;}
#t1j_3628{left:244px;bottom:602px;letter-spacing:-0.12px;}
#t1k_3628{left:75px;bottom:579px;letter-spacing:-0.17px;}
#t1l_3628{left:186px;bottom:579px;letter-spacing:-0.17px;}
#t1m_3628{left:244px;bottom:579px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_3628{left:244px;bottom:562px;letter-spacing:-0.11px;}
#t1o_3628{left:75px;bottom:539px;letter-spacing:-0.16px;}
#t1p_3628{left:186px;bottom:539px;letter-spacing:-0.21px;}
#t1q_3628{left:244px;bottom:539px;letter-spacing:-0.11px;}
#t1r_3628{left:244px;bottom:522px;letter-spacing:-0.11px;}
#t1s_3628{left:244px;bottom:506px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_3628{left:244px;bottom:489px;letter-spacing:-0.11px;}
#t1u_3628{left:244px;bottom:472px;letter-spacing:-0.11px;}
#t1v_3628{left:75px;bottom:449px;letter-spacing:-0.15px;}
#t1w_3628{left:186px;bottom:449px;letter-spacing:-0.21px;}
#t1x_3628{left:244px;bottom:449px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1y_3628{left:344px;bottom:449px;letter-spacing:-0.11px;word-spacing:-0.95px;}
#t1z_3628{left:244px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t20_3628{left:244px;bottom:415px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t21_3628{left:244px;bottom:399px;letter-spacing:-0.09px;word-spacing:-0.03px;}

.s1_3628{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3628{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3628{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3628{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3628{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3628{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3628{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3628" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3628Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3628" style="-webkit-user-select: none;"><object width="935" height="1210" data="3628/3628.svg" type="image/svg+xml" id="pdf3628" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3628" class="t s1_3628">17-46 </span><span id="t2_3628" class="t s1_3628">Vol. 3B </span>
<span id="t3_3628" class="t s2_3628">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3628" class="t s3_3628">17.14.1.1 </span><span id="t5_3628" class="t s3_3628">Processor Machine Check Status Register MCA Error Code Definition </span>
<span id="t6_3628" class="t s4_3628">The Intel Xeon processor MP 7100 series uses compound MCA Error Codes for logging its CBC internal machine </span>
<span id="t7_3628" class="t s4_3628">check errors, L3 Errors, and Bus/Interconnect Errors. It defines additional Machine Check error types </span>
<span id="t8_3628" class="t s4_3628">(IA32_MC4_STATUS[15:0]) beyond those defined in Chapter 16. Table 17-47 lists these model-specific MCA error </span>
<span id="t9_3628" class="t s4_3628">codes. Error code details are specified in MC4_STATUS [31:16]; see Section 17.14.3, the “Model Specific Error </span>
<span id="ta_3628" class="t s4_3628">Code” field. The information in the “Other_Info” field (MC4_STATUS[56:32]) is common to the three processor </span>
<span id="tb_3628" class="t s4_3628">error types and contains a correctable event count and specifies the MC4_MISC register format. </span>
<span id="tc_3628" class="t s5_3628">Table 17-46. </span><span id="td_3628" class="t s5_3628">MCi_STATUS Register Bit Definition </span>
<span id="te_3628" class="t s6_3628">Bit Field Name </span><span id="tf_3628" class="t s6_3628">Bits </span><span id="tg_3628" class="t s6_3628">Description </span>
<span id="th_3628" class="t s7_3628">MCA_Error_Code </span><span id="ti_3628" class="t s7_3628">15:0 </span><span id="tj_3628" class="t s7_3628">This field specifies the machine check architecture defined error code for the machine check error </span>
<span id="tk_3628" class="t s7_3628">condition detected. The machine check architecture defined error codes are guaranteed to be the same </span>
<span id="tl_3628" class="t s7_3628">for all Intel Architecture processors that implement the machine check architecture. See tables below. </span>
<span id="tm_3628" class="t s7_3628">Model_Specific_E </span>
<span id="tn_3628" class="t s7_3628">rror_Code </span>
<span id="to_3628" class="t s7_3628">31:16 </span><span id="tp_3628" class="t s7_3628">This field specifies the model specific error code that uniquely identifies the machine check error </span>
<span id="tq_3628" class="t s7_3628">condition detected. The model specific error codes may differ among Intel Architecture processors for </span>
<span id="tr_3628" class="t s7_3628">the same Machine Check Error condition. See tables below. </span>
<span id="ts_3628" class="t s7_3628">Other_Info </span><span id="tt_3628" class="t s7_3628">56:32 </span><span id="tu_3628" class="t s7_3628">The functions of the bits in this field are implementation specific and are not part of the machine check </span>
<span id="tv_3628" class="t s7_3628">architecture. Software that is intended to be portable among Intel Architecture processors should not </span>
<span id="tw_3628" class="t s7_3628">rely on the values in this field. </span>
<span id="tx_3628" class="t s7_3628">PCC </span><span id="ty_3628" class="t s7_3628">57 </span><span id="tz_3628" class="t s7_3628">The Processor Context Corrupt flag indicates that the state of the processor might have been corrupted </span>
<span id="t10_3628" class="t s7_3628">by the error condition detected and that reliable restarting of the processor may not be possible. When </span>
<span id="t11_3628" class="t s7_3628">clear, this flag indicates that the error did not affect the processor's state. This bit will always be set for </span>
<span id="t12_3628" class="t s7_3628">MC errors, which are not corrected. </span>
<span id="t13_3628" class="t s7_3628">ADDRV </span><span id="t14_3628" class="t s7_3628">58 </span><span id="t15_3628" class="t s7_3628">The MC_ADDR register valid flag indicates that the MC_ADDR register contains the address where the </span>
<span id="t16_3628" class="t s7_3628">error occurred. When clear, this flag indicates that the MC_ADDR register does not contain the address </span>
<span id="t17_3628" class="t s7_3628">where the error occurred. The MC_ADDR register should not be read if the ADDRV bit is clear. </span>
<span id="t18_3628" class="t s7_3628">MISCV </span><span id="t19_3628" class="t s7_3628">59 </span><span id="t1a_3628" class="t s7_3628">The MC_MISC register valid flag indicates that the MC_MISC register contains additional </span>
<span id="t1b_3628" class="t s7_3628">information regarding the error. When clear, this flag indicates that the MC_MISC register does not </span>
<span id="t1c_3628" class="t s7_3628">contain additional information regarding the error. MC_MISC should not be read if the MISCV bit is not </span>
<span id="t1d_3628" class="t s7_3628">set. </span>
<span id="t1e_3628" class="t s7_3628">EN </span><span id="t1f_3628" class="t s7_3628">60 </span><span id="t1g_3628" class="t s7_3628">The error enabled flag indicates that reporting of the machine check exception for this error was </span>
<span id="t1h_3628" class="t s7_3628">enabled by the associated flag bit of the MC_CTL register. Note that correctable errors do not have </span>
<span id="t1i_3628" class="t s7_3628">associated enable bits in the MC_CTL register so the EN bit should be clear when a correctable error is </span>
<span id="t1j_3628" class="t s7_3628">logged. </span>
<span id="t1k_3628" class="t s7_3628">UC </span><span id="t1l_3628" class="t s7_3628">61 </span><span id="t1m_3628" class="t s7_3628">The error uncorrected flag indicates that the processor did not correct the error condition. When clear, </span>
<span id="t1n_3628" class="t s7_3628">this flag indicates that the processor was able to correct the event condition. </span>
<span id="t1o_3628" class="t s7_3628">OVER </span><span id="t1p_3628" class="t s7_3628">62 </span><span id="t1q_3628" class="t s7_3628">The machine check overflow flag indicates that a machine check error occurred while the results of a </span>
<span id="t1r_3628" class="t s7_3628">previous error were still in the register bank (i.e., the VAL bit was already set in the </span>
<span id="t1s_3628" class="t s7_3628">MC_STATUS register). The processor sets the OVER flag and software is responsible for clearing it. </span>
<span id="t1t_3628" class="t s7_3628">Enabled errors are written over disabled errors, and uncorrected errors are written over corrected </span>
<span id="t1u_3628" class="t s7_3628">events. Uncorrected errors are not written over previous valid uncorrected errors. </span>
<span id="t1v_3628" class="t s7_3628">VAL </span><span id="t1w_3628" class="t s7_3628">63 </span><span id="t1x_3628" class="t s7_3628">The MC_STATUS </span><span id="t1y_3628" class="t s7_3628">register valid flag indicates that the information within the MC_STATUS register is valid. </span>
<span id="t1z_3628" class="t s7_3628">When this flag is set, the processor follows the rules given for the OVER flag in the MC_STATUS register </span>
<span id="t20_3628" class="t s7_3628">when overwriting previously valid entries. The processor sets the VAL flag and software is responsible </span>
<span id="t21_3628" class="t s7_3628">for clearing it. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
