m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vUART_Counter
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1658411274
!i10b 1
!s100 dRBf3?7]I4kVXiZc`LGC11
IQjhJoJ:0oUb3j^2n>jZ[X1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 UART_Counter_sv_unit
S1
Z3 dC:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX
w1658290259
8C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_Counter.sv
FC:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_Counter.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1658411274.000000
!s107 C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_Counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_Counter.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
n@u@a@r@t_@counter
vUART_RX
R0
R1
!i10b 1
!s100 WF>]O`<U>iZ;Lb`OoINbV3
Ib<5=A]CZP6m=9W<IBMC051
R2
!s105 UART_RX_sv_unit
S1
R3
w1658391493
8C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_RX.sv
FC:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_RX.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_RX.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_RX.sv|
!i113 1
R6
R7
n@u@a@r@t_@r@x
vUART_RX_tb
R0
R1
!i10b 1
!s100 [Olo^mPn:5mLoNVSBHPO=0
IFMzJBo]FLEz1Si6SYVYiT3
R2
!s105 UART_RX_tb_sv_unit
S1
R3
w1658391510
8C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_RX_tb.sv
FC:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_RX_tb.sv
L0 3
R4
r1
!s85 0
31
!s108 1658411270.000000
!s107 C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_RX_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Minh/OneDrive - RMIT University/[EEET2476]Advanced_Digital_Design_2_2022B/Modelsim_Projects/UART_RX/UART_RX_tb.sv|
!i113 1
R6
R7
n@u@a@r@t_@r@x_tb
