# 0 "/home/anders/ncs/v3.1.1/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/anders/ncs/v3.1.1/zephyr/boards/96boards/nitrogen/96b_nitrogen.dts" 1






/dts-v1/;
# 1 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/nrf52832_qfaa.dtsi" 1 3 4






# 1 "/home/anders/ncs/v3.1.1/zephyr/dts/common/mem.h" 1 3 4
# 8 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/nrf52832_qfaa.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/nrf52832.dtsi" 1 3 4


# 1 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/armv7-m.dtsi" 1 3 4


# 1 "/home/anders/ncs/v3.1.1/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "/home/anders/ncs/v3.1.1/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/armv7-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v7m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv7m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 4 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/nrf52832.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 1 3 4






# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/adc/adc.h" 1 3 4
# 9 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/adc/adc.h" 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/dt-util.h" 1 3 4
# 19 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/dt-util.h" 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 162 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 163 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 193 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 194 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 197 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 200 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 20 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/dt-util.h" 2 3 4
# 10 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/adc/adc.h" 2 3 4
# 8 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 9 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/i2c/i2c.h" 1 3 4
# 10 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/input/input-event-codes.h" 1 3 4
# 11 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/pinctrl/nrf-pinctrl.h" 1 3 4
# 12 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/pwm/pwm.h" 1 3 4
# 13 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4

# 1 "/home/anders/ncs/v3.1.1/zephyr/dts/common/freq.h" 1 3 4
# 15 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/override.dtsi" 1 3 4
# 16 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 2 3 4
# 24 "/home/anders/ncs/v3.1.1/zephyr/dts/vendor/nordic/nrf_common.dtsi" 3 4
/ {
 pinctrl: pin-controller {




  compatible = "nordic,nrf-pinctrl";
 };

 rng_hci: entropy_bt_hci {
  compatible = "zephyr,bt-hci-entropy";
  status = "okay";
 };

 sw_pwm: sw-pwm {
  compatible = "nordic,nrf-sw-pwm";
  status = "disabled";
  generator = <&timer1>;
  clock-prescaler = <0>;
  #pwm-cells = <3>;
 };
};
# 5 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/nrf52832.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v2.h" 1 3 4
# 10 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v2.h" 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc.h" 1 3 4
# 11 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v2.h" 2 3 4
# 6 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/nrf52832.dtsi" 2 3 4
# 1 "/home/anders/ncs/v3.1.1/zephyr/include/zephyr/dt-bindings/regulator/nrf5x.h" 1 3 4
# 7 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/nrf52832.dtsi" 2 3 4

/ {
 chosen {
  zephyr,bt-hci = &bt_hci_sdc;
  zephyr,entropy = &rng;
  zephyr,flash-controller = &flash_controller;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m4f";
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <1>;

   itm: itm@e0000000 {
    compatible = "arm,armv7m-itm";
    reg = <0xe0000000 0x1000>;
    swo-ref-frequency = <32000000>;
   };
  };
 };

 clocks {
  hfxo: hfxo {
   compatible = "nordic,nrf52-hfxo";
   clock-frequency = <64000000>;
   startup-time-us = <1400>;
   #clock-cells = <0>;
  };
 };

 soc {
  ficr: ficr@10000000 {
   compatible = "nordic,nrf-ficr";
   reg = <0x10000000 0x1000>;
   #nordic,ficr-cells = <1>;
   status = "okay";
  };

  uicr: uicr@10001000 {
   compatible = "nordic,nrf-uicr";
   reg = <0x10001000 0x1000>;
   status = "okay";
  };

  sram0: memory@20000000 {
   compatible = "mmio-sram";
  };

  clock: clock@40000000 {
   compatible = "nordic,nrf-clock";
   reg = <0x40000000 0x1000>;
   interrupts = <0 1>;
   status = "okay";
  };

  power: power@40000000 {
   compatible = "nordic,nrf-power";
   reg = <0x40000000 0x1000>;
   interrupts = <0 1>;
   status = "okay";
   #address-cells = <1>;
   #size-cells = <1>;

   gpregret1: gpregret1@4000051c {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "nordic,nrf-gpregret";
    reg = <0x4000051c 0x1>;
    status = "okay";
   };

   gpregret2: gpregret2@40000520 {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "nordic,nrf-gpregret";
    reg = <0x40000520 0x1>;
    status = "okay";
   };

   reg: regulator@40000578 {
    compatible = "nordic,nrf5x-regulator";
    reg = <0x40000578 0x1>;
    regulator-name = "REG";
    regulator-initial-mode = <0>;
   };
  };

  bprot: bprot@40000000 {
   compatible = "nordic,nrf-bprot";
   reg = <0x40000000 0x1000>;
   status = "okay";
  };

  radio: radio@40001000 {
   compatible = "nordic,nrf-radio";
   reg = <0x40001000 0x1000>;
   interrupts = <1 1>;
   status = "okay";
   ble-2mbps-supported;

   bt_hci_sdc: bt_hci_sdc {
    compatible = "nordic,bt-hci-sdc";
    status = "okay";
   };
   bt_hci_controller: bt_hci_controller {
    compatible = "zephyr,bt-hci-ll-sw-split";
    status = "disabled";
   };
  };

  uart0: uart@40002000 {


   compatible = "nordic,nrf-uarte";
   reg = <0x40002000 0x1000>;
   interrupts = <2 1>;
   status = "disabled";
  };

  i2c0: i2c@40003000 {







   compatible = "nordic,nrf-twim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003000 0x1000>;
   interrupts = <3 1>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
   zephyr,pm-device-runtime-auto;
  };

  spi0: spi@40003000 {







   compatible = "nordic,nrf-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003000 0x1000>;
   interrupts = <3 1>;
   max-frequency = <(((8) * 1000) * 1000)>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
  };

  i2c1: i2c@40004000 {







   compatible = "nordic,nrf-twim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40004000 0x1000>;
   interrupts = <4 1>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
   zephyr,pm-device-runtime-auto;
  };

  spi1: spi@40004000 {







   compatible = "nordic,nrf-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40004000 0x1000>;
   interrupts = <4 1>;
   max-frequency = <(((8) * 1000) * 1000)>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
  };

  nfct: nfct@40005000 {
   compatible = "nordic,nrf-nfct";
   reg = <0x40005000 0x1000>;
   interrupts = <5 1>;
   status = "disabled";
  };

  gpiote: gpiote0: gpiote@40006000 {
   compatible = "nordic,nrf-gpiote";
   reg = <0x40006000 0x1000>;
   interrupts = <6 5>;
   status = "disabled";
   instance = <0>;
  };

  adc: adc@40007000 {
   compatible = "nordic,nrf-saadc";
   reg = <0x40007000 0x1000>;
   interrupts = <7 1>;
   status = "disabled";
   #io-channel-cells = <1>;
   zephyr,pm-device-runtime-auto;
  };

  timer0: timer@40008000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x40008000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <8 1>;
   prescaler = <0>;
  };

  timer1: timer@40009000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x40009000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <9 1>;
   prescaler = <0>;
  };

  timer2: timer@4000a000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4000a000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <10 1>;
   prescaler = <0>;
  };

  rtc0: rtc@4000b000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x4000b000 0x1000>;
   cc-num = <3>;
   interrupts = <11 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  temp: temp@4000c000 {
   compatible = "nordic,nrf-temp";
   reg = <0x4000c000 0x1000>;
   interrupts = <12 1>;
   status = "okay";
  };

  rng: random@4000d000 {
   compatible = "nordic,nrf-rng";
   reg = <0x4000d000 0x1000>;
   interrupts = <13 1>;
   status = "okay";
  };

  ecb: ecb@4000e000 {
   compatible = "nordic,nrf-ecb";
   reg = <0x4000e000 0x1000>;
   interrupts = <14 1>;
   status = "okay";
  };

  ccm: ccm@4000f000 {
   compatible = "nordic,nrf-ccm";
   reg = <0x4000f000 0x1000>;
   interrupts = <15 1>;
   length-field-length-8-bits;
   status = "okay";
  };

  wdt: wdt0: watchdog@40010000 {
   compatible = "nordic,nrf-wdt";
   reg = <0x40010000 0x1000>;
   interrupts = <16 1>;
   status = "okay";
  };

  rtc1: rtc@40011000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x40011000 0x1000>;
   cc-num = <4>;
   interrupts = <17 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  qdec: qdec0: qdec@40012000 {
   compatible = "nordic,nrf-qdec";
   reg = <0x40012000 0x1000>;
   interrupts = <18 1>;
   status = "disabled";
  };

  comp: comparator@40013000 {




   compatible = "nordic,nrf-comp";
   reg = <0x40013000 0x1000>;
   interrupts = <19 1>;
   status = "disabled";
  };

  egu0: swi0: egu@40014000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40014000 0x1000>;
   interrupts = <20 1>;
   status = "okay";
  };

  egu1: swi1: egu@40015000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40015000 0x1000>;
   interrupts = <21 1>;
   status = "okay";
  };

  egu2: swi2: egu@40016000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40016000 0x1000>;
   interrupts = <22 1>;
   status = "okay";
  };

  egu3: swi3: egu@40017000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40017000 0x1000>;
   interrupts = <23 1>;
   status = "okay";
  };

  egu4: swi4: egu@40018000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40018000 0x1000>;
   interrupts = <24 1>;
   status = "okay";
  };

  egu5: swi5: egu@40019000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40019000 0x1000>;
   interrupts = <25 1>;
   status = "okay";
  };

  timer3: timer@4001a000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4001a000 0x1000>;
   cc-num = <6>;
   max-bit-width = <32>;
   interrupts = <26 1>;
   prescaler = <0>;
  };

  timer4: timer@4001b000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4001b000 0x1000>;
   cc-num = <6>;
   max-bit-width = <32>;
   interrupts = <27 1>;
   prescaler = <0>;
  };

  pwm0: pwm@4001c000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x4001c000 0x1000>;
   interrupts = <28 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  pdm0: pdm@4001d000 {
   compatible = "nordic,nrf-pdm";
   reg = <0x4001d000 0x1000>;
   interrupts = <29 1>;
   status = "disabled";
  };

  flash_controller: flash-controller@4001e000 {
   compatible = "nordic,nrf52-flash-controller";
   reg = <0x4001e000 0x1000>;

   #address-cells = <1>;
   #size-cells = <1>;


   flash0: flash@0 {
    compatible = "soc-nv-flash";
    erase-block-size = <4096>;
    write-block-size = <4>;
   };
  };

  ppi: ppi@4001f000 {
   compatible = "nordic,nrf-ppi";
   reg = <0x4001f000 0x1000>;
   status = "okay";
  };

  mwu: mwu@40020000 {
   compatible = "nordic,nrf-mwu";
   reg = <0x40020000 0x1000>;
   status = "okay";
  };

  pwm1: pwm@40021000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x40021000 0x1000>;
   interrupts = <33 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  pwm2: pwm@40022000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x40022000 0x1000>;
   interrupts = <34 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  spi2: spi@40023000 {







   compatible = "nordic,nrf-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40023000 0x1000>;
   interrupts = <35 1>;
   max-frequency = <(((8) * 1000) * 1000)>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
  };

  rtc2: rtc@40024000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x40024000 0x1000>;
   cc-num = <4>;
   interrupts = <36 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  i2s0: i2s@40025000 {
   compatible = "nordic,nrf-i2s";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40025000 0x1000>;
   interrupts = <37 1>;
   status = "disabled";
  };

  gpio0: gpio@50000000 {
   compatible = "nordic,nrf-gpio";
   gpio-controller;
   reg = <0x50000000 0x1000>;
   #gpio-cells = <2>;
   status = "disabled";
   port = <0>;
   gpiote-instance = <&gpiote>;
  };
 };
};

&nvic {
 arm,num-irq-priority-bits = <3>;
};

&systick {

 status = "disabled";
};
# 9 "/home/anders/ncs/v3.1.1/zephyr/dts/arm/nordic/nrf52832_qfaa.dtsi" 2 3 4

&flash0 {
 reg = <0x00000000 ((512) * 1024)>;
};

&sram0 {
 reg = <0x20000000 ((64) * 1024)>;
};

/ {
 soc {
  compatible = "nordic,nrf52832-qfaa", "nordic,nrf52832",
        "nordic,nrf52", "simple-bus";
 };
};
# 9 "/home/anders/ncs/v3.1.1/zephyr/boards/96boards/nitrogen/96b_nitrogen.dts" 2
# 1 "/home/anders/ncs/v3.1.1/zephyr/boards/96boards/nitrogen/96b_lscon.dtsi" 1






/ {
 lscon_96b: connector {
  compatible = "linaro,96b-lscon-1v8";
  #gpio-cells = <2>;
  gpio-map-mask = <0xffffffff 0xffffffc0>;
  gpio-map-pass-thru = <0 0x3f>;
  gpio-map = <23 0 &gpio0 2 0>,
      <24 0 &gpio0 3 0>,
      <25 0 &gpio0 4 0>,
      <26 0 &gpio0 5 0>,
      <27 0 &gpio0 6 0>,
      <28 0 &gpio0 7 0>,
      <29 0 &gpio0 8 0>,
      <30 0 &gpio0 11 0>,
      <31 0 &gpio0 16 0>,
      <32 0 &gpio0 17 0>,
      <33 0 &gpio0 18 0>,
      <34 0 &gpio0 19 0>;
 };
};

lscon_96b_spi0: &spi1 {};
lscon_96b_uart0: &uart0 {};
# 10 "/home/anders/ncs/v3.1.1/zephyr/boards/96boards/nitrogen/96b_nitrogen.dts" 2
# 1 "/home/anders/ncs/v3.1.1/zephyr/boards/96boards/nitrogen/96b_nitrogen-pinctrl.dtsi" 1





&pinctrl {
 uart0_default: uart0_default {
  group1 {
   psels = <((((((0) * 32U) + (13)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (15)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (12)) & 0x1FFU) << 0U) | ((2U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (14)) & 0x1FFU) << 0U) | ((3U & 0xFFU) << 24U))>;
  };
 };

 uart0_sleep: uart0_sleep {
  group1 {
   psels = <((((((0) * 32U) + (13)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (15)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (12)) & 0x1FFU) << 0U) | ((2U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (14)) & 0x1FFU) << 0U) | ((3U & 0xFFU) << 24U))>;
   low-power-enable;
  };
 };

 i2c0_default: i2c0_default {
  group1 {
   psels = <((((((0) * 32U) + (20)) & 0x1FFU) << 0U) | ((12U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (22)) & 0x1FFU) << 0U) | ((11U & 0xFFU) << 24U))>;
  };
 };

 i2c0_sleep: i2c0_sleep {
  group1 {
   psels = <((((((0) * 32U) + (20)) & 0x1FFU) << 0U) | ((12U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (22)) & 0x1FFU) << 0U) | ((11U & 0xFFU) << 24U))>;
   low-power-enable;
  };
 };

 spi1_default: spi1_default {
  group1 {
   psels = <((((((0) * 32U) + (26)) & 0x1FFU) << 0U) | ((4U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (23)) & 0x1FFU) << 0U) | ((5U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (25)) & 0x1FFU) << 0U) | ((6U & 0xFFU) << 24U))>;
  };
 };

 spi1_sleep: spi1_sleep {
  group1 {
   psels = <((((((0) * 32U) + (26)) & 0x1FFU) << 0U) | ((4U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (23)) & 0x1FFU) << 0U) | ((5U & 0xFFU) << 24U))>,
    <((((((0) * 32U) + (25)) & 0x1FFU) << 0U) | ((6U & 0xFFU) << 24U))>;
   low-power-enable;
  };
 };

};
# 11 "/home/anders/ncs/v3.1.1/zephyr/boards/96boards/nitrogen/96b_nitrogen.dts" 2


/ {
 model = "Anders' Beta Board";
 compatible = "seeed,nitrogen";

 chosen {
  zephyr,console = &uart0;
  zephyr,shell-uart = &uart0;
  zephyr,bt-mon-uart = &uart0;
  zephyr,bt-c2h-uart = &uart0;
  zephyr,sram = &sram0;
  zephyr,flash = &flash0;
  zephyr,code-partition = &slot0_partition;
 };


 aliases {
  led0 = &led0;
  led1 = &led1;
  led2 = &led2;
  sw0 = &button0;
  sw1 = &button1;
  sw2 = &button2;
  sw3 = &button3;
  watchdog0 = &wdt0;
 };

 leds {
  compatible = "gpio-leds";

  led0: led_0 {
   gpios = <&gpio0 15 (1 << 4)>;
   label = "LED1";
  };

  led1: led_1 {
   gpios = <&gpio0 16 0>;
   label = "LED2";
  };

  led2: led2 {
   gpios = <&gpio0 17 0>;
   label = "LED3";
  };
 };

 buttons {
  compatible = "gpio-keys";
  button0: button_0 {

   gpios = <&gpio0 11 (1 << 0)>;
   label = "BUTTON1";
   zephyr,code = <11>;
  };

  button1: button_1 {
   gpios = <&gpio0 12 0>;
   label = "BUTTON2";
  };

  button2: button_2 {
   gpios = <&gpio0 13 0>;
   label = "BUTTON3";
  };

  button3: button_3 {
   gpios = <&gpio0 14 0>;
   label = "BUTTON4";
  };
 };

 zephyr,user {
  IMU_INT1-gpios = <&gpio0 9 0>;
  IMU_INT2-gpios = <&gpio0 3 0>;
  SPI_CS_IMU-gpios = <&gpio0 4 0>;
  DISP2_WR-gpios = <&gpio0 30 0>;
  DISP2_RESET-gpios = <&gpio0 31 0>;
 };
};

&uicr {
 gpio-as-nreset;
};

&gpiote {
 status = "okay";
};

&gpio0 {
 status = "okay";
};

&uart0 {
 compatible = "nordic,nrf-uart";
 current-speed = <115200>;
 status = "okay";
 pinctrl-0 = <&uart0_default>;
 pinctrl-1 = <&uart0_sleep>;
 pinctrl-names = "default", "sleep";
};



&spi1 {
 compatible = "nordic,nrf-spi";

 pinctrl-0 = <&spi1_default>;
 pinctrl-1 = <&spi1_sleep>;
 pinctrl-names = "default", "sleep";
 cs-gpios = <&gpio0 7 (1 << 0)>;
};



&flash0 {
 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;

  boot_partition: partition@0 {
   label = "mcuboot";
   reg = <0x00000000 0xa000>;
  };
  slot0_partition: partition@a000 {
   label = "image-0";
   reg = <0x0000a000 0x33000>;
  };
  slot1_partition: partition@3d000 {
   label = "image-1";
   reg = <0x0003d000 0x33000>;
  };
  scratch_partition: partition@70000 {
   label = "image-scratch";
   reg = <0x00070000 0xa000>;
  };







  storage_partition: partition@7a000 {
   label = "storage";
   reg = <0x0007a000 0x00006000>;
  };
 };
};

&uart0_default {
 group1 {
  psels = <((((((0) * 32U) + (18)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>, <((((((0) * 32U) + (19)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>;
 };
};
# 0 "<command-line>" 2
# 1 "/home/anders/Documents/NCS/WWD-n/boards/96b_nitrogen_nrf52832.overlay" 1



&spi1 {
    status = "okay";
    mt29f: mt29f@0 {
        compatible = "micron,mt29f";
        reg = <0>;
        label = "MT29F";
        spi-max-frequency = <1000000>;
        frame-format = <0>;
        status = "okay";
    };

    max-frequency = <(((1) * 1000) * 1000)>;
};


&spi1_default {
    group1 {
        psels = <((((((0) * 32U) + (5)) & 0x1FFU) << 0U) | ((4U & 0xFFU) << 24U))>,
                <((((((0) * 32U) + (6)) & 0x1FFU) << 0U) | ((5U & 0xFFU) << 24U))>,
                <((((((0) * 32U) + (8)) & 0x1FFU) << 0U) | ((6U & 0xFFU) << 24U))>;
    };
};

&led1 {
    gpios = <&gpio0 16 0>;
};
# 0 "<command-line>" 2
# 1 "/home/anders/ncs/v3.1.1/zephyr/misc/empty_file.c"
