rm -rf sim/verilog/pu/riscv/ahb3/msim/transcript
rm -rf sim/verilog/pu/riscv/wb/msim/transcript
rm -rf sim/vhdl/pu/or1k/ahb3/msim/transcript
rm -rf sim/vhdl/pu/or1k/wb/msim/transcript
rm -rf sim/vhdl/soc/msim/transcript

rm -rf sim/verilog/uvm/ahb3/msim/transcript
rm -rf sim/verilog/uvm/apb4/msim/transcript
rm -rf sim/verilog/uvm/axi4/msim/transcript
rm -rf sim/verilog/uvm/bb/msim/transcript
rm -rf sim/verilog/uvm/wb/msim/transcript

rm -rf sim/verilog/pu/riscv/ahb3/msim/work
rm -rf sim/verilog/pu/riscv/wb/msim/work
rm -rf sim/vhdl/pu/or1k/ahb3/msim/work
rm -rf sim/vhdl/pu/or1k/wb/msim/work
rm -rf sim/vhdl/soc/msim/work

rm -rf sim/verilog/uvm/ahb3/msim/work
rm -rf sim/verilog/uvm/apb4/msim/work
rm -rf sim/verilog/uvm/axi4/msim/work
rm -rf sim/verilog/uvm/bb/msim/work
rm -rf sim/verilog/uvm/wb/msim/work

rm -rf sim/verilog/pu/riscv/ahb3/iverilog/system.vvp
rm -rf sim/verilog/pu/riscv/wb/iverilog/system.vvp

rm -rf sim/verilog/pu/riscv/ahb3/iverilog/*.tap
rm -rf sim/verilog/pu/riscv/wb/iverilog/*.tap

rm -rf sim/verilog/pu/riscv/ahb3/vtor/obj_dir
rm -rf sim/verilog/pu/riscv/wb/vtor/obj_dir
