
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111918824                       # Number of ticks simulated
final_tick                               400314060252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199362                       # Simulator instruction rate (inst/s)
host_op_rate                                   253319                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36731                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371480                       # Number of bytes of host memory used
host_seconds                                 30271.83                       # Real time elapsed on the host
sim_insts                                  6035059556                       # Number of instructions simulated
sim_ops                                    7668422355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        37888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        63360                       # Number of bytes read from this memory
system.physmem.bytes_read::total               201216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       105472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            105472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          296                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          495                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1572                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             824                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  824                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3338373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34074430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     56982577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               180962851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3338373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18763960                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94855845                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94855845                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94855845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3338373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34074430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     56982577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              275818696                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199698                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        109665                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2422010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2159716     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27844      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32245      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17680      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20340      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11690      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7713      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20665      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124117      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2422010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.449919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       127342                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          19497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98646                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2032931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6803345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6803345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          329825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2422010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.564682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.257172                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1846411     76.23%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231202      9.55%     85.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124591      5.14%     90.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85785      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75336      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38689      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9355      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2422010                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.64%     55.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1350     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144782     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126782      9.27%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74645      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367666                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.512912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5162401                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1659593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75412                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.504691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.503550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2380827                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.332437                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1879330     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232739      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97570      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58504      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40162      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26309      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13807      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10785      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21621      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2380827                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21621                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3817177                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2957171                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.666468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.666468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.375028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.375028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          237909                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       198310                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23336                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        90852                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           85161                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           25145                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2060826                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1303839                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             237909                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       110306                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               270927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          65956                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        110246                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           129672                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2484437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.019246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2213510     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           16464      0.66%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20397      0.82%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           33188      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13645      0.55%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           18110      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           20663      0.83%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9863      0.40%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          138597      5.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2484437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089222                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488975                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2048740                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       123718                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           269554                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          167                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         42255                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        35883                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1593297                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         42255                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2051262                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           6359                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       111152                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           267165                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6237                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1582752                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents           850                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4264                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2211105                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7355071                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7355071                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1814217                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          396888                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            22491                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       149400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        76356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          816                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17439                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1543098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1469019                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       209179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       439209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2484437                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.591288                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.315495                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1863628     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       281983     11.35%     86.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       115987      4.67%     91.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        65183      2.62%     93.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        87567      3.52%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        27796      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        26942      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        14195      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2484437                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          10127     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1396     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1319     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1238243     84.29%     84.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19896      1.35%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       134663      9.17%     94.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        76037      5.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1469019                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.550922                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              12842                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008742                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5437067                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1752652                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1428073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1481861                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          966                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        31506                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         42255                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4828                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          654                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1543467                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       149400                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        76356                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26752                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1441411                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       131967                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        27608                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              207984                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          203155                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             76017                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.540568                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1428088                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1428073                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           855503                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2298815                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.535566                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372150                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1055238                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1300437                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       243038                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        23364                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2442182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532490                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.350940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1890944     77.43%     77.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       279830     11.46%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       101581      4.16%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        50340      2.06%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45815      1.88%     96.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19469      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        19318      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9168      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25717      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2442182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1055238                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1300437                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                192857                       # Number of memory references committed
system.switch_cpus1.commit.loads               117894                       # Number of loads committed
system.switch_cpus1.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            188447                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1170896                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26871                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25717                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3959940                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3129206                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 182036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1055238                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1300437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1055238                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.526893                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.526893                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395743                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395743                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6482779                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1997993                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1470946                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           360                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          217079                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       177683                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22956                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        88087                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           83107                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21888                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1059                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2083750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1215000                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             217079                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       104995                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               252117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          63612                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         56372                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           129008                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2432609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.613447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2180492     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11562      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18233      0.75%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           24510      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25995      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21999      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11638      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18525      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          119655      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2432609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081411                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455658                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2062618                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        77936                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           251511                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40162                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        35476                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1488967                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40162                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2068635                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13830                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        50843                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           245884                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13246                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1487747                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1696                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2076591                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6916910                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6916910                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1767217                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          309369                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            41408                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       140016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        74670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          837                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16665                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1484901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1399882                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          405                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       182913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       443273                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2432609                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575465                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268338                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1841722     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       241720      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       122954      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        93722      3.85%     94.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        73526      3.02%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        29234      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18649      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9736      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1346      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2432609                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            292     11.87%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           903     36.69%     48.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1266     51.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1177933     84.15%     84.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20785      1.48%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       126732      9.05%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        74258      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1399882                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.524994                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2461                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001758                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5235239                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1668188                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1376811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1402343                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2753                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        25105                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1535                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40162                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10909                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1166                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1485265                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       140016                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        74670                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           990                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        26103                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1378965                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       119155                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20917                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              193387                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          195418                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             74232                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.517149                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1376890                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1376811                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           791219                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2132456                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.516342                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1030429                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1267995                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       217274                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23022                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2392447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529999                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1872435     78.26%     78.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       257570     10.77%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97715      4.08%     93.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        46198      1.93%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38616      1.61%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        22688      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        20242      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8819      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28164      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2392447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1030429                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1267995                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                188043                       # Number of memory references committed
system.switch_cpus2.commit.loads               114908                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182804                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1142504                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        26125                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28164                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3849539                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3010713                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 233864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1030429                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1267995                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1030429                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.587731                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.587731                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.386439                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.386439                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6204040                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1919518                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1379803                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          198983                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       179086                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        12353                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        91504                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           69190                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10754                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          546                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2087510                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1247865                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             198983                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        79944                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               245898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          39341                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        141176                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           121606                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        12209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2501276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.586094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.909048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2255378     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8594      0.34%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17914      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            7344      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           40051      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35947      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6998      0.28%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           14797      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          114253      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2501276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074624                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467983                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2074350                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       154818                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           244772                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          866                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         26466                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17658                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1462367                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1413                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         26466                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2077302                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         133960                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        12964                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           242815                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7765                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1460187                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          3010                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1722444                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6870355                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6870355                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1488187                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          234233                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          176                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            21439                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       341339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       171326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1670                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8574                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1454954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1386208                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1363                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       135279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       332305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2501276                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.554200                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.348992                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2006249     80.21%     80.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       149755      5.99%     86.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121785      4.87%     91.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        52726      2.11%     93.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66516      2.66%     95.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        63354      2.53%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        36151      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2955      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1785      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2501276                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3435     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         26838     86.38%     97.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          795      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       873418     63.01%     63.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        12065      0.87%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       330223     23.82%     87.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       170420     12.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1386208                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.519866                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              31068                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022412                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5306122                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1590476                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1372314                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1417276                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2568                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        17577                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2042                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         26466                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         129602                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1952                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1455140                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       341339                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       171326                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         6393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        14046                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1375186                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       328895                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        11021                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              499259                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          179938                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            170364                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515732                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1372448                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1372314                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           742744                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1467678                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514655                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506067                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1104350                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1297737                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       157486                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        12376                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2474810                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524378                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.345375                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2002968     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       173159      7.00%     87.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        81024      3.27%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        79458      3.21%     94.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        21495      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        92064      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7105      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5070      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        12467      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2474810                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1104350                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1297737                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                493043                       # Number of memory references committed
system.switch_cpus3.commit.loads               323759                       # Number of loads committed
system.switch_cpus3.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            171476                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1153911                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12576                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        12467                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3917553                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2936943                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 165197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1104350                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1297737                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1104350                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.414518                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.414518                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.414161                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.414161                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6789718                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1599313                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1731848                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          237960                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       198356                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        23342                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        90871                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           85179                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           25148                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2061160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1304090                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             237960                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       110327                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               270978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          65974                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        109817                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           129696                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2484405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.019432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2213427     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           16466      0.66%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20404      0.82%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           33192      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13646      0.55%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           18115      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           20666      0.83%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9865      0.40%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          138624      5.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2484405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089241                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.489069                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2049074                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       123289                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           269605                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          167                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         42267                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35888                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1593602                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         42267                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2051596                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6360                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       110722                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           267216                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6237                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1583057                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents           850                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4264                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2211533                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7356483                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7356483                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1814494                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          397039                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22491                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       149427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        76365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          816                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17439                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1543368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1469261                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       209254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       439364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2484405                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.591394                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.315584                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1863488     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       282038     11.35%     86.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       116006      4.67%     91.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        65189      2.62%     93.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        87584      3.53%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27800      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26948      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        14196      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2484405                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          10129     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1396     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1319     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1238458     84.29%     84.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19896      1.35%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       134681      9.17%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        76046      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1469261                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551013                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12844                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008742                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5437521                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1752997                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1428303                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1482105                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          966                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31518                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         42267                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4829                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          654                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1543737                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       149427                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        76365                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26759                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1441644                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       131985                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        27617                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              208011                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          203189                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             76026                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.540656                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1428318                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1428303                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           855642                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2299255                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.535653                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372139                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1055397                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1300630                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       243115                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23370                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2442138                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532578                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.351027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1890808     77.42%     77.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       279881     11.46%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       101602      4.16%     93.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        50345      2.06%     95.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45822      1.88%     96.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19470      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19319      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9170      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25721      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2442138                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1055397                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1300630                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                192881                       # Number of memory references committed
system.switch_cpus4.commit.loads               117909                       # Number of loads committed
system.switch_cpus4.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            188478                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1171064                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26873                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25721                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3960162                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3129758                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 182068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1055397                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1300630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1055397                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.526512                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.526512                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395803                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395803                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6483810                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1998323                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1471215                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           360                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          210419                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       172378                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22282                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        87157                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           80099                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21317                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2010545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1201042                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             210419                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       101416                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               262592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64301                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        107936                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125351                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        22004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2422707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.607065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.957804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2160115     89.16%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           27869      1.15%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           32287      1.33%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           17696      0.73%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           20370      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           11700      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7723      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           20685      0.85%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          124262      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2422707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078913                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.450423                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1993502                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       125636                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           260237                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2091                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41237                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34109                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1465541                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41237                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1997111                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          19997                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        96430                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           258747                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         9181                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1463240                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2042                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4470                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2035165                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6810914                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6810914                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1704848                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          330309                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            26769                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       140853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        75483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1927                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15763                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1459182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1369098                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2052                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       201892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       473068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2422707                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.565111                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.257529                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1846491     76.22%     76.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       231450      9.55%     85.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       124743      5.15%     90.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        85861      3.54%     94.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        75417      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        38732      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6         9363      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6127      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4523      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2422707                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1313     43.65%     55.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1349     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1145989     83.70%     83.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21303      1.56%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       126924      9.27%     94.54% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        74716      5.46%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1369098                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.513449                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3008                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002197                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5165962                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1661507                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1344118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1372106                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3397                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27844                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41237                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          15006                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1459580                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       140853                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        75483                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13032                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25307                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1347161                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       118785                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        21936                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              193454                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          187808                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             74669                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.505222                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1344213                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1344118                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           799708                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2094969                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.504081                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381728                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1001016                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1228159                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       231437                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22231                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2381470                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.515715                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.332909                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1879466     78.92%     78.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       232973      9.78%     88.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97669      4.10%     92.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        58563      2.46%     95.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40202      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        26333      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        13815      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10796      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        21653      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2381470                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1001016                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1228159                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                186146                       # Number of memory references committed
system.switch_cpus5.commit.loads               113009                       # Number of loads committed
system.switch_cpus5.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            175743                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1107250                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        24982                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        21653                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3819400                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2960440                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 243766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1001016                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1228159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1001016                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.663767                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.663767                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.375408                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.375408                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6075065                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1868060                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1366189                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          210328                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       172298                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22272                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        87126                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           80063                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21317                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2009848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1200545                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             210328                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       101380                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               262486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64265                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        107535                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125308                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2421477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.957876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2158991     89.16%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           27862      1.15%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           32273      1.33%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17692      0.73%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           20357      0.84%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11696      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7722      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20676      0.85%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          124208      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2421477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078879                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.450237                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1992807                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       125230                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           260136                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2089                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41211                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34098                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1464945                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41211                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1996413                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          19337                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        96681                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           258649                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         9182                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1462689                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2046                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4469                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2034384                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6808387                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6808387                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1704284                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          330095                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            26731                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       140797                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        75467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1927                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15760                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1458642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1368646                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2052                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       201763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       472679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2421477                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.565211                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.257617                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1845451     76.21%     76.21% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       231375      9.56%     85.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       124697      5.15%     90.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        85837      3.54%     94.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        75395      3.11%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        38714      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9362      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6124      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4522      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2421477                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            346     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1313     43.66%     55.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1348     44.83%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1145594     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21300      1.56%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       126887      9.27%     94.54% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        74699      5.46%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1368646                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.513280                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3007                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002197                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5163828                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1660838                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1343672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1371653                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3399                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27826                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41211                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          14350                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1459040                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       140797                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        75467                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25295                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1346716                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       118748                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21930                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              193401                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          187736                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             74653                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.505055                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1343767                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1343672                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           799444                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2094268                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.503914                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381730                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1000694                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1227760                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       231272                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22221                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2380265                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.515808                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.333009                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1878427     78.92%     78.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       232894      9.78%     88.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        97638      4.10%     92.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        58539      2.46%     95.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40189      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        26329      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13813      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10794      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        21642      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2380265                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1000694                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1227760                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                186092                       # Number of memory references committed
system.switch_cpus6.commit.loads               112971                       # Number of loads committed
system.switch_cpus6.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            175675                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1106903                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24976                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        21642                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3817642                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2959311                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 244996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1000694                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1227760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1000694                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.664624                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.664624                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.375288                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.375288                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6073086                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1867425                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1365653                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          184171                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       150103                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        19879                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        75956                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           70316                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           18476                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          898                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1792078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1089803                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             184171                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        88792                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               223692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61865                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        103495                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           112185                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19904                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2160540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.974010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1936848     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11715      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18846      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           28175      1.30%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11756      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13775      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           14617      0.68%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10309      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          114499      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2160540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.069069                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.408706                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1769305                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       126947                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           221976                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1348                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40963                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        29936                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1321801                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40963                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1773771                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          54149                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        58396                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           218909                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14343                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1318715                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          902                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2596                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         7207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1350                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1804134                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6148461                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6148461                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1485708                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          318426                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          287                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          151                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40575                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       133937                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        73812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3669                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14251                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1314225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1226669                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2079                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       200793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       465414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2160540                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.567760                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.252804                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1636742     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       213423      9.88%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       117208      5.42%     91.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        76835      3.56%     94.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        70196      3.25%     97.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        21628      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15642      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5379      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3487      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2160540                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            359     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1251     41.77%     53.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1385     46.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1010082     82.34%     82.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22534      1.84%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       121633      9.92%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        72284      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1226669                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.460034                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2995                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002442                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4618952                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1515372                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1204015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1229664                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5867                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        28673                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4900                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          953                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40963                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          42323                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1712                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1314512                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       133937                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        73812                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          151                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           925                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10808                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23057                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1208611                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       115276                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18058                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              187434                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          163926                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             72158                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.453262                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1204138                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1204015                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           712789                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1809052                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.451538                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394012                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       890468                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1085878                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       229551                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20229                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2119577                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.512309                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361043                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1679455     79.24%     79.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       209679      9.89%     89.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        87060      4.11%     93.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44274      2.09%     95.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        33291      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19093      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        11751      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9670      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25304      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2119577                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       890468                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1085878                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                174176                       # Number of memory references committed
system.switch_cpus7.commit.loads               105264                       # Number of loads committed
system.switch_cpus7.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            150768                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           981779                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        21187                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25304                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3409702                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2671836                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 505933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             890468                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1085878                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       890468                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.994462                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.994462                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.333950                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.333950                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5487095                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1645385                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1252081                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           272                       # number of misc regfile writes
system.l20.replacements                           150                       # number of replacements
system.l20.tagsinuse                      4094.524676                       # Cycle average of tags in use
system.l20.total_refs                          260982                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          257.504037                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    23.209254                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    72.181387                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3741.629998                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.017622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.913484                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          447                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l20.Writeback_hits::total                  249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          450                       # number of demand (read+write) hits
system.l20.demand_hits::total                     451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          450                       # number of overall hits
system.l20.overall_hits::total                    451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l20.demand_misses::total                   150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l20.overall_misses::total                  150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     24555447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     63947820                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       88503267                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     24555447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     63947820                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        88503267                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     24555447                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     63947820                       # number of overall miss cycles
system.l20.overall_miss_latency::total       88503267                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          576                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          576                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.219895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218750                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218750                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1023143.625000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 507522.380952                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 590021.780000                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1023143.625000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 507522.380952                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 590021.780000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1023143.625000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 507522.380952                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 590021.780000                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  92                       # number of writebacks
system.l20.writebacks::total                       92                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     22831426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     54898109                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     77729535                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     22831426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     54898109                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     77729535                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     22831426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     54898109                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     77729535                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 951309.416667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 435699.277778                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 518196.900000                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 951309.416667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 435699.277778                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 518196.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 951309.416667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 435699.277778                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 518196.900000                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                            90                       # number of replacements
system.l21.tagsinuse                      4095.834949                       # Cycle average of tags in use
system.l21.total_refs                          181609                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l21.avg_refs                         43.384854                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          136.265934                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.767276                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    38.226359                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3910.575380                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002629                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009333                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.954730                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          296                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    296                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l21.Writeback_hits::total                  100                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          296                       # number of demand (read+write) hits
system.l21.demand_hits::total                     296                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          296                       # number of overall hits
system.l21.overall_hits::total                    296                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           78                       # number of ReadReq misses
system.l21.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           78                       # number of demand (read+write) misses
system.l21.demand_misses::total                    89                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           78                       # number of overall misses
system.l21.overall_misses::total                   89                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5633799                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     34728871                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       40362670                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5633799                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     34728871                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        40362670                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5633799                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     34728871                       # number of overall miss cycles
system.l21.overall_miss_latency::total       40362670                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          374                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                385                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          374                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 385                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          374                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                385                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.208556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.231169                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.208556                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.231169                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.208556                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.231169                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 512163.545455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 445241.935897                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 453513.146067                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 512163.545455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 445241.935897                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 453513.146067                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 512163.545455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 445241.935897                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 453513.146067                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  57                       # number of writebacks
system.l21.writebacks::total                       57                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           78                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           78                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           78                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4838996                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     29094242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     33933238                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4838996                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     29094242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     33933238                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4838996                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     29094242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     33933238                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.208556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.231169                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.208556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.231169                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.208556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.231169                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 439908.727273                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 373003.102564                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 381272.337079                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 439908.727273                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 373003.102564                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 381272.337079                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 439908.727273                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 373003.102564                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 381272.337079                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           111                       # number of replacements
system.l22.tagsinuse                      4095.726835                       # Cycle average of tags in use
system.l22.total_refs                          193717                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l22.avg_refs                         46.079210                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           91.633840                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.815906                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    39.888305                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3949.388783                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.022372                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003617                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.009738                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.964206                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999933                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          320                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    321                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l22.Writeback_hits::total                  102                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          323                       # number of demand (read+write) hits
system.l22.demand_hits::total                     324                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          323                       # number of overall hits
system.l22.overall_hits::total                    324                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           84                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           84                       # number of demand (read+write) misses
system.l22.demand_misses::total                   111                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           84                       # number of overall misses
system.l22.overall_misses::total                  111                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     33511406                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     49843222                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       83354628                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     33511406                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     49843222                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        83354628                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     33511406                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     49843222                       # number of overall miss cycles
system.l22.overall_miss_latency::total       83354628                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          404                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                432                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          407                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 435                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          407                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                435                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207921                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.256944                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206388                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.255172                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206388                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.255172                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1241163.185185                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 593371.690476                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 750942.594595                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1241163.185185                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 593371.690476                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 750942.594595                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1241163.185185                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 593371.690476                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 750942.594595                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  50                       # number of writebacks
system.l22.writebacks::total                       50                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           84                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           84                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           84                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     31572806                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     43812022                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     75384828                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     31572806                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     43812022                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     75384828                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     31572806                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     43812022                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     75384828                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.207921                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.256944                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206388                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.255172                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206388                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.255172                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1169363.185185                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 521571.690476                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 679142.594595                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1169363.185185                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 521571.690476                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 679142.594595                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1169363.185185                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 521571.690476                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 679142.594595                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           325                       # number of replacements
system.l23.tagsinuse                      4095.704939                       # Cycle average of tags in use
system.l23.total_refs                          225271                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4421                       # Sample count of references to valid blocks.
system.l23.avg_refs                         50.954761                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.565857                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.164682                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   171.932780                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3890.041620                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002580                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005655                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.041976                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.949717                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999928                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          532                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    533                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             226                       # number of Writeback hits
system.l23.Writeback_hits::total                  226                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          535                       # number of demand (read+write) hits
system.l23.demand_hits::total                     536                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          535                       # number of overall hits
system.l23.overall_hits::total                    536                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           29                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          296                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  325                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           29                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          296                       # number of demand (read+write) misses
system.l23.demand_misses::total                   325                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           29                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          296                       # number of overall misses
system.l23.overall_misses::total                  325                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27118446                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    154099002                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      181217448                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27118446                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    154099002                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       181217448                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27118446                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    154099002                       # number of overall miss cycles
system.l23.overall_miss_latency::total      181217448                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          828                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                858                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          226                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              226                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          831                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 861                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          831                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                861                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.357488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.378788                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.356197                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.377468                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.356197                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.377468                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 935118.827586                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 520604.736486                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 557592.147692                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 935118.827586                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 520604.736486                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 557592.147692                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 935118.827586                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 520604.736486                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 557592.147692                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  81                       # number of writebacks
system.l23.writebacks::total                       81                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          296                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             325                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          296                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              325                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          296                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             325                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     25034648                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    132834160                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    157868808                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     25034648                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    132834160                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    157868808                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     25034648                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    132834160                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    157868808                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.357488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.378788                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.356197                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.377468                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.356197                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.377468                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 863263.724138                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 448764.054054                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 485750.178462                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 863263.724138                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 448764.054054                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 485750.178462                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 863263.724138                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 448764.054054                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 485750.178462                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            90                       # number of replacements
system.l24.tagsinuse                      4095.834845                       # Cycle average of tags in use
system.l24.total_refs                          181609                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l24.avg_refs                         43.384854                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          136.265817                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    10.766055                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    38.213566                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3910.589408                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002628                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.009329                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.954734                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          296                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    296                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l24.Writeback_hits::total                  100                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          296                       # number of demand (read+write) hits
system.l24.demand_hits::total                     296                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          296                       # number of overall hits
system.l24.overall_hits::total                    296                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           11                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           78                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           11                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           78                       # number of demand (read+write) misses
system.l24.demand_misses::total                    89                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           11                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           78                       # number of overall misses
system.l24.overall_misses::total                   89                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6479727                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     34347182                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       40826909                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6479727                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     34347182                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        40826909                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6479727                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     34347182                       # number of overall miss cycles
system.l24.overall_miss_latency::total       40826909                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           11                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          374                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                385                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           11                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          374                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 385                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           11                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          374                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                385                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.208556                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.231169                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.208556                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.231169                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.208556                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.231169                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 440348.487179                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 458729.314607                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 440348.487179                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 458729.314607                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 440348.487179                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 458729.314607                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  57                       # number of writebacks
system.l24.writebacks::total                       57                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           78                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           78                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           78                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     28743319                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     34433246                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     28743319                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     34433246                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     28743319                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     34433246                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.231169                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.231169                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.231169                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 368504.089744                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 386890.404494                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 368504.089744                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 386890.404494                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 368504.089744                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 386890.404494                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           150                       # number of replacements
system.l25.tagsinuse                      4094.525018                       # Cycle average of tags in use
system.l25.total_refs                          260982                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l25.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          257.503036                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    23.210678                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    72.202410                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3741.608893                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005667                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.017628                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.913479                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          447                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l25.Writeback_hits::total                  249                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          450                       # number of demand (read+write) hits
system.l25.demand_hits::total                     451                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          450                       # number of overall hits
system.l25.overall_hits::total                    451                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           24                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          126                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           24                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          126                       # number of demand (read+write) misses
system.l25.demand_misses::total                   150                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           24                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          126                       # number of overall misses
system.l25.overall_misses::total                  150                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     25577999                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     63067768                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       88645767                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     25577999                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     63067768                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        88645767                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     25577999                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     63067768                       # number of overall miss cycles
system.l25.overall_miss_latency::total       88645767                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           25                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          573                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           25                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          576                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           25                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          576                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.219895                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.218750                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.218750                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1065749.958333                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 500537.841270                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 590971.780000                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1065749.958333                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 500537.841270                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 590971.780000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1065749.958333                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 500537.841270                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 590971.780000                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  92                       # number of writebacks
system.l25.writebacks::total                       92                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          126                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          126                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          126                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     23854799                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     54019607                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     77874406                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     23854799                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     54019607                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     77874406                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     23854799                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     54019607                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     77874406                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.218750                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.218750                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 993949.958333                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 428727.039683                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 519162.706667                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 993949.958333                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 428727.039683                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 519162.706667                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 993949.958333                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 428727.039683                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 519162.706667                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           150                       # number of replacements
system.l26.tagsinuse                      4094.526596                       # Cycle average of tags in use
system.l26.total_refs                          260982                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l26.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          257.498292                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    23.222990                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    72.255923                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3741.549390                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.062866                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005670                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.017641                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.913464                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          447                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l26.Writeback_hits::total                  249                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          450                       # number of demand (read+write) hits
system.l26.demand_hits::total                     451                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          450                       # number of overall hits
system.l26.overall_hits::total                    451                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           24                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          126                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           24                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          126                       # number of demand (read+write) misses
system.l26.demand_misses::total                   150                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           24                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          126                       # number of overall misses
system.l26.overall_misses::total                  150                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     22866990                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     63679112                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       86546102                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     22866990                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     63679112                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        86546102                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     22866990                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     63679112                       # number of overall miss cycles
system.l26.overall_miss_latency::total       86546102                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           25                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          573                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           25                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          576                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           25                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          576                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.219895                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.218750                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.218750                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 952791.250000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 505389.777778                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 576974.013333                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 952791.250000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 505389.777778                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 576974.013333                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 952791.250000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 505389.777778                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 576974.013333                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  92                       # number of writebacks
system.l26.writebacks::total                       92                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           24                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          126                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           24                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          126                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           24                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          126                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     21141628                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     54619631                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     75761259                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     21141628                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     54619631                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     75761259                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     21141628                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     54619631                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     75761259                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.218750                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.218750                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 880901.166667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 433489.134921                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 505075.060000                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 880901.166667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 433489.134921                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 505075.060000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 880901.166667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 433489.134921                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 505075.060000                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           512                       # number of replacements
system.l27.tagsinuse                      4090.405054                       # Cycle average of tags in use
system.l27.total_refs                          318374                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4604                       # Sample count of references to valid blocks.
system.l27.avg_refs                         69.151607                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          309.759478                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.594765                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   221.922673                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.inst                    1                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3545.128138                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.075625                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003075                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.054180                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.inst            0.000244                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.865510                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998634                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          510                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    510                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             507                       # number of Writeback hits
system.l27.Writeback_hits::total                  507                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.data          511                       # number of demand (read+write) hits
system.l27.demand_hits::total                     511                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          511                       # number of overall hits
system.l27.overall_hits::total                    511                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          446                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  459                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           49                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 49                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          495                       # number of demand (read+write) misses
system.l27.demand_misses::total                   508                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          495                       # number of overall misses
system.l27.overall_misses::total                  508                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      7214496                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    248944786                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      256159282                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     19937199                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     19937199                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      7214496                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    268881985                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       276096481                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      7214496                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    268881985                       # number of overall miss cycles
system.l27.overall_miss_latency::total      276096481                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          956                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                969                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          507                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              507                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           50                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         1006                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                1019                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         1006                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               1019                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.466527                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.473684                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.980000                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.980000                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.492048                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.498528                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.492048                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.498528                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 554961.230769                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 558172.165919                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 558081.224401                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 406881.612245                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 406881.612245                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 554961.230769                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 543195.929293                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 543497.009843                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 554961.230769                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 543195.929293                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 543497.009843                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 303                       # number of writebacks
system.l27.writebacks::total                      303                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          446                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             459                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           49                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            49                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          495                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              508                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          495                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             508                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      6281096                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    216904495                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    223185591                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     16417980                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     16417980                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      6281096                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    233322475                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    239603571                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      6281096                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    233322475                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    239603571                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.466527                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.473684                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.980000                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.980000                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.492048                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.498528                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.492048                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.498528                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 483161.230769                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 486332.948430                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 486243.117647                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 335060.816327                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 335060.816327                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 483161.230769                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 471358.535354                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 471660.572835                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 483161.230769                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 471358.535354                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 471660.572835                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.169689                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.564103                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.169689                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125188                       # number of overall hits
system.cpu0.icache.overall_hits::total         125188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38863606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38863606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38863606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38863606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38863606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38863606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1022726.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1022726.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1022726.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1022726.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1022726.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1022726.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     24827472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24827472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     24827472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24827472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     24827472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24827472                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 993098.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 993098.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 993098.880000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 993098.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 993098.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 993098.880000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              142071.638221                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.212123                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.787877                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.715672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.284328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159502                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    412777330                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    412777330                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     39353433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39353433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452130763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452130763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452130763                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452130763                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213211.430785                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213211.430785                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 485844.851852                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 485844.851852                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224160.021319                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224160.021319                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224160.021319                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224160.021319                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       107868                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu0.dcache.writebacks::total              249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     94278224                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94278224                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     94470524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94470524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     94470524                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94470524                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164534.422339                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164534.422339                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 164011.326389                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 164011.326389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 164011.326389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 164011.326389                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               465.766561                       # Cycle average of tags in use
system.cpu1.icache.total_refs               753005908                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1615892.506438                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.766561                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017254                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.746421                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       129656                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         129656                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       129656                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          129656                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       129656                       # number of overall hits
system.cpu1.icache.overall_hits::total         129656                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7523972                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7523972                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7523972                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7523972                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7523972                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7523972                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       129672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       129672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       129672                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       129672                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       129672                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       129672                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000123                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000123                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 470248.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 470248.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 470248.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 470248.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 470248.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 470248.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5725099                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5725099                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5725099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5725099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5725099                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5725099                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 520463.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 520463.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 520463.545455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 520463.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 520463.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 520463.545455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   374                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               109338224                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   630                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              173552.736508                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   130.781349                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   125.218651                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.510865                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.489135                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       101375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         101375                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        74603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         74603                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          187                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          180                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       175978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          175978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       175978                       # number of overall hits
system.cpu1.dcache.overall_hits::total         175978                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          967                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          967                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           967                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          967                       # number of overall misses
system.cpu1.dcache.overall_misses::total          967                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    142958246                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    142958246                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    142958246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    142958246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    142958246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    142958246                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       102342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       102342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        74603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        74603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       176945                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       176945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       176945                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       176945                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009449                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005465                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 147836.862461                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 147836.862461                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 147836.862461                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 147836.862461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 147836.862461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 147836.862461                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu1.dcache.writebacks::total              100                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          593                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          593                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          374                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     54679904                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     54679904                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     54679904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     54679904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     54679904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     54679904                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146202.951872                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 146202.951872                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 146202.951872                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 146202.951872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 146202.951872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 146202.951872                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               489.905160                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749562916                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1490184.723658                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.905160                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023886                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.785104                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       128973                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         128973                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       128973                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          128973                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       128973                       # number of overall hits
system.cpu2.icache.overall_hits::total         128973                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.cpu2.icache.overall_misses::total           35                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     36630695                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     36630695                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     36630695                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     36630695                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     36630695                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     36630695                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       129008                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       129008                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       129008                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       129008                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       129008                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       129008                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000271                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000271                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1046591.285714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1046591.285714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1046591.285714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1046591.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1046591.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1046591.285714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     33808333                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     33808333                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     33808333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     33808333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     33808333                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     33808333                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1207440.464286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1207440.464286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1207440.464286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1207440.464286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1207440.464286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1207440.464286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   407                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               113240211                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   663                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170799.714932                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   140.421430                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   115.578570                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.548521                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.451479                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        87558                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          87558                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72777                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          177                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       160335                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          160335                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       160335                       # number of overall hits
system.cpu2.dcache.overall_hits::total         160335                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1286                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1286                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1302                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1302                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1302                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1302                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    239305974                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    239305974                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1266368                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1266368                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    240572342                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    240572342                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    240572342                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    240572342                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        88844                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        88844                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72793                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72793                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       161637                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       161637                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       161637                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       161637                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014475                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008055                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008055                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008055                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008055                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 186085.516330                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 186085.516330                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        79148                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        79148                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 184771.384025                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 184771.384025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 184771.384025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 184771.384025                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu2.dcache.writebacks::total              102                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          882                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          895                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          895                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          895                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          895                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          404                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          407                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     71390385                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     71390385                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     71582685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     71582685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     71582685                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     71582685                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004547                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004547                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002518                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002518                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002518                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002518                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 176708.873762                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 176708.873762                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175878.832924                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175878.832924                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175878.832924                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175878.832924                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               565.537171                       # Cycle average of tags in use
system.cpu3.icache.total_refs               768704891                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1341544.312391                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.791214                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.745956                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038127                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868183                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.906310                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121559                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121559                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121559                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121559                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121559                       # number of overall hits
system.cpu3.icache.overall_hits::total         121559                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     37989111                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37989111                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     37989111                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37989111                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     37989111                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37989111                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121606                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121606                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121606                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121606                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121606                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121606                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000386                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000386                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000386                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000386                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000386                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 808278.957447                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 808278.957447                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 808278.957447                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 808278.957447                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 808278.957447                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 808278.957447                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     27424856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27424856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     27424856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27424856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     27424856                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27424856                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000247                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000247                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000247                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 914161.866667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 914161.866667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 914161.866667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 914161.866667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 914161.866667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 914161.866667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   830                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               289297634                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1086                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              266388.244936                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.041440                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.958560                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433756                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566244                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       310220                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         310220                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       169095                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        169095                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           86                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           84                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       479315                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          479315                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       479315                       # number of overall hits
system.cpu3.dcache.overall_hits::total         479315                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2945                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2959                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2959                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2959                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2959                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    736943545                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    736943545                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1878402                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1878402                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    738821947                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    738821947                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    738821947                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    738821947                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       313165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       313165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       169109                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       169109                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       482274                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       482274                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       482274                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       482274                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009404                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009404                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000083                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000083                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006136                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006136                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006136                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006136                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 250235.499151                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 250235.499151                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 134171.571429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 134171.571429                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 249686.362623                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 249686.362623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 249686.362623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 249686.362623                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu3.dcache.writebacks::total              226                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2117                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2117                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2128                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2128                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2128                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2128                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          828                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          828                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          831                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          831                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          831                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          831                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    192951713                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    192951713                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    193144013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    193144013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    193144013                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    193144013                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001723                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001723                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001723                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001723                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 233033.469807                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 233033.469807                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 232423.601685                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 232423.601685                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 232423.601685                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 232423.601685                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               465.765344                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753005932                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1615892.557940                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    10.765344                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.017252                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.746419                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129680                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129680                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129680                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129680                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129680                       # number of overall hits
system.cpu4.icache.overall_hits::total         129680                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           16                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           16                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           16                       # number of overall misses
system.cpu4.icache.overall_misses::total           16                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8829962                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8829962                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8829962                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8829962                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8829962                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8829962                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129696                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129696                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129696                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129696                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129696                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129696                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 551872.625000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 551872.625000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 551872.625000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6571027                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6571027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6571027                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 597366.090909                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   374                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109338245                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   630                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              173552.769841                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   130.752719                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   125.247281                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.510753                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.489247                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       101387                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         101387                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        74612                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         74612                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          187                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          180                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       175999                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          175999                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       175999                       # number of overall hits
system.cpu4.dcache.overall_hits::total         175999                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          967                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          967                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          967                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           967                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          967                       # number of overall misses
system.cpu4.dcache.overall_misses::total          967                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    143098718                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    143098718                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    143098718                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    143098718                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    143098718                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    143098718                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       102354                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       102354                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        74612                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        74612                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       176966                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       176966                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       176966                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       176966                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009448                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009448                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005464                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005464                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005464                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005464                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 147982.128232                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 147982.128232                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 147982.128232                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 147982.128232                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 147982.128232                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 147982.128232                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu4.dcache.writebacks::total              100                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          593                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          593                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          593                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          374                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          374                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          374                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     54300608                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     54300608                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     54300608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     54300608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     54300608                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     54300608                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002113                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002113                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 145188.791444                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               506.171221                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750133273                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1479552.806706                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.171221                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038736                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.811172                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125311                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125311                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125311                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125311                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125311                       # number of overall hits
system.cpu5.icache.overall_hits::total         125311                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40912284                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40912284                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40912284                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40912284                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40912284                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40912284                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125351                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125351                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125351                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125351                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125351                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125351                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000319                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000319                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000319                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1022807.100000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1022807.100000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1022807.100000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1022807.100000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1022807.100000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1022807.100000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     25855139                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     25855139                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     25855139                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     25855139                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     25855139                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     25855139                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1034205.560000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1034205.560000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1034205.560000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1034205.560000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1034205.560000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1034205.560000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   576                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               118203762                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              142071.829327                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   183.238572                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    72.761428                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.715776                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.284224                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        86972                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          86972                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72689                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72689                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          184                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          168                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       159661                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          159661                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       159661                       # number of overall hits
system.cpu5.dcache.overall_hits::total         159661                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1936                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           81                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2017                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2017                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    404806847                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    404806847                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     39105107                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     39105107                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    443911954                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    443911954                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    443911954                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    443911954                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        88908                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        88908                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72770                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72770                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       161678                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       161678                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       161678                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       161678                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021775                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021775                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.001113                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.001113                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012475                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012475                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012475                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012475                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 209094.445764                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 209094.445764                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 482779.098765                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 482779.098765                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 220085.252355                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 220085.252355                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 220085.252355                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 220085.252355                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       100794                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets       100794                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu5.dcache.writebacks::total              249                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1363                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1441                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1441                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          573                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          576                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          576                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     93392413                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     93392413                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     93584713                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     93584713                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     93584713                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     93584713                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006445                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006445                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003563                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003563                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003563                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003563                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 162988.504363                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 162988.504363                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 162473.460069                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 162473.460069                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 162473.460069                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 162473.460069                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               506.184074                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750133233                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1479552.727811                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    24.184074                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.038757                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.811192                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125271                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125271                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125271                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125271                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125271                       # number of overall hits
system.cpu6.icache.overall_hits::total         125271                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.cpu6.icache.overall_misses::total           37                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     37080415                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     37080415                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     37080415                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     37080415                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     37080415                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     37080415                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125308                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125308                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125308                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125308                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125308                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125308                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000295                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000295                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1002173.378378                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1002173.378378                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1002173.378378                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1002173.378378                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1002173.378378                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1002173.378378                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           25                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           25                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           25                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     23139447                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     23139447                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     23139447                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     23139447                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     23139447                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     23139447                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 925577.880000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 925577.880000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 925577.880000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 925577.880000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 925577.880000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 925577.880000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   576                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               118203722                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              142071.781250                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   183.350080                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    72.649920                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.716211                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.283789                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        86948                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          86948                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72673                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72673                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          184                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          168                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       159621                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          159621                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       159621                       # number of overall hits
system.cpu6.dcache.overall_hits::total         159621                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1936                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           81                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2017                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2017                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    412795756                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    412795756                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     34222309                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     34222309                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    447018065                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    447018065                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    447018065                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    447018065                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        88884                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        88884                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72754                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72754                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       161638                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       161638                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       161638                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       161638                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021781                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021781                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001113                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001113                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012479                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012479                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012479                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012479                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 213220.948347                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 213220.948347                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 422497.641975                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 422497.641975                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 221625.218146                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 221625.218146                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 221625.218146                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 221625.218146                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       101023                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       101023                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu6.dcache.writebacks::total              249                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1363                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           78                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1441                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1441                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          573                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          576                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          576                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     94007576                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     94007576                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     94199876                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     94199876                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     94199876                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     94199876                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006447                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006447                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003564                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003564                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003564                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003564                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 164062.087260                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 164062.087260                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 163541.451389                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 163541.451389                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 163541.451389                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 163541.451389                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               502.593926                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753304015                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1497622.296223                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.593926                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020183                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.805439                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       112171                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         112171                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       112171                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          112171                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       112171                       # number of overall hits
system.cpu7.icache.overall_hits::total         112171                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7661026                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7661026                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7661026                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7661026                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7661026                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7661026                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       112185                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       112185                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       112185                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       112185                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       112185                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       112185                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000125                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000125                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 547216.142857                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 547216.142857                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 547216.142857                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 547216.142857                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 547216.142857                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 547216.142857                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7322594                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7322594                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7322594                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7322594                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7322594                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7322594                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 563276.461538                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 563276.461538                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 563276.461538                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 563276.461538                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 563276.461538                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 563276.461538                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1006                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125518986                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1262                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              99460.369255                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   190.188163                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    65.811837                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.742923                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.257077                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        84546                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          84546                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        68120                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         68120                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          142                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          136                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       152666                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          152666                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       152666                       # number of overall hits
system.cpu7.dcache.overall_hits::total         152666                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2403                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2403                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          431                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          431                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2834                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2834                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2834                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2834                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    790234414                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    790234414                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    171379191                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    171379191                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    961613605                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    961613605                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    961613605                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    961613605                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        86949                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        86949                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        68551                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        68551                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       155500                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       155500                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       155500                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       155500                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.027637                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027637                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006287                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006287                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.018225                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018225                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.018225                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018225                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 328853.272576                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 328853.272576                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 397631.533643                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 397631.533643                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 339313.198659                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 339313.198659                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 339313.198659                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 339313.198659                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          507                       # number of writebacks
system.cpu7.dcache.writebacks::total              507                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1447                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1447                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          381                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1828                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1828                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1828                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1828                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          956                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          956                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1006                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    286719407                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    286719407                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     20407999                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     20407999                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    307127406                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    307127406                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    307127406                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    307127406                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010995                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010995                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000729                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000729                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006469                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006469                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006469                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006469                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 299915.697699                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 299915.697699                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 408159.980000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 408159.980000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 305295.632207                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 305295.632207                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 305295.632207                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 305295.632207                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
