{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615305174517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615305174517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  9 17:52:54 2021 " "Processing started: Tue Mar  9 17:52:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615305174517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1615305174517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reborn -c Reborn --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reborn -c Reborn --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1615305174518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1615305174713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1615305174713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/videocard_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/videocard_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard_tb " "Found entity 1: videocard_tb" {  } { { "test_benches/videocard_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/videocard_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/core_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/core_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_tb " "Found entity 1: core_tb" {  } { { "test_benches/core_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/core_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags move_ctrl.v(6) " "Verilog HDL Declaration information at move_ctrl.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/move_ctrl.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/move_ctrl.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPCODE opcode move_ctrl.v(4) " "Verilog HDL Declaration information at move_ctrl.v(4): object \"OPCODE\" differs only in case from object \"opcode\" in the same scope" {  } { { "core/move_ctrl.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/move_ctrl.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/move_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file core/move_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_ctrl " "Found entity 1: move_ctrl" {  } { { "core/move_ctrl.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/move_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memory_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file core/memory_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 request_ctrl " "Found entity 1: request_ctrl" {  } { { "core/memory_ctrl.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/memory_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instr_decoder.v(45) " "Verilog HDL information at instr_decoder.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305180279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags instr_decoder.v(6) " "Verilog HDL Declaration information at instr_decoder.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NUM int_num instr_decoder.v(14) " "Verilog HDL Declaration information at instr_decoder.v(14): object \"INT_NUM\" differs only in case from object \"int_num\" in the same scope" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file core/instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(145) " "Verilog HDL information at core.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305180280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NUM int_num core.v(15) " "Verilog HDL Declaration information at core.v(15): object \"INT_NUM\" differs only in case from object \"int_num\" in the same scope" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags core.v(5) " "Verilog HDL Declaration information at core.v(5): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/core.v 1 1 " "Found 1 design units, including 1 entities, in source file core/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPCODE opcode alu.v(4) " "Verilog HDL Declaration information at alu.v(4): object \"OPCODE\" differs only in case from object \"opcode\" in the same scope" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/alu.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags alu.v(6) " "Verilog HDL Declaration information at alu.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/alu.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags instruction_decoder_tb.v(5) " "Verilog HDL Declaration information at instruction_decoder_tb.v(5): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "test_benches/instruction_decoder_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/instruction_decoder_tb.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305180281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/instruction_decoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/instruction_decoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder_tb " "Found entity 1: instruction_decoder_tb" {  } { { "test_benches/instruction_decoder_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/instruction_decoder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "memory/RAM.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180282 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arbiter.v(43) " "Verilog HDL information at arbiter.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "memory/arbiter.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/arbiter.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305180282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "memory/arbiter.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/arbiter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/arbiter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "test_benches/arbiter_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/arbiter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/videocard.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/videocard.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard " "Found entity 1: videocard" {  } { { "videocard/videocard.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/videocard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180284 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "four_way_rom.v(19) " "Verilog HDL information at four_way_rom.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/four_way_rom.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305180284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/four_way_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/four_way_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_way_rom " "Found entity 1: four_way_rom" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/four_way_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180284 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interrupt_controller.v(12) " "Verilog HDL information at interrupt_controller.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "videocard/interrupt_controller.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/interrupt_controller.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305180284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "videocard/interrupt_controller.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/interrupt_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/interrupt_controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/interrupt_controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller_tb " "Found entity 1: interrupt_controller_tb" {  } { { "test_benches/interrupt_controller_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/interrupt_controller_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "videocard_tb " "Elaborating entity \"videocard_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1615305180327 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "videocard_tb.v(48) " "Verilog HDL warning at videocard_tb.v(48): ignoring unsupported system task" {  } { { "test_benches/videocard_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/videocard_tb.v" 48 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1615305180328 "|videocard_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk videocard_tb.v(52) " "Verilog HDL warning at videocard_tb.v(52): assignments to clk create a combinational loop" {  } { { "test_benches/videocard_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/videocard_tb.v" 52 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1615305180328 "|videocard_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_inst\"" {  } { { "test_benches/videocard_tb.v" "ram_inst" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/videocard_tb.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "altsyncram_component" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180363 ""}  } { { "memory/RAM.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615305180363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_arl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_arl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_arl1 " "Found entity 1: altsyncram_arl1" {  } { { "db/altsyncram_arl1.tdf" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/db/altsyncram_arl1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_arl1 RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_arl1:auto_generated " "Elaborating entity \"altsyncram_arl1\" for hierarchy \"RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_arl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_arl1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_arl1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_arl1.tdf" "decode3" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/db/altsyncram_arl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_arl1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_arl1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_arl1.tdf" "rden_decode" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/db/altsyncram_arl1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305180521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305180521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_arl1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_arl1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_arl1.tdf" "mux2" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/db/altsyncram_arl1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videocard videocard:videocard_main " "Elaborating entity \"videocard\" for hierarchy \"videocard:videocard_main\"" {  } { { "test_benches/videocard_tb.v" "videocard_main" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/videocard_tb.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_way_rom videocard:videocard_main\|four_way_rom:rom " "Elaborating entity \"four_way_rom\" for hierarchy \"videocard:videocard_main\|four_way_rom:rom\"" {  } { { "videocard/videocard.v" "rom" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/videocard.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180526 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[511..14\] 0 four_way_rom.v(17) " "Net \"data\[511..14\]\" at four_way_rom.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/four_way_rom.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1615305180538 "|videocard_tb|videocard:videocard_main|four_way_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[12..11\] 0 four_way_rom.v(17) " "Net \"data\[12..11\]\" at four_way_rom.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/four_way_rom.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1615305180538 "|videocard_tb|videocard:videocard_main|four_way_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter videocard:videocard_main\|arbiter:arbiter_inst " "Elaborating entity \"arbiter\" for hierarchy \"videocard:videocard_main\|arbiter:arbiter_inst\"" {  } { { "videocard/videocard.v" "arbiter_inst" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/videocard.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller videocard:videocard_main\|interrupt_controller:inter_controller " "Elaborating entity \"interrupt_controller\" for hierarchy \"videocard:videocard_main\|interrupt_controller:inter_controller\"" {  } { { "videocard/videocard.v" "inter_controller" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/videocard.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core videocard:videocard_main\|core:core0 " "Elaborating entity \"core\" for hierarchy \"videocard:videocard_main\|core:core0\"" {  } { { "videocard/videocard.v" "core0" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/videocard.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder videocard:videocard_main\|core:core0\|instr_decoder:instr_decoder_main " "Elaborating entity \"instr_decoder\" for hierarchy \"videocard:videocard_main\|core:core0\|instr_decoder:instr_decoder_main\"" {  } { { "core/core.v" "instr_decoder_main" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu videocard:videocard_main\|core:core0\|alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"videocard:videocard_main\|core:core0\|alu:alu_main\"" {  } { { "core/core.v" "alu_main" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615305180676 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1615305181152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/output_files/Reborn.map.smsg " "Generated suppressed messages file /home/pasha/Documents/poc_acs/PureFPGA/Reborn/output_files/Reborn.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1615305181176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615305181191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  9 17:53:01 2021 " "Processing ended: Tue Mar  9 17:53:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615305181191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615305181191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615305181191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1615305181191 ""}
