@E: CD297 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd":742:16:742:44|Width mismatch, location has width 18, value 20
@E::Errors, while synthesis.

